
Multi-Functional Light-Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fe4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  0800a184  0800a184  0001a184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a530  0800a530  000200dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800a530  0800a530  000200dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a530  0800a530  000200dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a530  0800a530  0001a530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a534  0800a534  0001a534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  0800a538  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200dc  2**0
                  CONTENTS
 10 .bss          000022ac  200000dc  200000dc  000200dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002388  20002388  000200dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001405f  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027c6  00000000  00000000  0003416b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a8  00000000  00000000  00036938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fb0  00000000  00000000  000379e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022b77  00000000  00000000  00038990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000155cc  00000000  00000000  0005b507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5b91  00000000  00000000  00070ad3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00146664  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000051f0  00000000  00000000  001466b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000dc 	.word	0x200000dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a16c 	.word	0x0800a16c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000e0 	.word	0x200000e0
 80001dc:	0800a16c 	.word	0x0800a16c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	; 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2uiz>:
 800087c:	004a      	lsls	r2, r1, #1
 800087e:	d211      	bcs.n	80008a4 <__aeabi_d2uiz+0x28>
 8000880:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000884:	d211      	bcs.n	80008aa <__aeabi_d2uiz+0x2e>
 8000886:	d50d      	bpl.n	80008a4 <__aeabi_d2uiz+0x28>
 8000888:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800088c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000890:	d40e      	bmi.n	80008b0 <__aeabi_d2uiz+0x34>
 8000892:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000896:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800089a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800089e:	fa23 f002 	lsr.w	r0, r3, r2
 80008a2:	4770      	bx	lr
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	4770      	bx	lr
 80008aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008ae:	d102      	bne.n	80008b6 <__aeabi_d2uiz+0x3a>
 80008b0:	f04f 30ff 	mov.w	r0, #4294967295
 80008b4:	4770      	bx	lr
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	4770      	bx	lr

080008bc <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

	// store recieved characters one at at time
	set_or_ret_sys_state[num_characters] = recvd_char[0] ;
 80008c4:	4b18      	ldr	r3, [pc, #96]	; (8000928 <HAL_UART_RxCpltCallback+0x6c>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	461a      	mov	r2, r3
 80008ca:	4b18      	ldr	r3, [pc, #96]	; (800092c <HAL_UART_RxCpltCallback+0x70>)
 80008cc:	7819      	ldrb	r1, [r3, #0]
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <HAL_UART_RxCpltCallback+0x74>)
 80008d0:	5499      	strb	r1, [r3, r2]

	num_characters++ ;
 80008d2:	4b15      	ldr	r3, [pc, #84]	; (8000928 <HAL_UART_RxCpltCallback+0x6c>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	3301      	adds	r3, #1
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4b13      	ldr	r3, [pc, #76]	; (8000928 <HAL_UART_RxCpltCallback+0x6c>)
 80008dc:	701a      	strb	r2, [r3, #0]

	if(recvd_char[0] == '\n'){
 80008de:	4b13      	ldr	r3, [pc, #76]	; (800092c <HAL_UART_RxCpltCallback+0x70>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b0a      	cmp	r3, #10
 80008e4:	d117      	bne.n	8000916 <HAL_UART_RxCpltCallback+0x5a>
		if(num_characters == 19){
 80008e6:	4b10      	ldr	r3, [pc, #64]	; (8000928 <HAL_UART_RxCpltCallback+0x6c>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b13      	cmp	r3, #19
 80008ec:	d103      	bne.n	80008f6 <HAL_UART_RxCpltCallback+0x3a>
			UART_set_syst_state = 1 ;
 80008ee:	4b11      	ldr	r3, [pc, #68]	; (8000934 <HAL_UART_RxCpltCallback+0x78>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	701a      	strb	r2, [r3, #0]
 80008f4:	e00c      	b.n	8000910 <HAL_UART_RxCpltCallback+0x54>

		}else if( num_characters == 7){
 80008f6:	4b0c      	ldr	r3, [pc, #48]	; (8000928 <HAL_UART_RxCpltCallback+0x6c>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	2b07      	cmp	r3, #7
 80008fc:	d103      	bne.n	8000906 <HAL_UART_RxCpltCallback+0x4a>
			UART_ret_sys_state = 1 ;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	; (8000938 <HAL_UART_RxCpltCallback+0x7c>)
 8000900:	2201      	movs	r2, #1
 8000902:	701a      	strb	r2, [r3, #0]
 8000904:	e004      	b.n	8000910 <HAL_UART_RxCpltCallback+0x54>

		}else{
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"Incorrect status request size\n", 30) ;
 8000906:	221e      	movs	r2, #30
 8000908:	490c      	ldr	r1, [pc, #48]	; (800093c <HAL_UART_RxCpltCallback+0x80>)
 800090a:	480d      	ldr	r0, [pc, #52]	; (8000940 <HAL_UART_RxCpltCallback+0x84>)
 800090c:	f006 fe8a 	bl	8007624 <HAL_UART_Transmit_IT>
		}

		num_characters =  0;
 8000910:	4b05      	ldr	r3, [pc, #20]	; (8000928 <HAL_UART_RxCpltCallback+0x6c>)
 8000912:	2200      	movs	r2, #0
 8000914:	701a      	strb	r2, [r3, #0]

	}
	// recieve character - re-prime receiver to receive single characters at a time
	HAL_UART_Receive_IT(&huart2, (uint8_t*)recvd_char, 1);
 8000916:	2201      	movs	r2, #1
 8000918:	4904      	ldr	r1, [pc, #16]	; (800092c <HAL_UART_RxCpltCallback+0x70>)
 800091a:	4809      	ldr	r0, [pc, #36]	; (8000940 <HAL_UART_RxCpltCallback+0x84>)
 800091c:	f006 fee0 	bl	80076e0 <HAL_UART_Receive_IT>
}
 8000920:	bf00      	nop
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	20002339 	.word	0x20002339
 800092c:	20002338 	.word	0x20002338
 8000930:	20000034 	.word	0x20000034
 8000934:	2000233a 	.word	0x2000233a
 8000938:	2000233b 	.word	0x2000233b
 800093c:	0800a26c 	.word	0x0800a26c
 8000940:	20000270 	.word	0x20000270
 8000944:	00000000 	.word	0x00000000

08000948 <adc_dma_val_processing>:

/**
 * scale up transmit ADC values
 */

void adc_dma_val_processing(){
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0

	if(adc_conv_complete == 1){
 800094e:	4b3c      	ldr	r3, [pc, #240]	; (8000a40 <adc_dma_val_processing+0xf8>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d142      	bne.n	80009dc <adc_dma_val_processing+0x94>

		adc_conv_complete =0  ;
 8000956:	4b3a      	ldr	r3, [pc, #232]	; (8000a40 <adc_dma_val_processing+0xf8>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
		sum = 0 ;
 800095c:	4b39      	ldr	r3, [pc, #228]	; (8000a44 <adc_dma_val_processing+0xfc>)
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 8000962:	2300      	movs	r3, #0
 8000964:	607b      	str	r3, [r7, #4]
 8000966:	e00c      	b.n	8000982 <adc_dma_val_processing+0x3a>
			sum += adc_buf[i] ;
 8000968:	4a37      	ldr	r2, [pc, #220]	; (8000a48 <adc_dma_val_processing+0x100>)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000970:	461a      	mov	r2, r3
 8000972:	4b34      	ldr	r3, [pc, #208]	; (8000a44 <adc_dma_val_processing+0xfc>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4413      	add	r3, r2
 8000978:	4a32      	ldr	r2, [pc, #200]	; (8000a44 <adc_dma_val_processing+0xfc>)
 800097a:	6013      	str	r3, [r2, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	3301      	adds	r3, #1
 8000980:	607b      	str	r3, [r7, #4]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000988:	dbee      	blt.n	8000968 <adc_dma_val_processing+0x20>
		}
		raw_adc_dma_val =(uint16_t)(sum/adc_buf_len) ;
 800098a:	4b2e      	ldr	r3, [pc, #184]	; (8000a44 <adc_dma_val_processing+0xfc>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	2b00      	cmp	r3, #0
 8000990:	da01      	bge.n	8000996 <adc_dma_val_processing+0x4e>
 8000992:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8000996:	131b      	asrs	r3, r3, #12
 8000998:	b29a      	uxth	r2, r3
 800099a:	4b2c      	ldr	r3, [pc, #176]	; (8000a4c <adc_dma_val_processing+0x104>)
 800099c:	801a      	strh	r2, [r3, #0]

		scaled_adc_val = (uint16_t)raw_adc_dma_val*adc_scale_up ; //adc scaled to max =4095
 800099e:	4b2b      	ldr	r3, [pc, #172]	; (8000a4c <adc_dma_val_processing+0x104>)
 80009a0:	881b      	ldrh	r3, [r3, #0]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f7ff ff00 	bl	80007a8 <__aeabi_i2d>
 80009a8:	4b29      	ldr	r3, [pc, #164]	; (8000a50 <adc_dma_val_processing+0x108>)
 80009aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009ae:	f7ff fc7f 	bl	80002b0 <__aeabi_dmul>
 80009b2:	4602      	mov	r2, r0
 80009b4:	460b      	mov	r3, r1
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	f7ff ff5f 	bl	800087c <__aeabi_d2uiz>
 80009be:	4603      	mov	r3, r0
 80009c0:	b29a      	uxth	r2, r3
 80009c2:	4b24      	ldr	r3, [pc, #144]	; (8000a54 <adc_dma_val_processing+0x10c>)
 80009c4:	801a      	strh	r2, [r3, #0]

		//capture previous adc cal
		if(adc_val_capture == 1){
 80009c6:	4b24      	ldr	r3, [pc, #144]	; (8000a58 <adc_dma_val_processing+0x110>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d106      	bne.n	80009dc <adc_dma_val_processing+0x94>
			adc_val_snapshot = scaled_adc_val ;
 80009ce:	4b21      	ldr	r3, [pc, #132]	; (8000a54 <adc_dma_val_processing+0x10c>)
 80009d0:	881a      	ldrh	r2, [r3, #0]
 80009d2:	4b22      	ldr	r3, [pc, #136]	; (8000a5c <adc_dma_val_processing+0x114>)
 80009d4:	801a      	strh	r2, [r3, #0]
			adc_val_capture = 0 ;
 80009d6:	4b20      	ldr	r3, [pc, #128]	; (8000a58 <adc_dma_val_processing+0x110>)
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
		}
	}

	// if ADC movement significant update LED intensity
	if(abs(scaled_adc_val - adc_val_snapshot) >15){
 80009dc:	4b1d      	ldr	r3, [pc, #116]	; (8000a54 <adc_dma_val_processing+0x10c>)
 80009de:	881b      	ldrh	r3, [r3, #0]
 80009e0:	461a      	mov	r2, r3
 80009e2:	4b1e      	ldr	r3, [pc, #120]	; (8000a5c <adc_dma_val_processing+0x114>)
 80009e4:	881b      	ldrh	r3, [r3, #0]
 80009e6:	1ad3      	subs	r3, r2, r3
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	bfb8      	it	lt
 80009ec:	425b      	neglt	r3, r3
 80009ee:	2b0f      	cmp	r3, #15
 80009f0:	dd02      	ble.n	80009f8 <adc_dma_val_processing+0xb0>
	  update_led_via_ADC = 1 ;
 80009f2:	4b1b      	ldr	r3, [pc, #108]	; (8000a60 <adc_dma_val_processing+0x118>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	701a      	strb	r2, [r3, #0]
	}

//	 WHITE LED intensity
	LED_intensity =(float)(scaled_adc_val)*(512.0/4095.0)  ;
 80009f8:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <adc_dma_val_processing+0x10c>)
 80009fa:	881b      	ldrh	r3, [r3, #0]
 80009fc:	ee07 3a90 	vmov	s15, r3
 8000a00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a04:	ee17 0a90 	vmov	r0, s15
 8000a08:	f7ff fee0 	bl	80007cc <__aeabi_f2d>
 8000a0c:	a30a      	add	r3, pc, #40	; (adr r3, 8000a38 <adc_dma_val_processing+0xf0>)
 8000a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a12:	f7ff fc4d 	bl	80002b0 <__aeabi_dmul>
 8000a16:	4602      	mov	r2, r0
 8000a18:	460b      	mov	r3, r1
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	f7ff ff2d 	bl	800087c <__aeabi_d2uiz>
 8000a22:	4603      	mov	r3, r0
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	4b0f      	ldr	r3, [pc, #60]	; (8000a64 <adc_dma_val_processing+0x11c>)
 8000a28:	801a      	strh	r2, [r3, #0]
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	f3af 8000 	nop.w
 8000a38:	10010010 	.word	0x10010010
 8000a3c:	3fc00100 	.word	0x3fc00100
 8000a40:	2000230a 	.word	0x2000230a
 8000a44:	20002304 	.word	0x20002304
 8000a48:	20000300 	.word	0x20000300
 8000a4c:	20002300 	.word	0x20002300
 8000a50:	20000008 	.word	0x20000008
 8000a54:	2000230c 	.word	0x2000230c
 8000a58:	20000002 	.word	0x20000002
 8000a5c:	20002308 	.word	0x20002308
 8000a60:	2000230e 	.word	0x2000230e
 8000a64:	20000010 	.word	0x20000010

08000a68 <system_state_update>:

/**
 * Depending on input recvd system changes to specified state
 */
void system_state_update(){
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
	// button system state update
	 if(left_button_pressed ==1 && UART_set_syst_state == 0 && UART_ret_sys_state == 0 ){
 8000a6c:	4b45      	ldr	r3, [pc, #276]	; (8000b84 <system_state_update+0x11c>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d130      	bne.n	8000ad6 <system_state_update+0x6e>
 8000a74:	4b44      	ldr	r3, [pc, #272]	; (8000b88 <system_state_update+0x120>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d12c      	bne.n	8000ad6 <system_state_update+0x6e>
 8000a7c:	4b43      	ldr	r3, [pc, #268]	; (8000b8c <system_state_update+0x124>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d128      	bne.n	8000ad6 <system_state_update+0x6e>

		 button_count++ ;
 8000a84:	4b42      	ldr	r3, [pc, #264]	; (8000b90 <system_state_update+0x128>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	4a41      	ldr	r2, [pc, #260]	; (8000b90 <system_state_update+0x128>)
 8000a8c:	6013      	str	r3, [r2, #0]
		 if(button_count > 2){
 8000a8e:	4b40      	ldr	r3, [pc, #256]	; (8000b90 <system_state_update+0x128>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	dd02      	ble.n	8000a9c <system_state_update+0x34>
			 button_count = 0 ;
 8000a96:	4b3e      	ldr	r3, [pc, #248]	; (8000b90 <system_state_update+0x128>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
		 }
		 update_led_via_ADC =  0 ; // don't read ADC by default in next state
 8000a9c:	4b3d      	ldr	r3, [pc, #244]	; (8000b94 <system_state_update+0x12c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]
		 // snapshot of ADC taken in next state
		 if(adc_conv_complete == 1){
 8000aa2:	4b3d      	ldr	r3, [pc, #244]	; (8000b98 <system_state_update+0x130>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d102      	bne.n	8000ab0 <system_state_update+0x48>
			 adc_val_capture =1  ; // capture ADC value
 8000aaa:	4b3c      	ldr	r3, [pc, #240]	; (8000b9c <system_state_update+0x134>)
 8000aac:	2201      	movs	r2, #1
 8000aae:	701a      	strb	r2, [r3, #0]
		 }

		 // Emergency MODE DEFAULT
		 if(button_count != 1){
 8000ab0:	4b37      	ldr	r3, [pc, #220]	; (8000b90 <system_state_update+0x128>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d007      	beq.n	8000ac8 <system_state_update+0x60>
			 strobe_led_Intensity = 256 ;
 8000ab8:	4b39      	ldr	r3, [pc, #228]	; (8000ba0 <system_state_update+0x138>)
 8000aba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000abe:	801a      	strh	r2, [r3, #0]
			 strobe_delay = 512;
 8000ac0:	4b38      	ldr	r3, [pc, #224]	; (8000ba4 <system_state_update+0x13c>)
 8000ac2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac6:	801a      	strh	r2, [r3, #0]
		 }

		 LED_ON = 0 ;  // at eahc new state led set off
 8000ac8:	4b37      	ldr	r3, [pc, #220]	; (8000ba8 <system_state_update+0x140>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	701a      	strb	r2, [r3, #0]
		 left_button_pressed = 0 ;
 8000ace:	4b2d      	ldr	r3, [pc, #180]	; (8000b84 <system_state_update+0x11c>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	701a      	strb	r2, [r3, #0]
 8000ad4:	e051      	b.n	8000b7a <system_state_update+0x112>

	 }
	 // UART system state update
	 else if( left_button_pressed ==0 && UART_set_syst_state == 1 && UART_ret_sys_state == 0){ // System state update to come from only one source
 8000ad6:	4b2b      	ldr	r3, [pc, #172]	; (8000b84 <system_state_update+0x11c>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d12f      	bne.n	8000b3e <system_state_update+0xd6>
 8000ade:	4b2a      	ldr	r3, [pc, #168]	; (8000b88 <system_state_update+0x120>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d12b      	bne.n	8000b3e <system_state_update+0xd6>
 8000ae6:	4b29      	ldr	r3, [pc, #164]	; (8000b8c <system_state_update+0x124>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d127      	bne.n	8000b3e <system_state_update+0xd6>
		 UART_set_syst_state = 0;
 8000aee:	4b26      	ldr	r3, [pc, #152]	; (8000b88 <system_state_update+0x120>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
		// stop reading ADC when UART set command  received
		if(adc_conv_complete == 1){
 8000af4:	4b28      	ldr	r3, [pc, #160]	; (8000b98 <system_state_update+0x130>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d105      	bne.n	8000b08 <system_state_update+0xa0>
			adc_val_capture = 1 ; // capture slider value
 8000afc:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <system_state_update+0x134>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
			update_led_via_ADC = 0 ; // dont read until slider moved
 8000b02:	4b24      	ldr	r3, [pc, #144]	; (8000b94 <system_state_update+0x12c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
		}

		 UART_state_update =1;
 8000b08:	4b28      	ldr	r3, [pc, #160]	; (8000bac <system_state_update+0x144>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]

		 if(set_or_ret_sys_state[3] == 'F'){
 8000b0e:	4b28      	ldr	r3, [pc, #160]	; (8000bb0 <system_state_update+0x148>)
 8000b10:	78db      	ldrb	r3, [r3, #3]
 8000b12:	2b46      	cmp	r3, #70	; 0x46
 8000b14:	d103      	bne.n	8000b1e <system_state_update+0xb6>
			 button_count =0 ;
 8000b16:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <system_state_update+0x128>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
		 if(set_or_ret_sys_state[3] == 'F'){
 8000b1c:	e02c      	b.n	8000b78 <system_state_update+0x110>
		 }
		 else if(set_or_ret_sys_state[3] =='E'){
 8000b1e:	4b24      	ldr	r3, [pc, #144]	; (8000bb0 <system_state_update+0x148>)
 8000b20:	78db      	ldrb	r3, [r3, #3]
 8000b22:	2b45      	cmp	r3, #69	; 0x45
 8000b24:	d103      	bne.n	8000b2e <system_state_update+0xc6>
			 button_count =1;
 8000b26:	4b1a      	ldr	r3, [pc, #104]	; (8000b90 <system_state_update+0x128>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	601a      	str	r2, [r3, #0]
		 if(set_or_ret_sys_state[3] == 'F'){
 8000b2c:	e024      	b.n	8000b78 <system_state_update+0x110>

		 }else{
			 if(set_or_ret_sys_state[3] == 'M'){
 8000b2e:	4b20      	ldr	r3, [pc, #128]	; (8000bb0 <system_state_update+0x148>)
 8000b30:	78db      	ldrb	r3, [r3, #3]
 8000b32:	2b4d      	cmp	r3, #77	; 0x4d
 8000b34:	d120      	bne.n	8000b78 <system_state_update+0x110>
				 button_count =2 ;
 8000b36:	4b16      	ldr	r3, [pc, #88]	; (8000b90 <system_state_update+0x128>)
 8000b38:	2202      	movs	r2, #2
 8000b3a:	601a      	str	r2, [r3, #0]
		 if(set_or_ret_sys_state[3] == 'F'){
 8000b3c:	e01c      	b.n	8000b78 <system_state_update+0x110>
			 }
		 }
	 }
	 // read system state
	 else{ //dont update the system in any way - read current and previous states
		 if( left_button_pressed ==0 && UART_set_syst_state == 0 && UART_ret_sys_state == 1){
 8000b3e:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <system_state_update+0x11c>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d119      	bne.n	8000b7a <system_state_update+0x112>
 8000b46:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <system_state_update+0x120>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d115      	bne.n	8000b7a <system_state_update+0x112>
 8000b4e:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <system_state_update+0x124>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d111      	bne.n	8000b7a <system_state_update+0x112>

			 // stop reading adc
			if(adc_conv_complete == 1){
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <system_state_update+0x130>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d105      	bne.n	8000b6a <system_state_update+0x102>
				adc_val_capture = 1 ; // capture slider value
 8000b5e:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <system_state_update+0x134>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	701a      	strb	r2, [r3, #0]
				update_led_via_ADC = 0 ; // dont read until slider moved
 8000b64:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <system_state_update+0x12c>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	701a      	strb	r2, [r3, #0]
			}

			 UART_ret_sys_state = 0;
 8000b6a:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <system_state_update+0x124>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
			 READ_SYS =1;
 8000b70:	4b10      	ldr	r3, [pc, #64]	; (8000bb4 <system_state_update+0x14c>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]

		 }
	 }
}
 8000b76:	e000      	b.n	8000b7a <system_state_update+0x112>
		 if(set_or_ret_sys_state[3] == 'F'){
 8000b78:	bf00      	nop
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	2000236e 	.word	0x2000236e
 8000b88:	2000233a 	.word	0x2000233a
 8000b8c:	2000233b 	.word	0x2000233b
 8000b90:	200002f8 	.word	0x200002f8
 8000b94:	2000230e 	.word	0x2000230e
 8000b98:	2000230a 	.word	0x2000230a
 8000b9c:	20000002 	.word	0x20000002
 8000ba0:	20000014 	.word	0x20000014
 8000ba4:	20000012 	.word	0x20000012
 8000ba8:	2000230f 	.word	0x2000230f
 8000bac:	2000233c 	.word	0x2000233c
 8000bb0:	20000034 	.word	0x20000034
 8000bb4:	20002344 	.word	0x20002344

08000bb8 <right_button_state_update>:

/**
 * Updates system state after right button pressed in emergency mode
 */
void right_button_state_update(){
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

	if(right_button_pressed){
 8000bbc:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <right_button_state_update+0x3c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d012      	beq.n	8000bea <right_button_state_update+0x32>
		right_button_pressed = 0 ;
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <right_button_state_update+0x3c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]

		update_led_via_ADC = 0 ; // dont read adc by default in next state
 8000bca:	4b0b      	ldr	r3, [pc, #44]	; (8000bf8 <right_button_state_update+0x40>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	701a      	strb	r2, [r3, #0]

		 em_count++ ;
 8000bd0:	4b0a      	ldr	r3, [pc, #40]	; (8000bfc <right_button_state_update+0x44>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	b2da      	uxtb	r2, r3
 8000bd8:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <right_button_state_update+0x44>)
 8000bda:	701a      	strb	r2, [r3, #0]

		 if(em_count>2){
 8000bdc:	4b07      	ldr	r3, [pc, #28]	; (8000bfc <right_button_state_update+0x44>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b02      	cmp	r3, #2
 8000be2:	d902      	bls.n	8000bea <right_button_state_update+0x32>
			 em_count = 0;
 8000be4:	4b05      	ldr	r3, [pc, #20]	; (8000bfc <right_button_state_update+0x44>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	701a      	strb	r2, [r3, #0]
		 }
	}
}
 8000bea:	bf00      	nop
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	2000236d 	.word	0x2000236d
 8000bf8:	2000230e 	.word	0x2000230e
 8000bfc:	200002fc 	.word	0x200002fc

08000c00 <TURN_LED_ON_OFF>:

/**
 * Middle button press turns LED ON/OFF
 */
void TURN_LED_ON_OFF(){
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
	if(middle_button_pressed == 1 && UART_set_syst_state == 0){
 8000c04:	4b1f      	ldr	r3, [pc, #124]	; (8000c84 <TURN_LED_ON_OFF+0x84>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d122      	bne.n	8000c52 <TURN_LED_ON_OFF+0x52>
 8000c0c:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <TURN_LED_ON_OFF+0x88>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d11e      	bne.n	8000c52 <TURN_LED_ON_OFF+0x52>
		 LED_ON = !LED_ON ;  // turns the LED on OR off
 8000c14:	4b1d      	ldr	r3, [pc, #116]	; (8000c8c <TURN_LED_ON_OFF+0x8c>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	bf0c      	ite	eq
 8000c1c:	2301      	moveq	r3, #1
 8000c1e:	2300      	movne	r3, #0
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	461a      	mov	r2, r3
 8000c24:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <TURN_LED_ON_OFF+0x8c>)
 8000c26:	701a      	strb	r2, [r3, #0]

		 // Middle button press -> LED ON / OFF
		 if(LED_ON == 1){
 8000c28:	4b18      	ldr	r3, [pc, #96]	; (8000c8c <TURN_LED_ON_OFF+0x8c>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d104      	bne.n	8000c3a <TURN_LED_ON_OFF+0x3a>
			 htim2.Instance->CCR1 = 1 ; // LED ON
 8000c30:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <TURN_LED_ON_OFF+0x90>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2201      	movs	r2, #1
 8000c36:	635a      	str	r2, [r3, #52]	; 0x34
 8000c38:	e007      	b.n	8000c4a <TURN_LED_ON_OFF+0x4a>
		 }else if(LED_ON ==0){
 8000c3a:	4b14      	ldr	r3, [pc, #80]	; (8000c8c <TURN_LED_ON_OFF+0x8c>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d103      	bne.n	8000c4a <TURN_LED_ON_OFF+0x4a>
			 htim2.Instance->CCR1 = 0 ; //LED OFFS
 8000c42:	4b13      	ldr	r3, [pc, #76]	; (8000c90 <TURN_LED_ON_OFF+0x90>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2200      	movs	r2, #0
 8000c48:	635a      	str	r2, [r3, #52]	; 0x34
		 }

		 middle_button_pressed = 0 ;
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	; (8000c84 <TURN_LED_ON_OFF+0x84>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	701a      	strb	r2, [r3, #0]
			LED_ON  = 1 ;
		}else{
			LED_ON = 0 ;
		}
	}
}
 8000c50:	e012      	b.n	8000c78 <TURN_LED_ON_OFF+0x78>
	else if(middle_button_pressed == 0 && UART_state_update == 1  ){
 8000c52:	4b0c      	ldr	r3, [pc, #48]	; (8000c84 <TURN_LED_ON_OFF+0x84>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10e      	bne.n	8000c78 <TURN_LED_ON_OFF+0x78>
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <TURN_LED_ON_OFF+0x94>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d10a      	bne.n	8000c78 <TURN_LED_ON_OFF+0x78>
		if( state>0){
 8000c62:	4b0d      	ldr	r3, [pc, #52]	; (8000c98 <TURN_LED_ON_OFF+0x98>)
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d003      	beq.n	8000c72 <TURN_LED_ON_OFF+0x72>
			LED_ON  = 1 ;
 8000c6a:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <TURN_LED_ON_OFF+0x8c>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
}
 8000c70:	e002      	b.n	8000c78 <TURN_LED_ON_OFF+0x78>
			LED_ON = 0 ;
 8000c72:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <TURN_LED_ON_OFF+0x8c>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	701a      	strb	r2, [r3, #0]
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	2000236c 	.word	0x2000236c
 8000c88:	2000233a 	.word	0x2000233a
 8000c8c:	2000230f 	.word	0x2000230f
 8000c90:	2000018c 	.word	0x2000018c
 8000c94:	2000233c 	.word	0x2000233c
 8000c98:	2000233e 	.word	0x2000233e

08000c9c <EM_mode_Strobe>:

/**
 * LED strobed with provided number of ms
 */
void EM_mode_Strobe(uint16_t strobe_delay){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	80fb      	strh	r3, [r7, #6]

	 // default delay 512ms
	 timePassed =HAL_GetTick() - strobe_ticks ;
 8000ca6:	f002 f929 	bl	8002efc <HAL_GetTick>
 8000caa:	4602      	mov	r2, r0
 8000cac:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <EM_mode_Strobe+0x84>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	4a1c      	ldr	r2, [pc, #112]	; (8000d24 <EM_mode_Strobe+0x88>)
 8000cb4:	6013      	str	r3, [r2, #0]
	 // time passed >512
	 if( timePassed >= strobe_delay && led_strobe_on == 0){
 8000cb6:	88fa      	ldrh	r2, [r7, #6]
 8000cb8:	4b1a      	ldr	r3, [pc, #104]	; (8000d24 <EM_mode_Strobe+0x88>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d80a      	bhi.n	8000cd6 <EM_mode_Strobe+0x3a>
 8000cc0:	4b19      	ldr	r3, [pc, #100]	; (8000d28 <EM_mode_Strobe+0x8c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d106      	bne.n	8000cd6 <EM_mode_Strobe+0x3a>
		 led_strobe_on =1 ;
 8000cc8:	4b17      	ldr	r3, [pc, #92]	; (8000d28 <EM_mode_Strobe+0x8c>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	701a      	strb	r2, [r3, #0]
		 htim2.Instance->CCR1 = 0 ;
 8000cce:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <EM_mode_Strobe+0x90>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	635a      	str	r2, [r3, #52]	; 0x34
	 }
	 // time Passed > 1024
	 if(timePassed >= 1024 && led_strobe_on == 1){
 8000cd6:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <EM_mode_Strobe+0x88>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000cde:	d31a      	bcc.n	8000d16 <EM_mode_Strobe+0x7a>
 8000ce0:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <EM_mode_Strobe+0x8c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d116      	bne.n	8000d16 <EM_mode_Strobe+0x7a>
		 strobe_ticks =  HAL_GetTick() ; // update current time
 8000ce8:	f002 f908 	bl	8002efc <HAL_GetTick>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4a0c      	ldr	r2, [pc, #48]	; (8000d20 <EM_mode_Strobe+0x84>)
 8000cf0:	6013      	str	r3, [r2, #0]
		 led_strobe_on = 0 ;
 8000cf2:	4b0d      	ldr	r3, [pc, #52]	; (8000d28 <EM_mode_Strobe+0x8c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]

		 if(update_led_via_ADC ==1){ // update LED intensity if the slider moved
 8000cf8:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <EM_mode_Strobe+0x94>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d105      	bne.n	8000d0c <EM_mode_Strobe+0x70>
			 htim2.Instance->CCR1 = LED_intensity ;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <EM_mode_Strobe+0x98>)
 8000d02:	881a      	ldrh	r2, [r3, #0]
 8000d04:	4b09      	ldr	r3, [pc, #36]	; (8000d2c <EM_mode_Strobe+0x90>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	635a      	str	r2, [r3, #52]	; 0x34
		 }else{ // if no slider movement strobe with default intensity
			 htim2.Instance->CCR1 = strobe_led_Intensity;
		 }
	 }

}
 8000d0a:	e004      	b.n	8000d16 <EM_mode_Strobe+0x7a>
			 htim2.Instance->CCR1 = strobe_led_Intensity;
 8000d0c:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <EM_mode_Strobe+0x9c>)
 8000d0e:	881a      	ldrh	r2, [r3, #0]
 8000d10:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <EM_mode_Strobe+0x90>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20002310 	.word	0x20002310
 8000d24:	20002318 	.word	0x20002318
 8000d28:	20002314 	.word	0x20002314
 8000d2c:	2000018c 	.word	0x2000018c
 8000d30:	2000230e 	.word	0x2000230e
 8000d34:	20000010 	.word	0x20000010
 8000d38:	20000014 	.word	0x20000014

08000d3c <convert_UART_state_params_to_Int>:
void convert_UART_state_params_to_Int(){
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
	if(UART_set_syst_state) {
 8000d42:	4b76      	ldr	r3, [pc, #472]	; (8000f1c <convert_UART_state_params_to_Int+0x1e0>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	f000 80e4 	beq.w	8000f14 <convert_UART_state_params_to_Int+0x1d8>
		for(int i = 0; i < 19 ; i++){
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	e05f      	b.n	8000e12 <convert_UART_state_params_to_Int+0xd6>
			switch(i){
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	3b05      	subs	r3, #5
 8000d56:	2b0a      	cmp	r3, #10
 8000d58:	d857      	bhi.n	8000e0a <convert_UART_state_params_to_Int+0xce>
 8000d5a:	a201      	add	r2, pc, #4	; (adr r2, 8000d60 <convert_UART_state_params_to_Int+0x24>)
 8000d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d60:	08000d8d 	.word	0x08000d8d
 8000d64:	08000d9b 	.word	0x08000d9b
 8000d68:	08000da9 	.word	0x08000da9
 8000d6c:	08000e0b 	.word	0x08000e0b
 8000d70:	08000db7 	.word	0x08000db7
 8000d74:	08000dc5 	.word	0x08000dc5
 8000d78:	08000dd3 	.word	0x08000dd3
 8000d7c:	08000e0b 	.word	0x08000e0b
 8000d80:	08000de1 	.word	0x08000de1
 8000d84:	08000def 	.word	0x08000def
 8000d88:	08000dfd 	.word	0x08000dfd
			case 5:
				STATE[0]= set_or_ret_sys_state[i] ;
 8000d8c:	4a64      	ldr	r2, [pc, #400]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	781a      	ldrb	r2, [r3, #0]
 8000d94:	4b63      	ldr	r3, [pc, #396]	; (8000f24 <convert_UART_state_params_to_Int+0x1e8>)
 8000d96:	701a      	strb	r2, [r3, #0]
				break;
 8000d98:	e038      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>
			case 6:
				STATE[1]= set_or_ret_sys_state[i] ;
 8000d9a:	4a61      	ldr	r2, [pc, #388]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4413      	add	r3, r2
 8000da0:	781a      	ldrb	r2, [r3, #0]
 8000da2:	4b60      	ldr	r3, [pc, #384]	; (8000f24 <convert_UART_state_params_to_Int+0x1e8>)
 8000da4:	705a      	strb	r2, [r3, #1]
				break;
 8000da6:	e031      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>
			case 7:
				STATE[2] = set_or_ret_sys_state[i] ;
 8000da8:	4a5d      	ldr	r2, [pc, #372]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	781a      	ldrb	r2, [r3, #0]
 8000db0:	4b5c      	ldr	r3, [pc, #368]	; (8000f24 <convert_UART_state_params_to_Int+0x1e8>)
 8000db2:	709a      	strb	r2, [r3, #2]
				break;
 8000db4:	e02a      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>

			case 9:
				PARAM1[0] = set_or_ret_sys_state[i];
 8000db6:	4a5a      	ldr	r2, [pc, #360]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4413      	add	r3, r2
 8000dbc:	781a      	ldrb	r2, [r3, #0]
 8000dbe:	4b5a      	ldr	r3, [pc, #360]	; (8000f28 <convert_UART_state_params_to_Int+0x1ec>)
 8000dc0:	701a      	strb	r2, [r3, #0]
				break;
 8000dc2:	e023      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>
			case 10:
				PARAM1[1] = set_or_ret_sys_state[i] ;
 8000dc4:	4a56      	ldr	r2, [pc, #344]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4413      	add	r3, r2
 8000dca:	781a      	ldrb	r2, [r3, #0]
 8000dcc:	4b56      	ldr	r3, [pc, #344]	; (8000f28 <convert_UART_state_params_to_Int+0x1ec>)
 8000dce:	705a      	strb	r2, [r3, #1]
				break;
 8000dd0:	e01c      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>
			case 11:
				PARAM1[2] = set_or_ret_sys_state[i] ;
 8000dd2:	4a53      	ldr	r2, [pc, #332]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	781a      	ldrb	r2, [r3, #0]
 8000dda:	4b53      	ldr	r3, [pc, #332]	; (8000f28 <convert_UART_state_params_to_Int+0x1ec>)
 8000ddc:	709a      	strb	r2, [r3, #2]
				break ;
 8000dde:	e015      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>
			case 13:
				PARAM2[0] = set_or_ret_sys_state[i] ;
 8000de0:	4a4f      	ldr	r2, [pc, #316]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	781a      	ldrb	r2, [r3, #0]
 8000de8:	4b50      	ldr	r3, [pc, #320]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000dea:	701a      	strb	r2, [r3, #0]
				break;
 8000dec:	e00e      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>
			case 14:
				PARAM2[1] = set_or_ret_sys_state[i] ;
 8000dee:	4a4c      	ldr	r2, [pc, #304]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4413      	add	r3, r2
 8000df4:	781a      	ldrb	r2, [r3, #0]
 8000df6:	4b4d      	ldr	r3, [pc, #308]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000df8:	705a      	strb	r2, [r3, #1]
				break;
 8000dfa:	e007      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>
			case 15:
				PARAM2[2] = set_or_ret_sys_state[i ];
 8000dfc:	4a48      	ldr	r2, [pc, #288]	; (8000f20 <convert_UART_state_params_to_Int+0x1e4>)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4413      	add	r3, r2
 8000e02:	781a      	ldrb	r2, [r3, #0]
 8000e04:	4b49      	ldr	r3, [pc, #292]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000e06:	709a      	strb	r2, [r3, #2]
				break;
 8000e08:	e000      	b.n	8000e0c <convert_UART_state_params_to_Int+0xd0>

			default:
				break ;
 8000e0a:	bf00      	nop
		for(int i = 0; i < 19 ; i++){
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b12      	cmp	r3, #18
 8000e16:	dd9c      	ble.n	8000d52 <convert_UART_state_params_to_Int+0x16>
			}

		}

		state = atoi(STATE) ;
 8000e18:	4842      	ldr	r0, [pc, #264]	; (8000f24 <convert_UART_state_params_to_Int+0x1e8>)
 8000e1a:	f007 ff09 	bl	8008c30 <atoi>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	b29a      	uxth	r2, r3
 8000e22:	4b43      	ldr	r3, [pc, #268]	; (8000f30 <convert_UART_state_params_to_Int+0x1f4>)
 8000e24:	801a      	strh	r2, [r3, #0]
		param1 = atoi(PARAM1);
 8000e26:	4840      	ldr	r0, [pc, #256]	; (8000f28 <convert_UART_state_params_to_Int+0x1ec>)
 8000e28:	f007 ff02 	bl	8008c30 <atoi>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	b29a      	uxth	r2, r3
 8000e30:	4b40      	ldr	r3, [pc, #256]	; (8000f34 <convert_UART_state_params_to_Int+0x1f8>)
 8000e32:	801a      	strh	r2, [r3, #0]
		// problem - perform check for if non integer characters are passed!
		if(strcmp(PARAM2, "000") == 0 ){
 8000e34:	4940      	ldr	r1, [pc, #256]	; (8000f38 <convert_UART_state_params_to_Int+0x1fc>)
 8000e36:	483d      	ldr	r0, [pc, #244]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000e38:	f7ff f9d2 	bl	80001e0 <strcmp>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d146      	bne.n	8000ed0 <convert_UART_state_params_to_Int+0x194>

			param2 = atoi(PARAM2) ;  // SOS MORSE OUTPUT
 8000e42:	483a      	ldr	r0, [pc, #232]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000e44:	f007 fef4 	bl	8008c30 <atoi>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	4b3b      	ldr	r3, [pc, #236]	; (8000f3c <convert_UART_state_params_to_Int+0x200>)
 8000e4e:	801a      	strh	r2, [r3, #0]

			ME_param2[0] = param2/100 + 48;
 8000e50:	4b3a      	ldr	r3, [pc, #232]	; (8000f3c <convert_UART_state_params_to_Int+0x200>)
 8000e52:	881b      	ldrh	r3, [r3, #0]
 8000e54:	4a3a      	ldr	r2, [pc, #232]	; (8000f40 <convert_UART_state_params_to_Int+0x204>)
 8000e56:	fba2 2303 	umull	r2, r3, r2, r3
 8000e5a:	095b      	lsrs	r3, r3, #5
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	3330      	adds	r3, #48	; 0x30
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	4b37      	ldr	r3, [pc, #220]	; (8000f44 <convert_UART_state_params_to_Int+0x208>)
 8000e66:	701a      	strb	r2, [r3, #0]
			ME_param2[1] = (param2  -(param2/100)*100)/10 +48 ;
 8000e68:	4b34      	ldr	r3, [pc, #208]	; (8000f3c <convert_UART_state_params_to_Int+0x200>)
 8000e6a:	881b      	ldrh	r3, [r3, #0]
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4b33      	ldr	r3, [pc, #204]	; (8000f3c <convert_UART_state_params_to_Int+0x200>)
 8000e70:	881b      	ldrh	r3, [r3, #0]
 8000e72:	4a33      	ldr	r2, [pc, #204]	; (8000f40 <convert_UART_state_params_to_Int+0x204>)
 8000e74:	fba2 2303 	umull	r2, r3, r2, r3
 8000e78:	095b      	lsrs	r3, r3, #5
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8000e82:	fb02 f303 	mul.w	r3, r2, r3
 8000e86:	440b      	add	r3, r1
 8000e88:	4a2f      	ldr	r2, [pc, #188]	; (8000f48 <convert_UART_state_params_to_Int+0x20c>)
 8000e8a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e8e:	1092      	asrs	r2, r2, #2
 8000e90:	17db      	asrs	r3, r3, #31
 8000e92:	1ad3      	subs	r3, r2, r3
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	3330      	adds	r3, #48	; 0x30
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	4b2a      	ldr	r3, [pc, #168]	; (8000f44 <convert_UART_state_params_to_Int+0x208>)
 8000e9c:	705a      	strb	r2, [r3, #1]
			ME_param2[2] = (param2 - (param2/10)*10) + 48 ;
 8000e9e:	4b27      	ldr	r3, [pc, #156]	; (8000f3c <convert_UART_state_params_to_Int+0x200>)
 8000ea0:	881b      	ldrh	r3, [r3, #0]
 8000ea2:	b2da      	uxtb	r2, r3
 8000ea4:	4b25      	ldr	r3, [pc, #148]	; (8000f3c <convert_UART_state_params_to_Int+0x200>)
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	4928      	ldr	r1, [pc, #160]	; (8000f4c <convert_UART_state_params_to_Int+0x210>)
 8000eaa:	fba1 1303 	umull	r1, r3, r1, r3
 8000eae:	08db      	lsrs	r3, r3, #3
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	0149      	lsls	r1, r1, #5
 8000eb8:	1ac9      	subs	r1, r1, r3
 8000eba:	0089      	lsls	r1, r1, #2
 8000ebc:	1acb      	subs	r3, r1, r3
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	4413      	add	r3, r2
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	3330      	adds	r3, #48	; 0x30
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	4b1e      	ldr	r3, [pc, #120]	; (8000f44 <convert_UART_state_params_to_Int+0x208>)
 8000ecc:	709a      	strb	r2, [r3, #2]
			ME_param2[2] = Custom_Morse_Msg[2] ;

			custom_morse_msg_rcvd = 1;
		}
	}
}
 8000ece:	e021      	b.n	8000f14 <convert_UART_state_params_to_Int+0x1d8>
		else if( strcmp(PARAM2, "000") != 0 ){
 8000ed0:	4919      	ldr	r1, [pc, #100]	; (8000f38 <convert_UART_state_params_to_Int+0x1fc>)
 8000ed2:	4816      	ldr	r0, [pc, #88]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000ed4:	f7ff f984 	bl	80001e0 <strcmp>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d01a      	beq.n	8000f14 <convert_UART_state_params_to_Int+0x1d8>
			Custom_Morse_Msg[0] = PARAM2[0] ; // CUSTOM MORSE output - declare variable to store the output
 8000ede:	4b13      	ldr	r3, [pc, #76]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000ee0:	781a      	ldrb	r2, [r3, #0]
 8000ee2:	4b1b      	ldr	r3, [pc, #108]	; (8000f50 <convert_UART_state_params_to_Int+0x214>)
 8000ee4:	701a      	strb	r2, [r3, #0]
			Custom_Morse_Msg[1] = PARAM2[1] ;
 8000ee6:	4b11      	ldr	r3, [pc, #68]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000ee8:	785a      	ldrb	r2, [r3, #1]
 8000eea:	4b19      	ldr	r3, [pc, #100]	; (8000f50 <convert_UART_state_params_to_Int+0x214>)
 8000eec:	705a      	strb	r2, [r3, #1]
			Custom_Morse_Msg[2] = PARAM2[2] ;
 8000eee:	4b0f      	ldr	r3, [pc, #60]	; (8000f2c <convert_UART_state_params_to_Int+0x1f0>)
 8000ef0:	789a      	ldrb	r2, [r3, #2]
 8000ef2:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <convert_UART_state_params_to_Int+0x214>)
 8000ef4:	709a      	strb	r2, [r3, #2]
			ME_param2[0] = Custom_Morse_Msg[0];
 8000ef6:	4b16      	ldr	r3, [pc, #88]	; (8000f50 <convert_UART_state_params_to_Int+0x214>)
 8000ef8:	781a      	ldrb	r2, [r3, #0]
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <convert_UART_state_params_to_Int+0x208>)
 8000efc:	701a      	strb	r2, [r3, #0]
			ME_param2[1] = Custom_Morse_Msg[1] ;
 8000efe:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <convert_UART_state_params_to_Int+0x214>)
 8000f00:	785a      	ldrb	r2, [r3, #1]
 8000f02:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <convert_UART_state_params_to_Int+0x208>)
 8000f04:	705a      	strb	r2, [r3, #1]
			ME_param2[2] = Custom_Morse_Msg[2] ;
 8000f06:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <convert_UART_state_params_to_Int+0x214>)
 8000f08:	789a      	ldrb	r2, [r3, #2]
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	; (8000f44 <convert_UART_state_params_to_Int+0x208>)
 8000f0c:	709a      	strb	r2, [r3, #2]
			custom_morse_msg_rcvd = 1;
 8000f0e:	4b11      	ldr	r3, [pc, #68]	; (8000f54 <convert_UART_state_params_to_Int+0x218>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	701a      	strb	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	2000233a 	.word	0x2000233a
 8000f20:	20000034 	.word	0x20000034
 8000f24:	20000048 	.word	0x20000048
 8000f28:	2000004c 	.word	0x2000004c
 8000f2c:	20000050 	.word	0x20000050
 8000f30:	2000233e 	.word	0x2000233e
 8000f34:	20002340 	.word	0x20002340
 8000f38:	0800a28c 	.word	0x0800a28c
 8000f3c:	20002342 	.word	0x20002342
 8000f40:	51eb851f 	.word	0x51eb851f
 8000f44:	2000005c 	.word	0x2000005c
 8000f48:	66666667 	.word	0x66666667
 8000f4c:	cccccccd 	.word	0xcccccccd
 8000f50:	20000054 	.word	0x20000054
 8000f54:	2000233d 	.word	0x2000233d

08000f58 <Emergency_Mode_State_Update>:

/**
 * Function updates the necessary states/ values when UART command reached to
 * update the system state
 */
void Emergency_Mode_State_Update(){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0

	if(UART_state_update == 1 && state > 0 && set_or_ret_sys_state[3] =='E'){
 8000f5c:	4b2d      	ldr	r3, [pc, #180]	; (8001014 <Emergency_Mode_State_Update+0xbc>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d14c      	bne.n	8000ffe <Emergency_Mode_State_Update+0xa6>
 8000f64:	4b2c      	ldr	r3, [pc, #176]	; (8001018 <Emergency_Mode_State_Update+0xc0>)
 8000f66:	881b      	ldrh	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d048      	beq.n	8000ffe <Emergency_Mode_State_Update+0xa6>
 8000f6c:	4b2b      	ldr	r3, [pc, #172]	; (800101c <Emergency_Mode_State_Update+0xc4>)
 8000f6e:	78db      	ldrb	r3, [r3, #3]
 8000f70:	2b45      	cmp	r3, #69	; 0x45
 8000f72:	d144      	bne.n	8000ffe <Emergency_Mode_State_Update+0xa6>
		// Dont read ADC
		if(adc_conv_complete == 1){
 8000f74:	4b2a      	ldr	r3, [pc, #168]	; (8001020 <Emergency_Mode_State_Update+0xc8>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d105      	bne.n	8000f88 <Emergency_Mode_State_Update+0x30>
			adc_val_capture = 1 ; // capture slider value
 8000f7c:	4b29      	ldr	r3, [pc, #164]	; (8001024 <Emergency_Mode_State_Update+0xcc>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
			update_led_via_ADC = 0 ; // dont read until slider moved
 8000f82:	4b29      	ldr	r3, [pc, #164]	; (8001028 <Emergency_Mode_State_Update+0xd0>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
		}

		//update LED intensity
		strobe_led_Intensity = state;
 8000f88:	4b23      	ldr	r3, [pc, #140]	; (8001018 <Emergency_Mode_State_Update+0xc0>)
 8000f8a:	881a      	ldrh	r2, [r3, #0]
 8000f8c:	4b27      	ldr	r3, [pc, #156]	; (800102c <Emergency_Mode_State_Update+0xd4>)
 8000f8e:	801a      	strh	r2, [r3, #0]

		// strobe
		if(param1 > 0 ){
 8000f90:	4b27      	ldr	r3, [pc, #156]	; (8001030 <Emergency_Mode_State_Update+0xd8>)
 8000f92:	881b      	ldrh	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d007      	beq.n	8000fa8 <Emergency_Mode_State_Update+0x50>
			em_count = 0 ;
 8000f98:	4b26      	ldr	r3, [pc, #152]	; (8001034 <Emergency_Mode_State_Update+0xdc>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
			strobe_delay = param1 ;  // update the ON/off time of strobe
 8000f9e:	4b24      	ldr	r3, [pc, #144]	; (8001030 <Emergency_Mode_State_Update+0xd8>)
 8000fa0:	881a      	ldrh	r2, [r3, #0]
 8000fa2:	4b25      	ldr	r3, [pc, #148]	; (8001038 <Emergency_Mode_State_Update+0xe0>)
 8000fa4:	801a      	strh	r2, [r3, #0]
 8000fa6:	e027      	b.n	8000ff8 <Emergency_Mode_State_Update+0xa0>

		}
		// SOS output
		else if(param1 == 0 && param2 == 0 && custom_morse_msg_rcvd == 0 ){
 8000fa8:	4b21      	ldr	r3, [pc, #132]	; (8001030 <Emergency_Mode_State_Update+0xd8>)
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d110      	bne.n	8000fd2 <Emergency_Mode_State_Update+0x7a>
 8000fb0:	4b22      	ldr	r3, [pc, #136]	; (800103c <Emergency_Mode_State_Update+0xe4>)
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d10c      	bne.n	8000fd2 <Emergency_Mode_State_Update+0x7a>
 8000fb8:	4b21      	ldr	r3, [pc, #132]	; (8001040 <Emergency_Mode_State_Update+0xe8>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d108      	bne.n	8000fd2 <Emergency_Mode_State_Update+0x7a>
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"SOS MORSE\n", 10) ;
 8000fc0:	220a      	movs	r2, #10
 8000fc2:	4920      	ldr	r1, [pc, #128]	; (8001044 <Emergency_Mode_State_Update+0xec>)
 8000fc4:	4820      	ldr	r0, [pc, #128]	; (8001048 <Emergency_Mode_State_Update+0xf0>)
 8000fc6:	f006 fb2d 	bl	8007624 <HAL_UART_Transmit_IT>
			em_count =1 ; // SOS mode
 8000fca:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <Emergency_Mode_State_Update+0xdc>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	701a      	strb	r2, [r3, #0]
 8000fd0:	e012      	b.n	8000ff8 <Emergency_Mode_State_Update+0xa0>
		}
		// CUSTOM morse msg received
		else{
			if(param1 == 0 && custom_morse_msg_rcvd ==1 ){
 8000fd2:	4b17      	ldr	r3, [pc, #92]	; (8001030 <Emergency_Mode_State_Update+0xd8>)
 8000fd4:	881b      	ldrh	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d10e      	bne.n	8000ff8 <Emergency_Mode_State_Update+0xa0>
 8000fda:	4b19      	ldr	r3, [pc, #100]	; (8001040 <Emergency_Mode_State_Update+0xe8>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d10a      	bne.n	8000ff8 <Emergency_Mode_State_Update+0xa0>
				custom_morse_msg_rcvd = 0;
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <Emergency_Mode_State_Update+0xe8>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_IT(&huart2, (uint8_t*)"CUSTOM MORSE\n", 13) ;
 8000fe8:	220d      	movs	r2, #13
 8000fea:	4918      	ldr	r1, [pc, #96]	; (800104c <Emergency_Mode_State_Update+0xf4>)
 8000fec:	4816      	ldr	r0, [pc, #88]	; (8001048 <Emergency_Mode_State_Update+0xf0>)
 8000fee:	f006 fb19 	bl	8007624 <HAL_UART_Transmit_IT>
				em_count = 2 ; // CUSTOM MORSE
 8000ff2:	4b10      	ldr	r3, [pc, #64]	; (8001034 <Emergency_Mode_State_Update+0xdc>)
 8000ff4:	2202      	movs	r2, #2
 8000ff6:	701a      	strb	r2, [r3, #0]

			}
		}


		UART_state_update = 0;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <Emergency_Mode_State_Update+0xbc>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
	}
	 // copy previous states information
		 ME_state = strobe_led_Intensity ;
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	; (800102c <Emergency_Mode_State_Update+0xd4>)
 8001000:	881a      	ldrh	r2, [r3, #0]
 8001002:	4b13      	ldr	r3, [pc, #76]	; (8001050 <Emergency_Mode_State_Update+0xf8>)
 8001004:	801a      	strh	r2, [r3, #0]
		 ME_param1 =  strobe_delay;
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <Emergency_Mode_State_Update+0xe0>)
 8001008:	881a      	ldrh	r2, [r3, #0]
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <Emergency_Mode_State_Update+0xfc>)
 800100c:	801a      	strh	r2, [r3, #0]


}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	2000233c 	.word	0x2000233c
 8001018:	2000233e 	.word	0x2000233e
 800101c:	20000034 	.word	0x20000034
 8001020:	2000230a 	.word	0x2000230a
 8001024:	20000002 	.word	0x20000002
 8001028:	2000230e 	.word	0x2000230e
 800102c:	20000014 	.word	0x20000014
 8001030:	20002340 	.word	0x20002340
 8001034:	200002fc 	.word	0x200002fc
 8001038:	20000012 	.word	0x20000012
 800103c:	20002342 	.word	0x20002342
 8001040:	2000233d 	.word	0x2000233d
 8001044:	0800a290 	.word	0x0800a290
 8001048:	20000270 	.word	0x20000270
 800104c:	0800a29c 	.word	0x0800a29c
 8001050:	2000234a 	.word	0x2000234a
 8001054:	2000234c 	.word	0x2000234c

08001058 <Mood_Mode_State_Update>:

void Mood_Mode_State_Update(){
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
	if(UART_state_update ==1  && set_or_ret_sys_state[3] == 'M'){
 800105c:	4b0d      	ldr	r3, [pc, #52]	; (8001094 <Mood_Mode_State_Update+0x3c>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d112      	bne.n	800108a <Mood_Mode_State_Update+0x32>
 8001064:	4b0c      	ldr	r3, [pc, #48]	; (8001098 <Mood_Mode_State_Update+0x40>)
 8001066:	78db      	ldrb	r3, [r3, #3]
 8001068:	2b4d      	cmp	r3, #77	; 0x4d
 800106a:	d10e      	bne.n	800108a <Mood_Mode_State_Update+0x32>

		R_channel_Intensity = state ;
 800106c:	4b0b      	ldr	r3, [pc, #44]	; (800109c <Mood_Mode_State_Update+0x44>)
 800106e:	881a      	ldrh	r2, [r3, #0]
 8001070:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <Mood_Mode_State_Update+0x48>)
 8001072:	801a      	strh	r2, [r3, #0]
		G_channel_Intensity = param1 ;
 8001074:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <Mood_Mode_State_Update+0x4c>)
 8001076:	881a      	ldrh	r2, [r3, #0]
 8001078:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <Mood_Mode_State_Update+0x50>)
 800107a:	801a      	strh	r2, [r3, #0]
		B_channel_Intensity = param2 ;
 800107c:	4b0b      	ldr	r3, [pc, #44]	; (80010ac <Mood_Mode_State_Update+0x54>)
 800107e:	881a      	ldrh	r2, [r3, #0]
 8001080:	4b0b      	ldr	r3, [pc, #44]	; (80010b0 <Mood_Mode_State_Update+0x58>)
 8001082:	801a      	strh	r2, [r3, #0]

		UART_state_update = 0;
 8001084:	4b03      	ldr	r3, [pc, #12]	; (8001094 <Mood_Mode_State_Update+0x3c>)
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
	}
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	2000233c 	.word	0x2000233c
 8001098:	20000034 	.word	0x20000034
 800109c:	2000233e 	.word	0x2000233e
 80010a0:	2000001c 	.word	0x2000001c
 80010a4:	20002340 	.word	0x20002340
 80010a8:	2000001e 	.word	0x2000001e
 80010ac:	20002342 	.word	0x20002342
 80010b0:	20000020 	.word	0x20000020

080010b4 <Request_return_system_state>:

void Request_return_system_state(){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
	if(READ_SYS ==1 ){
 80010ba:	4b6c      	ldr	r3, [pc, #432]	; (800126c <Request_return_system_state+0x1b8>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	f040 8348 	bne.w	8001754 <Request_return_system_state+0x6a0>
		// flash light mode
		if(set_or_ret_sys_state[3] == 'F'){
 80010c4:	4b6a      	ldr	r3, [pc, #424]	; (8001270 <Request_return_system_state+0x1bc>)
 80010c6:	78db      	ldrb	r3, [r3, #3]
 80010c8:	2b46      	cmp	r3, #70	; 0x46
 80010ca:	f040 80e9 	bne.w	80012a0 <Request_return_system_state+0x1ec>

			ret_state[0] = MF_state/100 + 48 ; // hundred
 80010ce:	4b69      	ldr	r3, [pc, #420]	; (8001274 <Request_return_system_state+0x1c0>)
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	4a69      	ldr	r2, [pc, #420]	; (8001278 <Request_return_system_state+0x1c4>)
 80010d4:	fba2 2303 	umull	r2, r3, r2, r3
 80010d8:	095b      	lsrs	r3, r3, #5
 80010da:	b29b      	uxth	r3, r3
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	3330      	adds	r3, #48	; 0x30
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	4b66      	ldr	r3, [pc, #408]	; (800127c <Request_return_system_state+0x1c8>)
 80010e4:	701a      	strb	r2, [r3, #0]
			ret_state[1] = (MF_state -(MF_state/100)*100)/10 + 48 ; //tens
 80010e6:	4b63      	ldr	r3, [pc, #396]	; (8001274 <Request_return_system_state+0x1c0>)
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	4619      	mov	r1, r3
 80010ec:	4b61      	ldr	r3, [pc, #388]	; (8001274 <Request_return_system_state+0x1c0>)
 80010ee:	881b      	ldrh	r3, [r3, #0]
 80010f0:	4a61      	ldr	r2, [pc, #388]	; (8001278 <Request_return_system_state+0x1c4>)
 80010f2:	fba2 2303 	umull	r2, r3, r2, r3
 80010f6:	095b      	lsrs	r3, r3, #5
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	461a      	mov	r2, r3
 80010fc:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001100:	fb02 f303 	mul.w	r3, r2, r3
 8001104:	440b      	add	r3, r1
 8001106:	4a5e      	ldr	r2, [pc, #376]	; (8001280 <Request_return_system_state+0x1cc>)
 8001108:	fb82 1203 	smull	r1, r2, r2, r3
 800110c:	1092      	asrs	r2, r2, #2
 800110e:	17db      	asrs	r3, r3, #31
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	b2db      	uxtb	r3, r3
 8001114:	3330      	adds	r3, #48	; 0x30
 8001116:	b2da      	uxtb	r2, r3
 8001118:	4b58      	ldr	r3, [pc, #352]	; (800127c <Request_return_system_state+0x1c8>)
 800111a:	705a      	strb	r2, [r3, #1]
			ret_state[2] = (MF_state - (MF_state/10)*10) + 48 ;  //units
 800111c:	4b55      	ldr	r3, [pc, #340]	; (8001274 <Request_return_system_state+0x1c0>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	b2da      	uxtb	r2, r3
 8001122:	4b54      	ldr	r3, [pc, #336]	; (8001274 <Request_return_system_state+0x1c0>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	4957      	ldr	r1, [pc, #348]	; (8001284 <Request_return_system_state+0x1d0>)
 8001128:	fba1 1303 	umull	r1, r3, r1, r3
 800112c:	08db      	lsrs	r3, r3, #3
 800112e:	b29b      	uxth	r3, r3
 8001130:	b2db      	uxtb	r3, r3
 8001132:	4619      	mov	r1, r3
 8001134:	0149      	lsls	r1, r1, #5
 8001136:	1ac9      	subs	r1, r1, r3
 8001138:	0089      	lsls	r1, r1, #2
 800113a:	1acb      	subs	r3, r1, r3
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	b2db      	uxtb	r3, r3
 8001140:	4413      	add	r3, r2
 8001142:	b2db      	uxtb	r3, r3
 8001144:	3330      	adds	r3, #48	; 0x30
 8001146:	b2da      	uxtb	r2, r3
 8001148:	4b4c      	ldr	r3, [pc, #304]	; (800127c <Request_return_system_state+0x1c8>)
 800114a:	709a      	strb	r2, [r3, #2]

			ret_param1[0] = MF_param1/100 + 48 ; // hundred
 800114c:	4b4e      	ldr	r3, [pc, #312]	; (8001288 <Request_return_system_state+0x1d4>)
 800114e:	881b      	ldrh	r3, [r3, #0]
 8001150:	4a49      	ldr	r2, [pc, #292]	; (8001278 <Request_return_system_state+0x1c4>)
 8001152:	fba2 2303 	umull	r2, r3, r2, r3
 8001156:	095b      	lsrs	r3, r3, #5
 8001158:	b29b      	uxth	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	3330      	adds	r3, #48	; 0x30
 800115e:	b2da      	uxtb	r2, r3
 8001160:	4b4a      	ldr	r3, [pc, #296]	; (800128c <Request_return_system_state+0x1d8>)
 8001162:	701a      	strb	r2, [r3, #0]
			ret_param1[1] = (MF_param1 -(MF_param1/100)*100)/10 + 48 ; //tens
 8001164:	4b48      	ldr	r3, [pc, #288]	; (8001288 <Request_return_system_state+0x1d4>)
 8001166:	881b      	ldrh	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	4b47      	ldr	r3, [pc, #284]	; (8001288 <Request_return_system_state+0x1d4>)
 800116c:	881b      	ldrh	r3, [r3, #0]
 800116e:	4a42      	ldr	r2, [pc, #264]	; (8001278 <Request_return_system_state+0x1c4>)
 8001170:	fba2 2303 	umull	r2, r3, r2, r3
 8001174:	095b      	lsrs	r3, r3, #5
 8001176:	b29b      	uxth	r3, r3
 8001178:	461a      	mov	r2, r3
 800117a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800117e:	fb02 f303 	mul.w	r3, r2, r3
 8001182:	440b      	add	r3, r1
 8001184:	4a3e      	ldr	r2, [pc, #248]	; (8001280 <Request_return_system_state+0x1cc>)
 8001186:	fb82 1203 	smull	r1, r2, r2, r3
 800118a:	1092      	asrs	r2, r2, #2
 800118c:	17db      	asrs	r3, r3, #31
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	3330      	adds	r3, #48	; 0x30
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4b3d      	ldr	r3, [pc, #244]	; (800128c <Request_return_system_state+0x1d8>)
 8001198:	705a      	strb	r2, [r3, #1]
			ret_param1[2] = (MF_param1 - (MF_param1/10)*10) + 48 ;  //units
 800119a:	4b3b      	ldr	r3, [pc, #236]	; (8001288 <Request_return_system_state+0x1d4>)
 800119c:	881b      	ldrh	r3, [r3, #0]
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	4b39      	ldr	r3, [pc, #228]	; (8001288 <Request_return_system_state+0x1d4>)
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	4937      	ldr	r1, [pc, #220]	; (8001284 <Request_return_system_state+0x1d0>)
 80011a6:	fba1 1303 	umull	r1, r3, r1, r3
 80011aa:	08db      	lsrs	r3, r3, #3
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	4619      	mov	r1, r3
 80011b2:	0149      	lsls	r1, r1, #5
 80011b4:	1ac9      	subs	r1, r1, r3
 80011b6:	0089      	lsls	r1, r1, #2
 80011b8:	1acb      	subs	r3, r1, r3
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4413      	add	r3, r2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	3330      	adds	r3, #48	; 0x30
 80011c4:	b2da      	uxtb	r2, r3
 80011c6:	4b31      	ldr	r3, [pc, #196]	; (800128c <Request_return_system_state+0x1d8>)
 80011c8:	709a      	strb	r2, [r3, #2]

			if(custom_morse_msg_rcvd == 1){
 80011ca:	4b31      	ldr	r3, [pc, #196]	; (8001290 <Request_return_system_state+0x1dc>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d10c      	bne.n	80011ec <Request_return_system_state+0x138>
				ret_param2[0] = MF_param2[0]; // hundred
 80011d2:	4b30      	ldr	r3, [pc, #192]	; (8001294 <Request_return_system_state+0x1e0>)
 80011d4:	781a      	ldrb	r2, [r3, #0]
 80011d6:	4b30      	ldr	r3, [pc, #192]	; (8001298 <Request_return_system_state+0x1e4>)
 80011d8:	701a      	strb	r2, [r3, #0]
				ret_param2[1] = MF_param2[1] ; //tens
 80011da:	4b2e      	ldr	r3, [pc, #184]	; (8001294 <Request_return_system_state+0x1e0>)
 80011dc:	785a      	ldrb	r2, [r3, #1]
 80011de:	4b2e      	ldr	r3, [pc, #184]	; (8001298 <Request_return_system_state+0x1e4>)
 80011e0:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = MF_param2[2] ; //units
 80011e2:	4b2c      	ldr	r3, [pc, #176]	; (8001294 <Request_return_system_state+0x1e0>)
 80011e4:	789a      	ldrb	r2, [r3, #2]
 80011e6:	4b2c      	ldr	r3, [pc, #176]	; (8001298 <Request_return_system_state+0x1e4>)
 80011e8:	709a      	strb	r2, [r3, #2]
 80011ea:	e1d7      	b.n	800159c <Request_return_system_state+0x4e8>
			}else{
				ret_param2[0] = param2/100 + 48;  // hundred
 80011ec:	4b2b      	ldr	r3, [pc, #172]	; (800129c <Request_return_system_state+0x1e8>)
 80011ee:	881b      	ldrh	r3, [r3, #0]
 80011f0:	4a21      	ldr	r2, [pc, #132]	; (8001278 <Request_return_system_state+0x1c4>)
 80011f2:	fba2 2303 	umull	r2, r3, r2, r3
 80011f6:	095b      	lsrs	r3, r3, #5
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	3330      	adds	r3, #48	; 0x30
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	4b25      	ldr	r3, [pc, #148]	; (8001298 <Request_return_system_state+0x1e4>)
 8001202:	701a      	strb	r2, [r3, #0]
				ret_param2[1] =	(param2 -(param2/100)*100)/10 + 48 ; //tens
 8001204:	4b25      	ldr	r3, [pc, #148]	; (800129c <Request_return_system_state+0x1e8>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	4619      	mov	r1, r3
 800120a:	4b24      	ldr	r3, [pc, #144]	; (800129c <Request_return_system_state+0x1e8>)
 800120c:	881b      	ldrh	r3, [r3, #0]
 800120e:	4a1a      	ldr	r2, [pc, #104]	; (8001278 <Request_return_system_state+0x1c4>)
 8001210:	fba2 2303 	umull	r2, r3, r2, r3
 8001214:	095b      	lsrs	r3, r3, #5
 8001216:	b29b      	uxth	r3, r3
 8001218:	461a      	mov	r2, r3
 800121a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800121e:	fb02 f303 	mul.w	r3, r2, r3
 8001222:	440b      	add	r3, r1
 8001224:	4a16      	ldr	r2, [pc, #88]	; (8001280 <Request_return_system_state+0x1cc>)
 8001226:	fb82 1203 	smull	r1, r2, r2, r3
 800122a:	1092      	asrs	r2, r2, #2
 800122c:	17db      	asrs	r3, r3, #31
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	b2db      	uxtb	r3, r3
 8001232:	3330      	adds	r3, #48	; 0x30
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4b18      	ldr	r3, [pc, #96]	; (8001298 <Request_return_system_state+0x1e4>)
 8001238:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = (param2 - (param2/10)*10) + 48 ; //units
 800123a:	4b18      	ldr	r3, [pc, #96]	; (800129c <Request_return_system_state+0x1e8>)
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	b2da      	uxtb	r2, r3
 8001240:	4b16      	ldr	r3, [pc, #88]	; (800129c <Request_return_system_state+0x1e8>)
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	490f      	ldr	r1, [pc, #60]	; (8001284 <Request_return_system_state+0x1d0>)
 8001246:	fba1 1303 	umull	r1, r3, r1, r3
 800124a:	08db      	lsrs	r3, r3, #3
 800124c:	b29b      	uxth	r3, r3
 800124e:	b2db      	uxtb	r3, r3
 8001250:	4619      	mov	r1, r3
 8001252:	0149      	lsls	r1, r1, #5
 8001254:	1ac9      	subs	r1, r1, r3
 8001256:	0089      	lsls	r1, r1, #2
 8001258:	1acb      	subs	r3, r1, r3
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	b2db      	uxtb	r3, r3
 800125e:	4413      	add	r3, r2
 8001260:	b2db      	uxtb	r3, r3
 8001262:	3330      	adds	r3, #48	; 0x30
 8001264:	b2da      	uxtb	r2, r3
 8001266:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <Request_return_system_state+0x1e4>)
 8001268:	709a      	strb	r2, [r3, #2]
 800126a:	e197      	b.n	800159c <Request_return_system_state+0x4e8>
 800126c:	20002344 	.word	0x20002344
 8001270:	20000034 	.word	0x20000034
 8001274:	20002346 	.word	0x20002346
 8001278:	51eb851f 	.word	0x51eb851f
 800127c:	20000060 	.word	0x20000060
 8001280:	66666667 	.word	0x66666667
 8001284:	cccccccd 	.word	0xcccccccd
 8001288:	20002348 	.word	0x20002348
 800128c:	20000064 	.word	0x20000064
 8001290:	2000233d 	.word	0x2000233d
 8001294:	20000058 	.word	0x20000058
 8001298:	20000068 	.word	0x20000068
 800129c:	20002342 	.word	0x20002342
			}


		}
		// emergency mode
		else if(set_or_ret_sys_state[3] == 'E'){
 80012a0:	4b51      	ldr	r3, [pc, #324]	; (80013e8 <Request_return_system_state+0x334>)
 80012a2:	78db      	ldrb	r3, [r3, #3]
 80012a4:	2b45      	cmp	r3, #69	; 0x45
 80012a6:	f040 80b7 	bne.w	8001418 <Request_return_system_state+0x364>

			ret_state[0] = ME_state/100 + 48 ; // hundred
 80012aa:	4b50      	ldr	r3, [pc, #320]	; (80013ec <Request_return_system_state+0x338>)
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	4a50      	ldr	r2, [pc, #320]	; (80013f0 <Request_return_system_state+0x33c>)
 80012b0:	fba2 2303 	umull	r2, r3, r2, r3
 80012b4:	095b      	lsrs	r3, r3, #5
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	3330      	adds	r3, #48	; 0x30
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	4b4d      	ldr	r3, [pc, #308]	; (80013f4 <Request_return_system_state+0x340>)
 80012c0:	701a      	strb	r2, [r3, #0]
			ret_state[1] = (ME_state -(ME_state/100)*100)/10 + 48 ; //tens
 80012c2:	4b4a      	ldr	r3, [pc, #296]	; (80013ec <Request_return_system_state+0x338>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	4619      	mov	r1, r3
 80012c8:	4b48      	ldr	r3, [pc, #288]	; (80013ec <Request_return_system_state+0x338>)
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	4a48      	ldr	r2, [pc, #288]	; (80013f0 <Request_return_system_state+0x33c>)
 80012ce:	fba2 2303 	umull	r2, r3, r2, r3
 80012d2:	095b      	lsrs	r3, r3, #5
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	461a      	mov	r2, r3
 80012d8:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80012dc:	fb02 f303 	mul.w	r3, r2, r3
 80012e0:	440b      	add	r3, r1
 80012e2:	4a45      	ldr	r2, [pc, #276]	; (80013f8 <Request_return_system_state+0x344>)
 80012e4:	fb82 1203 	smull	r1, r2, r2, r3
 80012e8:	1092      	asrs	r2, r2, #2
 80012ea:	17db      	asrs	r3, r3, #31
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	3330      	adds	r3, #48	; 0x30
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	4b3f      	ldr	r3, [pc, #252]	; (80013f4 <Request_return_system_state+0x340>)
 80012f6:	705a      	strb	r2, [r3, #1]
			ret_state[2] = (ME_state - (ME_state/10)*10) + 48 ;  //units
 80012f8:	4b3c      	ldr	r3, [pc, #240]	; (80013ec <Request_return_system_state+0x338>)
 80012fa:	881b      	ldrh	r3, [r3, #0]
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4b3b      	ldr	r3, [pc, #236]	; (80013ec <Request_return_system_state+0x338>)
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	493e      	ldr	r1, [pc, #248]	; (80013fc <Request_return_system_state+0x348>)
 8001304:	fba1 1303 	umull	r1, r3, r1, r3
 8001308:	08db      	lsrs	r3, r3, #3
 800130a:	b29b      	uxth	r3, r3
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4619      	mov	r1, r3
 8001310:	0149      	lsls	r1, r1, #5
 8001312:	1ac9      	subs	r1, r1, r3
 8001314:	0089      	lsls	r1, r1, #2
 8001316:	1acb      	subs	r3, r1, r3
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	b2db      	uxtb	r3, r3
 800131c:	4413      	add	r3, r2
 800131e:	b2db      	uxtb	r3, r3
 8001320:	3330      	adds	r3, #48	; 0x30
 8001322:	b2da      	uxtb	r2, r3
 8001324:	4b33      	ldr	r3, [pc, #204]	; (80013f4 <Request_return_system_state+0x340>)
 8001326:	709a      	strb	r2, [r3, #2]

			ret_param1[0] = ME_param1/100 + 48 ; // hundred
 8001328:	4b35      	ldr	r3, [pc, #212]	; (8001400 <Request_return_system_state+0x34c>)
 800132a:	881b      	ldrh	r3, [r3, #0]
 800132c:	4a30      	ldr	r2, [pc, #192]	; (80013f0 <Request_return_system_state+0x33c>)
 800132e:	fba2 2303 	umull	r2, r3, r2, r3
 8001332:	095b      	lsrs	r3, r3, #5
 8001334:	b29b      	uxth	r3, r3
 8001336:	b2db      	uxtb	r3, r3
 8001338:	3330      	adds	r3, #48	; 0x30
 800133a:	b2da      	uxtb	r2, r3
 800133c:	4b31      	ldr	r3, [pc, #196]	; (8001404 <Request_return_system_state+0x350>)
 800133e:	701a      	strb	r2, [r3, #0]
			ret_param1[1] = (ME_param1 -(ME_param1/100)*100)/10 + 48 ; //tens
 8001340:	4b2f      	ldr	r3, [pc, #188]	; (8001400 <Request_return_system_state+0x34c>)
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	4619      	mov	r1, r3
 8001346:	4b2e      	ldr	r3, [pc, #184]	; (8001400 <Request_return_system_state+0x34c>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	4a29      	ldr	r2, [pc, #164]	; (80013f0 <Request_return_system_state+0x33c>)
 800134c:	fba2 2303 	umull	r2, r3, r2, r3
 8001350:	095b      	lsrs	r3, r3, #5
 8001352:	b29b      	uxth	r3, r3
 8001354:	461a      	mov	r2, r3
 8001356:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800135a:	fb02 f303 	mul.w	r3, r2, r3
 800135e:	440b      	add	r3, r1
 8001360:	4a25      	ldr	r2, [pc, #148]	; (80013f8 <Request_return_system_state+0x344>)
 8001362:	fb82 1203 	smull	r1, r2, r2, r3
 8001366:	1092      	asrs	r2, r2, #2
 8001368:	17db      	asrs	r3, r3, #31
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	b2db      	uxtb	r3, r3
 800136e:	3330      	adds	r3, #48	; 0x30
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b24      	ldr	r3, [pc, #144]	; (8001404 <Request_return_system_state+0x350>)
 8001374:	705a      	strb	r2, [r3, #1]
			ret_param1[2] = (ME_param1 - (ME_param1/10)*10) + 48 ;  //units
 8001376:	4b22      	ldr	r3, [pc, #136]	; (8001400 <Request_return_system_state+0x34c>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	b2da      	uxtb	r2, r3
 800137c:	4b20      	ldr	r3, [pc, #128]	; (8001400 <Request_return_system_state+0x34c>)
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	491e      	ldr	r1, [pc, #120]	; (80013fc <Request_return_system_state+0x348>)
 8001382:	fba1 1303 	umull	r1, r3, r1, r3
 8001386:	08db      	lsrs	r3, r3, #3
 8001388:	b29b      	uxth	r3, r3
 800138a:	b2db      	uxtb	r3, r3
 800138c:	4619      	mov	r1, r3
 800138e:	0149      	lsls	r1, r1, #5
 8001390:	1ac9      	subs	r1, r1, r3
 8001392:	0089      	lsls	r1, r1, #2
 8001394:	1acb      	subs	r3, r1, r3
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	b2db      	uxtb	r3, r3
 800139a:	4413      	add	r3, r2
 800139c:	b2db      	uxtb	r3, r3
 800139e:	3330      	adds	r3, #48	; 0x30
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	4b18      	ldr	r3, [pc, #96]	; (8001404 <Request_return_system_state+0x350>)
 80013a4:	709a      	strb	r2, [r3, #2]

			// check whether param2 was 0 OR CUSTOM morse message recvd
			if(strcmp(ME_param2, "000") == 0){
 80013a6:	4918      	ldr	r1, [pc, #96]	; (8001408 <Request_return_system_state+0x354>)
 80013a8:	4818      	ldr	r0, [pc, #96]	; (800140c <Request_return_system_state+0x358>)
 80013aa:	f7fe ff19 	bl	80001e0 <strcmp>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d10c      	bne.n	80013ce <Request_return_system_state+0x31a>

				ret_param2[0] = ME_param2[0];
 80013b4:	4b15      	ldr	r3, [pc, #84]	; (800140c <Request_return_system_state+0x358>)
 80013b6:	781a      	ldrb	r2, [r3, #0]
 80013b8:	4b15      	ldr	r3, [pc, #84]	; (8001410 <Request_return_system_state+0x35c>)
 80013ba:	701a      	strb	r2, [r3, #0]
				ret_param2[1] = ME_param2[1] ;
 80013bc:	4b13      	ldr	r3, [pc, #76]	; (800140c <Request_return_system_state+0x358>)
 80013be:	785a      	ldrb	r2, [r3, #1]
 80013c0:	4b13      	ldr	r3, [pc, #76]	; (8001410 <Request_return_system_state+0x35c>)
 80013c2:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = ME_param2[2] ;
 80013c4:	4b11      	ldr	r3, [pc, #68]	; (800140c <Request_return_system_state+0x358>)
 80013c6:	789a      	ldrb	r2, [r3, #2]
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <Request_return_system_state+0x35c>)
 80013ca:	709a      	strb	r2, [r3, #2]
 80013cc:	e0e6      	b.n	800159c <Request_return_system_state+0x4e8>

			}else{
				ret_param2[0] = Custom_Morse_Msg[0];
 80013ce:	4b11      	ldr	r3, [pc, #68]	; (8001414 <Request_return_system_state+0x360>)
 80013d0:	781a      	ldrb	r2, [r3, #0]
 80013d2:	4b0f      	ldr	r3, [pc, #60]	; (8001410 <Request_return_system_state+0x35c>)
 80013d4:	701a      	strb	r2, [r3, #0]
				ret_param2[1] = Custom_Morse_Msg[1] ;
 80013d6:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <Request_return_system_state+0x360>)
 80013d8:	785a      	ldrb	r2, [r3, #1]
 80013da:	4b0d      	ldr	r3, [pc, #52]	; (8001410 <Request_return_system_state+0x35c>)
 80013dc:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = Custom_Morse_Msg[2] ;
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <Request_return_system_state+0x360>)
 80013e0:	789a      	ldrb	r2, [r3, #2]
 80013e2:	4b0b      	ldr	r3, [pc, #44]	; (8001410 <Request_return_system_state+0x35c>)
 80013e4:	709a      	strb	r2, [r3, #2]
 80013e6:	e0d9      	b.n	800159c <Request_return_system_state+0x4e8>
 80013e8:	20000034 	.word	0x20000034
 80013ec:	2000234a 	.word	0x2000234a
 80013f0:	51eb851f 	.word	0x51eb851f
 80013f4:	20000060 	.word	0x20000060
 80013f8:	66666667 	.word	0x66666667
 80013fc:	cccccccd 	.word	0xcccccccd
 8001400:	2000234c 	.word	0x2000234c
 8001404:	20000064 	.word	0x20000064
 8001408:	0800a28c 	.word	0x0800a28c
 800140c:	2000005c 	.word	0x2000005c
 8001410:	20000068 	.word	0x20000068
 8001414:	20000054 	.word	0x20000054
			}

		}
		// mood mode
		else{
			if(set_or_ret_sys_state[3] == 'M'){
 8001418:	4baa      	ldr	r3, [pc, #680]	; (80016c4 <Request_return_system_state+0x610>)
 800141a:	78db      	ldrb	r3, [r3, #3]
 800141c:	2b4d      	cmp	r3, #77	; 0x4d
 800141e:	f040 80bd 	bne.w	800159c <Request_return_system_state+0x4e8>

				ret_state[0] = MM_state/100 + 48 ; // hundred
 8001422:	4ba9      	ldr	r3, [pc, #676]	; (80016c8 <Request_return_system_state+0x614>)
 8001424:	881b      	ldrh	r3, [r3, #0]
 8001426:	4aa9      	ldr	r2, [pc, #676]	; (80016cc <Request_return_system_state+0x618>)
 8001428:	fba2 2303 	umull	r2, r3, r2, r3
 800142c:	095b      	lsrs	r3, r3, #5
 800142e:	b29b      	uxth	r3, r3
 8001430:	b2db      	uxtb	r3, r3
 8001432:	3330      	adds	r3, #48	; 0x30
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4ba6      	ldr	r3, [pc, #664]	; (80016d0 <Request_return_system_state+0x61c>)
 8001438:	701a      	strb	r2, [r3, #0]
				ret_state[1] = (MM_state -(MM_state/100)*100)/10 + 48 ; //tens
 800143a:	4ba3      	ldr	r3, [pc, #652]	; (80016c8 <Request_return_system_state+0x614>)
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	4619      	mov	r1, r3
 8001440:	4ba1      	ldr	r3, [pc, #644]	; (80016c8 <Request_return_system_state+0x614>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	4aa1      	ldr	r2, [pc, #644]	; (80016cc <Request_return_system_state+0x618>)
 8001446:	fba2 2303 	umull	r2, r3, r2, r3
 800144a:	095b      	lsrs	r3, r3, #5
 800144c:	b29b      	uxth	r3, r3
 800144e:	461a      	mov	r2, r3
 8001450:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001454:	fb02 f303 	mul.w	r3, r2, r3
 8001458:	440b      	add	r3, r1
 800145a:	4a9e      	ldr	r2, [pc, #632]	; (80016d4 <Request_return_system_state+0x620>)
 800145c:	fb82 1203 	smull	r1, r2, r2, r3
 8001460:	1092      	asrs	r2, r2, #2
 8001462:	17db      	asrs	r3, r3, #31
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	b2db      	uxtb	r3, r3
 8001468:	3330      	adds	r3, #48	; 0x30
 800146a:	b2da      	uxtb	r2, r3
 800146c:	4b98      	ldr	r3, [pc, #608]	; (80016d0 <Request_return_system_state+0x61c>)
 800146e:	705a      	strb	r2, [r3, #1]
				ret_state[2] = (MM_state - (MM_state/10)*10) + 48 ;  //units
 8001470:	4b95      	ldr	r3, [pc, #596]	; (80016c8 <Request_return_system_state+0x614>)
 8001472:	881b      	ldrh	r3, [r3, #0]
 8001474:	b2da      	uxtb	r2, r3
 8001476:	4b94      	ldr	r3, [pc, #592]	; (80016c8 <Request_return_system_state+0x614>)
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	4997      	ldr	r1, [pc, #604]	; (80016d8 <Request_return_system_state+0x624>)
 800147c:	fba1 1303 	umull	r1, r3, r1, r3
 8001480:	08db      	lsrs	r3, r3, #3
 8001482:	b29b      	uxth	r3, r3
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4619      	mov	r1, r3
 8001488:	0149      	lsls	r1, r1, #5
 800148a:	1ac9      	subs	r1, r1, r3
 800148c:	0089      	lsls	r1, r1, #2
 800148e:	1acb      	subs	r3, r1, r3
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	b2db      	uxtb	r3, r3
 8001494:	4413      	add	r3, r2
 8001496:	b2db      	uxtb	r3, r3
 8001498:	3330      	adds	r3, #48	; 0x30
 800149a:	b2da      	uxtb	r2, r3
 800149c:	4b8c      	ldr	r3, [pc, #560]	; (80016d0 <Request_return_system_state+0x61c>)
 800149e:	709a      	strb	r2, [r3, #2]

				ret_param1[0] = MM_param1/100 + 48 ; // hundred
 80014a0:	4b8e      	ldr	r3, [pc, #568]	; (80016dc <Request_return_system_state+0x628>)
 80014a2:	881b      	ldrh	r3, [r3, #0]
 80014a4:	4a89      	ldr	r2, [pc, #548]	; (80016cc <Request_return_system_state+0x618>)
 80014a6:	fba2 2303 	umull	r2, r3, r2, r3
 80014aa:	095b      	lsrs	r3, r3, #5
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	3330      	adds	r3, #48	; 0x30
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	4b8a      	ldr	r3, [pc, #552]	; (80016e0 <Request_return_system_state+0x62c>)
 80014b6:	701a      	strb	r2, [r3, #0]
				ret_param1[1] = (MM_param1 -(MM_param1/100)*100)/10 + 48 ; //tens
 80014b8:	4b88      	ldr	r3, [pc, #544]	; (80016dc <Request_return_system_state+0x628>)
 80014ba:	881b      	ldrh	r3, [r3, #0]
 80014bc:	4619      	mov	r1, r3
 80014be:	4b87      	ldr	r3, [pc, #540]	; (80016dc <Request_return_system_state+0x628>)
 80014c0:	881b      	ldrh	r3, [r3, #0]
 80014c2:	4a82      	ldr	r2, [pc, #520]	; (80016cc <Request_return_system_state+0x618>)
 80014c4:	fba2 2303 	umull	r2, r3, r2, r3
 80014c8:	095b      	lsrs	r3, r3, #5
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	461a      	mov	r2, r3
 80014ce:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80014d2:	fb02 f303 	mul.w	r3, r2, r3
 80014d6:	440b      	add	r3, r1
 80014d8:	4a7e      	ldr	r2, [pc, #504]	; (80016d4 <Request_return_system_state+0x620>)
 80014da:	fb82 1203 	smull	r1, r2, r2, r3
 80014de:	1092      	asrs	r2, r2, #2
 80014e0:	17db      	asrs	r3, r3, #31
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	3330      	adds	r3, #48	; 0x30
 80014e8:	b2da      	uxtb	r2, r3
 80014ea:	4b7d      	ldr	r3, [pc, #500]	; (80016e0 <Request_return_system_state+0x62c>)
 80014ec:	705a      	strb	r2, [r3, #1]
				ret_param1[2] = (MM_param1 - (MM_param1/10)*10) + 48 ;  //units
 80014ee:	4b7b      	ldr	r3, [pc, #492]	; (80016dc <Request_return_system_state+0x628>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	4b79      	ldr	r3, [pc, #484]	; (80016dc <Request_return_system_state+0x628>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	4977      	ldr	r1, [pc, #476]	; (80016d8 <Request_return_system_state+0x624>)
 80014fa:	fba1 1303 	umull	r1, r3, r1, r3
 80014fe:	08db      	lsrs	r3, r3, #3
 8001500:	b29b      	uxth	r3, r3
 8001502:	b2db      	uxtb	r3, r3
 8001504:	4619      	mov	r1, r3
 8001506:	0149      	lsls	r1, r1, #5
 8001508:	1ac9      	subs	r1, r1, r3
 800150a:	0089      	lsls	r1, r1, #2
 800150c:	1acb      	subs	r3, r1, r3
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	4413      	add	r3, r2
 8001514:	b2db      	uxtb	r3, r3
 8001516:	3330      	adds	r3, #48	; 0x30
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4b71      	ldr	r3, [pc, #452]	; (80016e0 <Request_return_system_state+0x62c>)
 800151c:	709a      	strb	r2, [r3, #2]

				ret_param2[0] = MM_param2/100 + 48 ; // hundred
 800151e:	4b71      	ldr	r3, [pc, #452]	; (80016e4 <Request_return_system_state+0x630>)
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	4a6a      	ldr	r2, [pc, #424]	; (80016cc <Request_return_system_state+0x618>)
 8001524:	fba2 2303 	umull	r2, r3, r2, r3
 8001528:	095b      	lsrs	r3, r3, #5
 800152a:	b29b      	uxth	r3, r3
 800152c:	b2db      	uxtb	r3, r3
 800152e:	3330      	adds	r3, #48	; 0x30
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4b6d      	ldr	r3, [pc, #436]	; (80016e8 <Request_return_system_state+0x634>)
 8001534:	701a      	strb	r2, [r3, #0]
				ret_param2[1] = (MM_param2 -(MM_param2/100)*100)/10 + 48 ; //tens
 8001536:	4b6b      	ldr	r3, [pc, #428]	; (80016e4 <Request_return_system_state+0x630>)
 8001538:	881b      	ldrh	r3, [r3, #0]
 800153a:	4619      	mov	r1, r3
 800153c:	4b69      	ldr	r3, [pc, #420]	; (80016e4 <Request_return_system_state+0x630>)
 800153e:	881b      	ldrh	r3, [r3, #0]
 8001540:	4a62      	ldr	r2, [pc, #392]	; (80016cc <Request_return_system_state+0x618>)
 8001542:	fba2 2303 	umull	r2, r3, r2, r3
 8001546:	095b      	lsrs	r3, r3, #5
 8001548:	b29b      	uxth	r3, r3
 800154a:	461a      	mov	r2, r3
 800154c:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001550:	fb02 f303 	mul.w	r3, r2, r3
 8001554:	440b      	add	r3, r1
 8001556:	4a5f      	ldr	r2, [pc, #380]	; (80016d4 <Request_return_system_state+0x620>)
 8001558:	fb82 1203 	smull	r1, r2, r2, r3
 800155c:	1092      	asrs	r2, r2, #2
 800155e:	17db      	asrs	r3, r3, #31
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	b2db      	uxtb	r3, r3
 8001564:	3330      	adds	r3, #48	; 0x30
 8001566:	b2da      	uxtb	r2, r3
 8001568:	4b5f      	ldr	r3, [pc, #380]	; (80016e8 <Request_return_system_state+0x634>)
 800156a:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = (MM_param2 - (MM_param2/10)*10) + 48 ;  //units
 800156c:	4b5d      	ldr	r3, [pc, #372]	; (80016e4 <Request_return_system_state+0x630>)
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	b2da      	uxtb	r2, r3
 8001572:	4b5c      	ldr	r3, [pc, #368]	; (80016e4 <Request_return_system_state+0x630>)
 8001574:	881b      	ldrh	r3, [r3, #0]
 8001576:	4958      	ldr	r1, [pc, #352]	; (80016d8 <Request_return_system_state+0x624>)
 8001578:	fba1 1303 	umull	r1, r3, r1, r3
 800157c:	08db      	lsrs	r3, r3, #3
 800157e:	b29b      	uxth	r3, r3
 8001580:	b2db      	uxtb	r3, r3
 8001582:	4619      	mov	r1, r3
 8001584:	0149      	lsls	r1, r1, #5
 8001586:	1ac9      	subs	r1, r1, r3
 8001588:	0089      	lsls	r1, r1, #2
 800158a:	1acb      	subs	r3, r1, r3
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4413      	add	r3, r2
 8001592:	b2db      	uxtb	r3, r3
 8001594:	3330      	adds	r3, #48	; 0x30
 8001596:	b2da      	uxtb	r2, r3
 8001598:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <Request_return_system_state+0x634>)
 800159a:	709a      	strb	r2, [r3, #2]

			}
		}

		// construct message to return
		for(int i = 0; i<19  ; i++){
 800159c:	2300      	movs	r3, #0
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	e0cc      	b.n	800173c <Request_return_system_state+0x688>
			switch(i){
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b12      	cmp	r3, #18
 80015a6:	f200 80c5 	bhi.w	8001734 <Request_return_system_state+0x680>
 80015aa:	a201      	add	r2, pc, #4	; (adr r2, 80015b0 <Request_return_system_state+0x4fc>)
 80015ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b0:	080015fd 	.word	0x080015fd
 80015b4:	08001609 	.word	0x08001609
 80015b8:	08001615 	.word	0x08001615
 80015bc:	08001621 	.word	0x08001621
 80015c0:	08001631 	.word	0x08001631
 80015c4:	0800163d 	.word	0x0800163d
 80015c8:	0800164d 	.word	0x0800164d
 80015cc:	0800165d 	.word	0x0800165d
 80015d0:	0800166d 	.word	0x0800166d
 80015d4:	08001679 	.word	0x08001679
 80015d8:	08001689 	.word	0x08001689
 80015dc:	08001699 	.word	0x08001699
 80015e0:	080016a9 	.word	0x080016a9
 80015e4:	080016b5 	.word	0x080016b5
 80015e8:	080016f1 	.word	0x080016f1
 80015ec:	08001701 	.word	0x08001701
 80015f0:	08001711 	.word	0x08001711
 80015f4:	0800171d 	.word	0x0800171d
 80015f8:	08001729 	.word	0x08001729
			case 0:
				value[i] ='#';
 80015fc:	4a3b      	ldr	r2, [pc, #236]	; (80016ec <Request_return_system_state+0x638>)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4413      	add	r3, r2
 8001602:	2223      	movs	r2, #35	; 0x23
 8001604:	701a      	strb	r2, [r3, #0]

				break ;
 8001606:	e096      	b.n	8001736 <Request_return_system_state+0x682>
			case 1:
				value[i] = ':' ;
 8001608:	4a38      	ldr	r2, [pc, #224]	; (80016ec <Request_return_system_state+0x638>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	223a      	movs	r2, #58	; 0x3a
 8001610:	701a      	strb	r2, [r3, #0]

				break ;
 8001612:	e090      	b.n	8001736 <Request_return_system_state+0x682>
			case 2:
				value[i] = 'M';
 8001614:	4a35      	ldr	r2, [pc, #212]	; (80016ec <Request_return_system_state+0x638>)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	224d      	movs	r2, #77	; 0x4d
 800161c:	701a      	strb	r2, [r3, #0]

			break ;
 800161e:	e08a      	b.n	8001736 <Request_return_system_state+0x682>

			case 3:
				value[i] = set_or_ret_sys_state[3];
 8001620:	4b28      	ldr	r3, [pc, #160]	; (80016c4 <Request_return_system_state+0x610>)
 8001622:	78d9      	ldrb	r1, [r3, #3]
 8001624:	4a31      	ldr	r2, [pc, #196]	; (80016ec <Request_return_system_state+0x638>)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	460a      	mov	r2, r1
 800162c:	701a      	strb	r2, [r3, #0]

				break ;
 800162e:	e082      	b.n	8001736 <Request_return_system_state+0x682>
			case 4:
				value[i] = ':';
 8001630:	4a2e      	ldr	r2, [pc, #184]	; (80016ec <Request_return_system_state+0x638>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4413      	add	r3, r2
 8001636:	223a      	movs	r2, #58	; 0x3a
 8001638:	701a      	strb	r2, [r3, #0]

				break ;
 800163a:	e07c      	b.n	8001736 <Request_return_system_state+0x682>
			case 5:
				value[i] = ret_state[0];
 800163c:	4b24      	ldr	r3, [pc, #144]	; (80016d0 <Request_return_system_state+0x61c>)
 800163e:	7819      	ldrb	r1, [r3, #0]
 8001640:	4a2a      	ldr	r2, [pc, #168]	; (80016ec <Request_return_system_state+0x638>)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4413      	add	r3, r2
 8001646:	460a      	mov	r2, r1
 8001648:	701a      	strb	r2, [r3, #0]

			break ;
 800164a:	e074      	b.n	8001736 <Request_return_system_state+0x682>

			case 6:
				value[i] = ret_state[1];
 800164c:	4b20      	ldr	r3, [pc, #128]	; (80016d0 <Request_return_system_state+0x61c>)
 800164e:	7859      	ldrb	r1, [r3, #1]
 8001650:	4a26      	ldr	r2, [pc, #152]	; (80016ec <Request_return_system_state+0x638>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	460a      	mov	r2, r1
 8001658:	701a      	strb	r2, [r3, #0]

				break ;
 800165a:	e06c      	b.n	8001736 <Request_return_system_state+0x682>
			case 7:
				value[i] = ret_state[2];
 800165c:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <Request_return_system_state+0x61c>)
 800165e:	7899      	ldrb	r1, [r3, #2]
 8001660:	4a22      	ldr	r2, [pc, #136]	; (80016ec <Request_return_system_state+0x638>)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4413      	add	r3, r2
 8001666:	460a      	mov	r2, r1
 8001668:	701a      	strb	r2, [r3, #0]

				break ;
 800166a:	e064      	b.n	8001736 <Request_return_system_state+0x682>
			case 8:
				value[i] =  ':';
 800166c:	4a1f      	ldr	r2, [pc, #124]	; (80016ec <Request_return_system_state+0x638>)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	223a      	movs	r2, #58	; 0x3a
 8001674:	701a      	strb	r2, [r3, #0]

			break ;
 8001676:	e05e      	b.n	8001736 <Request_return_system_state+0x682>

			case 9:
				value[i] = ret_param1[0];
 8001678:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <Request_return_system_state+0x62c>)
 800167a:	7819      	ldrb	r1, [r3, #0]
 800167c:	4a1b      	ldr	r2, [pc, #108]	; (80016ec <Request_return_system_state+0x638>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	460a      	mov	r2, r1
 8001684:	701a      	strb	r2, [r3, #0]

				break ;
 8001686:	e056      	b.n	8001736 <Request_return_system_state+0x682>
			case 10:
				value[i] = ret_param1[1];
 8001688:	4b15      	ldr	r3, [pc, #84]	; (80016e0 <Request_return_system_state+0x62c>)
 800168a:	7859      	ldrb	r1, [r3, #1]
 800168c:	4a17      	ldr	r2, [pc, #92]	; (80016ec <Request_return_system_state+0x638>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	460a      	mov	r2, r1
 8001694:	701a      	strb	r2, [r3, #0]

				break ;
 8001696:	e04e      	b.n	8001736 <Request_return_system_state+0x682>
			case 11:
				value[i] = ret_param1[2];
 8001698:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <Request_return_system_state+0x62c>)
 800169a:	7899      	ldrb	r1, [r3, #2]
 800169c:	4a13      	ldr	r2, [pc, #76]	; (80016ec <Request_return_system_state+0x638>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	460a      	mov	r2, r1
 80016a4:	701a      	strb	r2, [r3, #0]

			break ;
 80016a6:	e046      	b.n	8001736 <Request_return_system_state+0x682>

			case 12:
				value[i] = ':';
 80016a8:	4a10      	ldr	r2, [pc, #64]	; (80016ec <Request_return_system_state+0x638>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	223a      	movs	r2, #58	; 0x3a
 80016b0:	701a      	strb	r2, [r3, #0]

				break ;
 80016b2:	e040      	b.n	8001736 <Request_return_system_state+0x682>
			case 13:
				value[i] = ret_param2[0];
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <Request_return_system_state+0x634>)
 80016b6:	7819      	ldrb	r1, [r3, #0]
 80016b8:	4a0c      	ldr	r2, [pc, #48]	; (80016ec <Request_return_system_state+0x638>)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4413      	add	r3, r2
 80016be:	460a      	mov	r2, r1
 80016c0:	701a      	strb	r2, [r3, #0]

				break ;
 80016c2:	e038      	b.n	8001736 <Request_return_system_state+0x682>
 80016c4:	20000034 	.word	0x20000034
 80016c8:	2000234e 	.word	0x2000234e
 80016cc:	51eb851f 	.word	0x51eb851f
 80016d0:	20000060 	.word	0x20000060
 80016d4:	66666667 	.word	0x66666667
 80016d8:	cccccccd 	.word	0xcccccccd
 80016dc:	20002350 	.word	0x20002350
 80016e0:	20000064 	.word	0x20000064
 80016e4:	20002352 	.word	0x20002352
 80016e8:	20000068 	.word	0x20000068
 80016ec:	20002354 	.word	0x20002354
			case 14:
				value[i] = ret_param2[1];
 80016f0:	4b1a      	ldr	r3, [pc, #104]	; (800175c <Request_return_system_state+0x6a8>)
 80016f2:	7859      	ldrb	r1, [r3, #1]
 80016f4:	4a1a      	ldr	r2, [pc, #104]	; (8001760 <Request_return_system_state+0x6ac>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	460a      	mov	r2, r1
 80016fc:	701a      	strb	r2, [r3, #0]

				break ;
 80016fe:	e01a      	b.n	8001736 <Request_return_system_state+0x682>

			case 15:
				value[i] = ret_param2[2];
 8001700:	4b16      	ldr	r3, [pc, #88]	; (800175c <Request_return_system_state+0x6a8>)
 8001702:	7899      	ldrb	r1, [r3, #2]
 8001704:	4a16      	ldr	r2, [pc, #88]	; (8001760 <Request_return_system_state+0x6ac>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	460a      	mov	r2, r1
 800170c:	701a      	strb	r2, [r3, #0]

				break ;
 800170e:	e012      	b.n	8001736 <Request_return_system_state+0x682>
			case 16:
				value[i] = ':';
 8001710:	4a13      	ldr	r2, [pc, #76]	; (8001760 <Request_return_system_state+0x6ac>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	223a      	movs	r2, #58	; 0x3a
 8001718:	701a      	strb	r2, [r3, #0]

					break ;
 800171a:	e00c      	b.n	8001736 <Request_return_system_state+0x682>
			case 17:
				value[i] = '$';
 800171c:	4a10      	ldr	r2, [pc, #64]	; (8001760 <Request_return_system_state+0x6ac>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	2224      	movs	r2, #36	; 0x24
 8001724:	701a      	strb	r2, [r3, #0]

				break ;
 8001726:	e006      	b.n	8001736 <Request_return_system_state+0x682>
			case 18:
				value[i] = '\n' ;
 8001728:	4a0d      	ldr	r2, [pc, #52]	; (8001760 <Request_return_system_state+0x6ac>)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	220a      	movs	r2, #10
 8001730:	701a      	strb	r2, [r3, #0]
				break;
 8001732:	e000      	b.n	8001736 <Request_return_system_state+0x682>

			default:
				break;
 8001734:	bf00      	nop
		for(int i = 0; i<19  ; i++){
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	3301      	adds	r3, #1
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b12      	cmp	r3, #18
 8001740:	f77f af2f 	ble.w	80015a2 <Request_return_system_state+0x4ee>

			}
		}

		HAL_UART_Transmit_IT(&huart2, (uint8_t*)value, 19) ;
 8001744:	2213      	movs	r2, #19
 8001746:	4906      	ldr	r1, [pc, #24]	; (8001760 <Request_return_system_state+0x6ac>)
 8001748:	4806      	ldr	r0, [pc, #24]	; (8001764 <Request_return_system_state+0x6b0>)
 800174a:	f005 ff6b 	bl	8007624 <HAL_UART_Transmit_IT>



		READ_SYS = 0 ;
 800174e:	4b06      	ldr	r3, [pc, #24]	; (8001768 <Request_return_system_state+0x6b4>)
 8001750:	2200      	movs	r2, #0
 8001752:	701a      	strb	r2, [r3, #0]
	}
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000068 	.word	0x20000068
 8001760:	20002354 	.word	0x20002354
 8001764:	20000270 	.word	0x20000270
 8001768:	20002344 	.word	0x20002344

0800176c <ascii_to_morse>:

void ascii_to_morse(char *str) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b0b4      	sub	sp, #208	; 0xd0
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
    int i;
    char *morse[] = {".-", "-...", "-.-.", "-..", ".", "..-.", "--.", "....", "..", ".---",
 8001774:	4a97      	ldr	r2, [pc, #604]	; (80019d4 <ascii_to_morse+0x268>)
 8001776:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800177a:	4611      	mov	r1, r2
 800177c:	2290      	movs	r2, #144	; 0x90
 800177e:	4618      	mov	r0, r3
 8001780:	f007 fa84 	bl	8008c8c <memcpy>
                     "...--", "....-", ".....", "-....", "--...", "---..", "----."};
    char c;

   // char temp[18] ;
    //char tempMorse[10] ;
    char MorseChar1[10] ={};
 8001784:	2300      	movs	r3, #0
 8001786:	623b      	str	r3, [r7, #32]
 8001788:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	809a      	strh	r2, [r3, #4]
    char MorseChar2[10] ={};
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	f107 0318 	add.w	r3, r7, #24
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	809a      	strh	r2, [r3, #4]
    char MorseChar3[10] ={} ;
 80017a0:	2300      	movs	r3, #0
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	f107 030c 	add.w	r3, r7, #12
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	809a      	strh	r2, [r3, #4]
    int tempLenByte2 ;
    int tempLenByte3 ;

    //int len ;

    for (i = 0; i < strlen(str); i++) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80017b4:	e0ff      	b.n	80019b6 <ascii_to_morse+0x24a>
        c = toupper(str[i]); // convert to uppercase for simplicity
 80017b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 80017c4:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80017c8:	3301      	adds	r3, #1
 80017ca:	4a83      	ldr	r2, [pc, #524]	; (80019d8 <ascii_to_morse+0x26c>)
 80017cc:	4413      	add	r3, r2
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	f003 0303 	and.w	r3, r3, #3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d103      	bne.n	80017e0 <ascii_to_morse+0x74>
 80017d8:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80017dc:	3b20      	subs	r3, #32
 80017de:	e001      	b.n	80017e4 <ascii_to_morse+0x78>
 80017e0:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80017e4:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
        if (c >= 'A' && c <= 'Z') { // convert letters
 80017e8:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80017ec:	2b40      	cmp	r3, #64	; 0x40
 80017ee:	d969      	bls.n	80018c4 <ascii_to_morse+0x158>
 80017f0:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80017f4:	2b5a      	cmp	r3, #90	; 0x5a
 80017f6:	d865      	bhi.n	80018c4 <ascii_to_morse+0x158>
            printf("%s ", morse[c - 'A']);
 80017f8:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80017fc:	3b41      	subs	r3, #65	; 0x41
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	33d0      	adds	r3, #208	; 0xd0
 8001802:	443b      	add	r3, r7
 8001804:	f853 3ca4 	ldr.w	r3, [r3, #-164]
 8001808:	4619      	mov	r1, r3
 800180a:	4874      	ldr	r0, [pc, #464]	; (80019dc <ascii_to_morse+0x270>)
 800180c:	f007 fa54 	bl	8008cb8 <iprintf>
            //length of morse char

            if(i == 0){  //character 1
 8001810:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001814:	2b00      	cmp	r3, #0
 8001816:	d117      	bne.n	8001848 <ascii_to_morse+0xdc>
                tempLenByte1 = sprintf(MorseChar1, "%s ",morse[c - 'A'] ) ;
 8001818:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 800181c:	3b41      	subs	r3, #65	; 0x41
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	33d0      	adds	r3, #208	; 0xd0
 8001822:	443b      	add	r3, r7
 8001824:	f853 2ca4 	ldr.w	r2, [r3, #-164]
 8001828:	f107 0320 	add.w	r3, r7, #32
 800182c:	496b      	ldr	r1, [pc, #428]	; (80019dc <ascii_to_morse+0x270>)
 800182e:	4618      	mov	r0, r3
 8001830:	f007 fa70 	bl	8008d14 <siprintf>
 8001834:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
                strncat(MorseOut, MorseChar1, tempLenByte1) ;
 8001838:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800183c:	f107 0320 	add.w	r3, r7, #32
 8001840:	4619      	mov	r1, r3
 8001842:	4867      	ldr	r0, [pc, #412]	; (80019e0 <ascii_to_morse+0x274>)
 8001844:	f007 fa86 	bl	8008d54 <strncat>
            }
            if(i == 1){//character 2
 8001848:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800184c:	2b01      	cmp	r3, #1
 800184e:	d117      	bne.n	8001880 <ascii_to_morse+0x114>
                tempLenByte2 = sprintf(MorseChar2, "%s ", morse[c - 'A']) ;
 8001850:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8001854:	3b41      	subs	r3, #65	; 0x41
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	33d0      	adds	r3, #208	; 0xd0
 800185a:	443b      	add	r3, r7
 800185c:	f853 2ca4 	ldr.w	r2, [r3, #-164]
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	495d      	ldr	r1, [pc, #372]	; (80019dc <ascii_to_morse+0x270>)
 8001866:	4618      	mov	r0, r3
 8001868:	f007 fa54 	bl	8008d14 <siprintf>
 800186c:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
                strncat(MorseOut, MorseChar2, tempLenByte2) ;
 8001870:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	4619      	mov	r1, r3
 800187a:	4859      	ldr	r0, [pc, #356]	; (80019e0 <ascii_to_morse+0x274>)
 800187c:	f007 fa6a 	bl	8008d54 <strncat>

            }
            if(i == 2){//character 3
 8001880:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001884:	2b02      	cmp	r3, #2
 8001886:	f040 8091 	bne.w	80019ac <ascii_to_morse+0x240>
                tempLenByte3 = sprintf(MorseChar3, "%s ", morse[c - 'A']);
 800188a:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 800188e:	3b41      	subs	r3, #65	; 0x41
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	33d0      	adds	r3, #208	; 0xd0
 8001894:	443b      	add	r3, r7
 8001896:	f853 2ca4 	ldr.w	r2, [r3, #-164]
 800189a:	f107 0308 	add.w	r3, r7, #8
 800189e:	494f      	ldr	r1, [pc, #316]	; (80019dc <ascii_to_morse+0x270>)
 80018a0:	4618      	mov	r0, r3
 80018a2:	f007 fa37 	bl	8008d14 <siprintf>
 80018a6:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
                strncat(MorseOut, MorseChar3, tempLenByte3) ;
 80018aa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80018ae:	f107 0308 	add.w	r3, r7, #8
 80018b2:	4619      	mov	r1, r3
 80018b4:	484a      	ldr	r0, [pc, #296]	; (80019e0 <ascii_to_morse+0x274>)
 80018b6:	f007 fa4d 	bl	8008d54 <strncat>

                printf("Morse Array: %s\n", MorseOut) ;
 80018ba:	4949      	ldr	r1, [pc, #292]	; (80019e0 <ascii_to_morse+0x274>)
 80018bc:	4849      	ldr	r0, [pc, #292]	; (80019e4 <ascii_to_morse+0x278>)
 80018be:	f007 f9fb 	bl	8008cb8 <iprintf>
            if(i == 2){//character 3
 80018c2:	e073      	b.n	80019ac <ascii_to_morse+0x240>
            }

        } else if (c >= '0' && c <= '9') { // convert digits
 80018c4:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80018c8:	2b2f      	cmp	r3, #47	; 0x2f
 80018ca:	d968      	bls.n	800199e <ascii_to_morse+0x232>
 80018cc:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80018d0:	2b39      	cmp	r3, #57	; 0x39
 80018d2:	d864      	bhi.n	800199e <ascii_to_morse+0x232>
            printf("%s ", morse[c - '0' + 26]);
 80018d4:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80018d8:	3b16      	subs	r3, #22
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	33d0      	adds	r3, #208	; 0xd0
 80018de:	443b      	add	r3, r7
 80018e0:	f853 3ca4 	ldr.w	r3, [r3, #-164]
 80018e4:	4619      	mov	r1, r3
 80018e6:	483d      	ldr	r0, [pc, #244]	; (80019dc <ascii_to_morse+0x270>)
 80018e8:	f007 f9e6 	bl	8008cb8 <iprintf>

            if(i == 0){  //character 1
 80018ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d117      	bne.n	8001924 <ascii_to_morse+0x1b8>
                tempLenByte1 = sprintf(MorseChar1, "%s ",morse[c - '0' + 26] ) ;
 80018f4:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80018f8:	3b16      	subs	r3, #22
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	33d0      	adds	r3, #208	; 0xd0
 80018fe:	443b      	add	r3, r7
 8001900:	f853 2ca4 	ldr.w	r2, [r3, #-164]
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	4934      	ldr	r1, [pc, #208]	; (80019dc <ascii_to_morse+0x270>)
 800190a:	4618      	mov	r0, r3
 800190c:	f007 fa02 	bl	8008d14 <siprintf>
 8001910:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

                strncat(MorseOut, MorseChar1, tempLenByte1) ;
 8001914:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001918:	f107 0320 	add.w	r3, r7, #32
 800191c:	4619      	mov	r1, r3
 800191e:	4830      	ldr	r0, [pc, #192]	; (80019e0 <ascii_to_morse+0x274>)
 8001920:	f007 fa18 	bl	8008d54 <strncat>
            }
            if(i == 1){//character 2
 8001924:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001928:	2b01      	cmp	r3, #1
 800192a:	d117      	bne.n	800195c <ascii_to_morse+0x1f0>
                tempLenByte2 = sprintf(MorseChar2, "%s ",morse[c - '0' + 26]) ;
 800192c:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8001930:	3b16      	subs	r3, #22
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	33d0      	adds	r3, #208	; 0xd0
 8001936:	443b      	add	r3, r7
 8001938:	f853 2ca4 	ldr.w	r2, [r3, #-164]
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	4926      	ldr	r1, [pc, #152]	; (80019dc <ascii_to_morse+0x270>)
 8001942:	4618      	mov	r0, r3
 8001944:	f007 f9e6 	bl	8008d14 <siprintf>
 8001948:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
                strncat(MorseOut, MorseChar2, tempLenByte2) ;
 800194c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001950:	f107 0314 	add.w	r3, r7, #20
 8001954:	4619      	mov	r1, r3
 8001956:	4822      	ldr	r0, [pc, #136]	; (80019e0 <ascii_to_morse+0x274>)
 8001958:	f007 f9fc 	bl	8008d54 <strncat>

            }
            if(i == 2){//character 3
 800195c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001960:	2b02      	cmp	r3, #2
 8001962:	d123      	bne.n	80019ac <ascii_to_morse+0x240>
                tempLenByte3 = sprintf(MorseChar3, "%s ",morse[c - '0' + 26]);
 8001964:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8001968:	3b16      	subs	r3, #22
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	33d0      	adds	r3, #208	; 0xd0
 800196e:	443b      	add	r3, r7
 8001970:	f853 2ca4 	ldr.w	r2, [r3, #-164]
 8001974:	f107 0308 	add.w	r3, r7, #8
 8001978:	4918      	ldr	r1, [pc, #96]	; (80019dc <ascii_to_morse+0x270>)
 800197a:	4618      	mov	r0, r3
 800197c:	f007 f9ca 	bl	8008d14 <siprintf>
 8001980:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
                strncat(MorseOut, MorseChar3, tempLenByte3) ;
 8001984:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001988:	f107 0308 	add.w	r3, r7, #8
 800198c:	4619      	mov	r1, r3
 800198e:	4814      	ldr	r0, [pc, #80]	; (80019e0 <ascii_to_morse+0x274>)
 8001990:	f007 f9e0 	bl	8008d54 <strncat>

                printf("Morse Array: %s\n", MorseOut) ;
 8001994:	4912      	ldr	r1, [pc, #72]	; (80019e0 <ascii_to_morse+0x274>)
 8001996:	4813      	ldr	r0, [pc, #76]	; (80019e4 <ascii_to_morse+0x278>)
 8001998:	f007 f98e 	bl	8008cb8 <iprintf>
            if(i == 2){//character 3
 800199c:	e006      	b.n	80019ac <ascii_to_morse+0x240>
            }

        } else if (c == ' ') { // word separator
 800199e:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80019a2:	2b20      	cmp	r3, #32
 80019a4:	d102      	bne.n	80019ac <ascii_to_morse+0x240>
            printf(" ");
 80019a6:	2020      	movs	r0, #32
 80019a8:	f007 f99e 	bl	8008ce8 <putchar>
    for (i = 0; i < strlen(str); i++) {
 80019ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80019b0:	3301      	adds	r3, #1
 80019b2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7fe fc1c 	bl	80001f4 <strlen>
 80019bc:	4602      	mov	r2, r0
 80019be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80019c2:	429a      	cmp	r2, r3
 80019c4:	f63f aef7 	bhi.w	80017b6 <ascii_to_morse+0x4a>
        }
    }
}
 80019c8:	bf00      	nop
 80019ca:	bf00      	nop
 80019cc:	37d0      	adds	r7, #208	; 0xd0
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	0800a2c4 	.word	0x0800a2c4
 80019d8:	0800a394 	.word	0x0800a394
 80019dc:	0800a2ac 	.word	0x0800a2ac
 80019e0:	20002324 	.word	0x20002324
 80019e4:	0800a2b0 	.word	0x0800a2b0

080019e8 <M_DOT>:

// dot
void M_DOT(){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
	htim2.Instance -> CCR1 = 512 ;
 80019ec:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <M_DOT+0x4c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f4:	635a      	str	r2, [r3, #52]	; 0x34
	if(HAL_GetTick() -  morse_current_time > time_unit){
 80019f6:	f001 fa81 	bl	8002efc <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <M_DOT+0x50>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	4a0e      	ldr	r2, [pc, #56]	; (8001a3c <M_DOT+0x54>)
 8001a04:	8812      	ldrh	r2, [r2, #0]
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d911      	bls.n	8001a2e <M_DOT+0x46>
		htim2.Instance->CCR1 = 0 ;
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	; (8001a34 <M_DOT+0x4c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	635a      	str	r2, [r3, #52]	; 0x34
		morse_current_time = HAL_GetTick() ;
 8001a12:	f001 fa73 	bl	8002efc <HAL_GetTick>
 8001a16:	4603      	mov	r3, r0
 8001a18:	4a07      	ldr	r2, [pc, #28]	; (8001a38 <M_DOT+0x50>)
 8001a1a:	6013      	str	r3, [r2, #0]

		space_in_letter = 1;
 8001a1c:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <M_DOT+0x58>)
 8001a1e:	2201      	movs	r2, #1
 8001a20:	701a      	strb	r2, [r3, #0]
		DASH = 0;
 8001a22:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <M_DOT+0x5c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
		DOT = 0;
 8001a28:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <M_DOT+0x60>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	701a      	strb	r2, [r3, #0]


	}
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	2000018c 	.word	0x2000018c
 8001a38:	2000231c 	.word	0x2000231c
 8001a3c:	20000016 	.word	0x20000016
 8001a40:	20002320 	.word	0x20002320
 8001a44:	2000001b 	.word	0x2000001b
 8001a48:	2000001a 	.word	0x2000001a

08001a4c <M_DASH>:
// dash
void M_DASH(){
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
	htim2.Instance -> CCR1 = 512 ;
 8001a50:	4b13      	ldr	r3, [pc, #76]	; (8001aa0 <M_DASH+0x54>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a58:	635a      	str	r2, [r3, #52]	; 0x34
	if(HAL_GetTick() -  morse_current_time > 3*time_unit){
 8001a5a:	f001 fa4f 	bl	8002efc <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <M_DASH+0x58>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	1ad2      	subs	r2, r2, r3
 8001a66:	4b10      	ldr	r3, [pc, #64]	; (8001aa8 <M_DASH+0x5c>)
 8001a68:	881b      	ldrh	r3, [r3, #0]
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	440b      	add	r3, r1
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d911      	bls.n	8001a9a <M_DASH+0x4e>
		htim2.Instance->CCR1 = 0 ; // read next character
 8001a76:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <M_DASH+0x54>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	635a      	str	r2, [r3, #52]	; 0x34
		morse_current_time = HAL_GetTick() ;
 8001a7e:	f001 fa3d 	bl	8002efc <HAL_GetTick>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4a07      	ldr	r2, [pc, #28]	; (8001aa4 <M_DASH+0x58>)
 8001a86:	6013      	str	r3, [r2, #0]

		space_in_letter =1 ;
 8001a88:	4b08      	ldr	r3, [pc, #32]	; (8001aac <M_DASH+0x60>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	701a      	strb	r2, [r3, #0]
		DASH = 0;
 8001a8e:	4b08      	ldr	r3, [pc, #32]	; (8001ab0 <M_DASH+0x64>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
		DOT = 0;
 8001a94:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <M_DASH+0x68>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]

	}
}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	2000018c 	.word	0x2000018c
 8001aa4:	2000231c 	.word	0x2000231c
 8001aa8:	20000016 	.word	0x20000016
 8001aac:	20002320 	.word	0x20002320
 8001ab0:	2000001b 	.word	0x2000001b
 8001ab4:	2000001a 	.word	0x2000001a

08001ab8 <M_Space_In_Letter>:
// space in letter
void M_Space_In_Letter(){
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
	if(HAL_GetTick() -  morse_current_time >time_unit){
 8001abc:	f001 fa1e 	bl	8002efc <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	4b08      	ldr	r3, [pc, #32]	; (8001ae4 <M_Space_In_Letter+0x2c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	4a07      	ldr	r2, [pc, #28]	; (8001ae8 <M_Space_In_Letter+0x30>)
 8001aca:	8812      	ldrh	r2, [r2, #0]
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d907      	bls.n	8001ae0 <M_Space_In_Letter+0x28>
		space_in_letter = 0;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <M_Space_In_Letter+0x34>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	701a      	strb	r2, [r3, #0]
		morse_current_time = HAL_GetTick() ;
 8001ad6:	f001 fa11 	bl	8002efc <HAL_GetTick>
 8001ada:	4603      	mov	r3, r0
 8001adc:	4a01      	ldr	r2, [pc, #4]	; (8001ae4 <M_Space_In_Letter+0x2c>)
 8001ade:	6013      	str	r3, [r2, #0]

	}
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	2000231c 	.word	0x2000231c
 8001ae8:	20000016 	.word	0x20000016
 8001aec:	20002320 	.word	0x20002320

08001af0 <M_Space_between_Letter>:
// space between letter
void M_Space_between_Letter(){
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	if(HAL_GetTick() -  morse_current_time > 3*time_unit){
 8001af4:	f001 fa02 	bl	8002efc <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <M_Space_between_Letter+0x34>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	1ad2      	subs	r2, r2, r3
 8001b00:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <M_Space_between_Letter+0x38>)
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	460b      	mov	r3, r1
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	440b      	add	r3, r1
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d907      	bls.n	8001b20 <M_Space_between_Letter+0x30>
		space_between_letters = 0;
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <M_Space_between_Letter+0x3c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
		morse_current_time = HAL_GetTick() ;
 8001b16:	f001 f9f1 	bl	8002efc <HAL_GetTick>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	4a01      	ldr	r2, [pc, #4]	; (8001b24 <M_Space_between_Letter+0x34>)
 8001b1e:	6013      	str	r3, [r2, #0]

	}

}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	2000231c 	.word	0x2000231c
 8001b28:	20000016 	.word	0x20000016
 8001b2c:	20000018 	.word	0x20000018

08001b30 <M_Space_Between_Words>:
// space between words
void M_Space_Between_Words(){
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	if(HAL_GetTick() -  morse_current_time > 7*time_unit){
 8001b34:	f001 f9e2 	bl	8002efc <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <M_Space_Between_Words+0x34>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	1ad2      	subs	r2, r2, r3
 8001b40:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <M_Space_Between_Words+0x38>)
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	4619      	mov	r1, r3
 8001b46:	460b      	mov	r3, r1
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	1a5b      	subs	r3, r3, r1
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d907      	bls.n	8001b60 <M_Space_Between_Words+0x30>
		// start of morse string
		space_between_words =  0;
 8001b50:	4b06      	ldr	r3, [pc, #24]	; (8001b6c <M_Space_Between_Words+0x3c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]
		morse_current_time = HAL_GetTick() ;
 8001b56:	f001 f9d1 	bl	8002efc <HAL_GetTick>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4a01      	ldr	r2, [pc, #4]	; (8001b64 <M_Space_Between_Words+0x34>)
 8001b5e:	6013      	str	r3, [r2, #0]

	}
}
 8001b60:	bf00      	nop
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	2000231c 	.word	0x2000231c
 8001b68:	20000016 	.word	0x20000016
 8001b6c:	20000019 	.word	0x20000019

08001b70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b76:	f001 f967 	bl	8002e48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b7a:	f000 fa0b 	bl	8001f94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b7e:	f000 fca3 	bl	80024c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b82:	f000 fc83 	bl	800248c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001b86:	f000 fc4f 	bl	8002428 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001b8a:	f000 fa6b 	bl	8002064 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001b8e:	f000 fad9 	bl	8002144 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b92:	f000 fb59 	bl	8002248 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001b96:	f000 fbcf 	bl	8002338 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(200);
 8001b9a:	20c8      	movs	r0, #200	; 0xc8
 8001b9c:	f001 f9ba 	bl	8002f14 <HAL_Delay>
  HAL_UART_Transmit(&huart2, studentNum, 13, 150); //transmit student number
 8001ba0:	2396      	movs	r3, #150	; 0x96
 8001ba2:	220d      	movs	r2, #13
 8001ba4:	4995      	ldr	r1, [pc, #596]	; (8001dfc <main+0x28c>)
 8001ba6:	4896      	ldr	r0, [pc, #600]	; (8001e00 <main+0x290>)
 8001ba8:	f005 fcb2 	bl	8007510 <HAL_UART_Transmit>

  HAL_UART_Receive_IT(&huart2, (uint8_t*)recvd_char, 1);
 8001bac:	2201      	movs	r2, #1
 8001bae:	4995      	ldr	r1, [pc, #596]	; (8001e04 <main+0x294>)
 8001bb0:	4893      	ldr	r0, [pc, #588]	; (8001e00 <main+0x290>)
 8001bb2:	f005 fd95 	bl	80076e0 <HAL_UART_Receive_IT>

  //Startup ADC
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, adc_buf_len) ;
 8001bb6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001bba:	4993      	ldr	r1, [pc, #588]	; (8001e08 <main+0x298>)
 8001bbc:	4893      	ldr	r0, [pc, #588]	; (8001e0c <main+0x29c>)
 8001bbe:	f001 fbdb 	bl	8003378 <HAL_ADC_Start_DMA>

  // TIM2_CH1 start PWM
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1) ;
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	4892      	ldr	r0, [pc, #584]	; (8001e10 <main+0x2a0>)
 8001bc6:	f004 fc7b 	bl	80064c0 <HAL_TIM_PWM_Start>
  // TIM2_CH4 start PWM - red LED
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) ;
 8001bca:	210c      	movs	r1, #12
 8001bcc:	4890      	ldr	r0, [pc, #576]	; (8001e10 <main+0x2a0>)
 8001bce:	f004 fc77 	bl	80064c0 <HAL_TIM_PWM_Start>
  // TIM3_CH4 start PWM - GREEN LED
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001bd2:	210c      	movs	r1, #12
 8001bd4:	488f      	ldr	r0, [pc, #572]	; (8001e14 <main+0x2a4>)
 8001bd6:	f004 fc73 	bl	80064c0 <HAL_TIM_PWM_Start>
  // TIM4_CH1 start PWM - BLUE LED
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1) ;
 8001bda:	2100      	movs	r1, #0
 8001bdc:	488e      	ldr	r0, [pc, #568]	; (8001e18 <main+0x2a8>)
 8001bde:	f004 fc6f 	bl	80064c0 <HAL_TIM_PWM_Start>

  strobe_ticks  = HAL_GetTick() ;
 8001be2:	f001 f98b 	bl	8002efc <HAL_GetTick>
 8001be6:	4603      	mov	r3, r0
 8001be8:	4a8c      	ldr	r2, [pc, #560]	; (8001e1c <main+0x2ac>)
 8001bea:	6013      	str	r3, [r2, #0]
  morse_current_time = HAL_GetTick() ;
 8001bec:	f001 f986 	bl	8002efc <HAL_GetTick>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4a8b      	ldr	r2, [pc, #556]	; (8001e20 <main+0x2b0>)
 8001bf4:	6013      	str	r3, [r2, #0]
  int readCha = 1;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Turn LED ON/OFF
	  TURN_LED_ON_OFF() ;
 8001bfa:	f7ff f801 	bl	8000c00 <TURN_LED_ON_OFF>
	  // REAS sys state
	  Request_return_system_state() ;
 8001bfe:	f7ff fa59 	bl	80010b4 <Request_return_system_state>
	  // left button press to update system state (MF -> ME -> MM)
	  system_state_update() ;
 8001c02:	f7fe ff31 	bl	8000a68 <system_state_update>
	  //run adc and capture previous snapshot of ADC value and adc movement processing
	  adc_dma_val_processing();
 8001c06:	f7fe fe9f 	bl	8000948 <adc_dma_val_processing>

	  // read UART params
	  convert_UART_state_params_to_Int() ;
 8001c0a:	f7ff f897 	bl	8000d3c <convert_UART_state_params_to_Int>

	 // system state
	 if(button_count == 0 || start_up == 1 ){
 8001c0e:	4b85      	ldr	r3, [pc, #532]	; (8001e24 <main+0x2b4>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d003      	beq.n	8001c1e <main+0xae>
 8001c16:	4b84      	ldr	r3, [pc, #528]	; (8001e28 <main+0x2b8>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d165      	bne.n	8001cea <main+0x17a>

		 start_up = 0 ; //for default MF state
 8001c1e:	4b82      	ldr	r3, [pc, #520]	; (8001e28 <main+0x2b8>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]

		 MF_mode_LED() ; // sets the corresponding mode LED
 8001c24:	f000 fcf4 	bl	8002610 <MF_mode_LED>
		 em_count=0;     // reset the emergency mode count
 8001c28:	4b80      	ldr	r3, [pc, #512]	; (8001e2c <main+0x2bc>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]
		 em_default = 1; // to re-enter the EM state
 8001c2e:	4b80      	ldr	r3, [pc, #512]	; (8001e30 <main+0x2c0>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	701a      	strb	r2, [r3, #0]

		if(LED_ON == 1){
 8001c34:	4b7f      	ldr	r3, [pc, #508]	; (8001e34 <main+0x2c4>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	f040 8099 	bne.w	8001d70 <main+0x200>
			 // if LED_ON and SLIDER MOVED -> updated LED intensity
			if(update_led_via_ADC == 1 && UART_state_update == 0){
 8001c3e:	4b7e      	ldr	r3, [pc, #504]	; (8001e38 <main+0x2c8>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d111      	bne.n	8001c6a <main+0xfa>
 8001c46:	4b7d      	ldr	r3, [pc, #500]	; (8001e3c <main+0x2cc>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d10d      	bne.n	8001c6a <main+0xfa>

				htim2.Instance->CCR1 =  LED_intensity ; // vary the duty cycle of the LED [1:512]
 8001c4e:	4b7c      	ldr	r3, [pc, #496]	; (8001e40 <main+0x2d0>)
 8001c50:	881a      	ldrh	r2, [r3, #0]
 8001c52:	4b6f      	ldr	r3, [pc, #444]	; (8001e10 <main+0x2a0>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	635a      	str	r2, [r3, #52]	; 0x34
				MF_state = LED_intensity ;
 8001c58:	4b79      	ldr	r3, [pc, #484]	; (8001e40 <main+0x2d0>)
 8001c5a:	881a      	ldrh	r2, [r3, #0]
 8001c5c:	4b79      	ldr	r3, [pc, #484]	; (8001e44 <main+0x2d4>)
 8001c5e:	801a      	strh	r2, [r3, #0]
				MF_param1 = param1  ;
 8001c60:	4b79      	ldr	r3, [pc, #484]	; (8001e48 <main+0x2d8>)
 8001c62:	881a      	ldrh	r2, [r3, #0]
 8001c64:	4b79      	ldr	r3, [pc, #484]	; (8001e4c <main+0x2dc>)
 8001c66:	801a      	strh	r2, [r3, #0]
 8001c68:	e03e      	b.n	8001ce8 <main+0x178>
			}
			else if(UART_state_update == 1 && state > 0 && set_or_ret_sys_state[3] =='F' ){
 8001c6a:	4b74      	ldr	r3, [pc, #464]	; (8001e3c <main+0x2cc>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d133      	bne.n	8001cda <main+0x16a>
 8001c72:	4b77      	ldr	r3, [pc, #476]	; (8001e50 <main+0x2e0>)
 8001c74:	881b      	ldrh	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d02f      	beq.n	8001cda <main+0x16a>
 8001c7a:	4b76      	ldr	r3, [pc, #472]	; (8001e54 <main+0x2e4>)
 8001c7c:	78db      	ldrb	r3, [r3, #3]
 8001c7e:	2b46      	cmp	r3, #70	; 0x46
 8001c80:	d12b      	bne.n	8001cda <main+0x16a>

				htim2.Instance->CCR1 = state ;
 8001c82:	4b73      	ldr	r3, [pc, #460]	; (8001e50 <main+0x2e0>)
 8001c84:	881a      	ldrh	r2, [r3, #0]
 8001c86:	4b62      	ldr	r3, [pc, #392]	; (8001e10 <main+0x2a0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	635a      	str	r2, [r3, #52]	; 0x34

				MF_state = state ;  // for when sys request made
 8001c8c:	4b70      	ldr	r3, [pc, #448]	; (8001e50 <main+0x2e0>)
 8001c8e:	881a      	ldrh	r2, [r3, #0]
 8001c90:	4b6c      	ldr	r3, [pc, #432]	; (8001e44 <main+0x2d4>)
 8001c92:	801a      	strh	r2, [r3, #0]
				MF_param1 = param1  ;
 8001c94:	4b6c      	ldr	r3, [pc, #432]	; (8001e48 <main+0x2d8>)
 8001c96:	881a      	ldrh	r2, [r3, #0]
 8001c98:	4b6c      	ldr	r3, [pc, #432]	; (8001e4c <main+0x2dc>)
 8001c9a:	801a      	strh	r2, [r3, #0]

				if(strcmp(Custom_Morse_Msg, "000") == 0){
 8001c9c:	496e      	ldr	r1, [pc, #440]	; (8001e58 <main+0x2e8>)
 8001c9e:	486f      	ldr	r0, [pc, #444]	; (8001e5c <main+0x2ec>)
 8001ca0:	f7fe fa9e 	bl	80001e0 <strcmp>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d107      	bne.n	8001cba <main+0x14a>
					sprintf(ME_param2, "%d", param2) ;
 8001caa:	4b6d      	ldr	r3, [pc, #436]	; (8001e60 <main+0x2f0>)
 8001cac:	881b      	ldrh	r3, [r3, #0]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	496c      	ldr	r1, [pc, #432]	; (8001e64 <main+0x2f4>)
 8001cb2:	486d      	ldr	r0, [pc, #436]	; (8001e68 <main+0x2f8>)
 8001cb4:	f007 f82e 	bl	8008d14 <siprintf>
 8001cb8:	e00b      	b.n	8001cd2 <main+0x162>

				}else{
					MF_param2[0] = Custom_Morse_Msg[0];
 8001cba:	4b68      	ldr	r3, [pc, #416]	; (8001e5c <main+0x2ec>)
 8001cbc:	781a      	ldrb	r2, [r3, #0]
 8001cbe:	4b6b      	ldr	r3, [pc, #428]	; (8001e6c <main+0x2fc>)
 8001cc0:	701a      	strb	r2, [r3, #0]
					MF_param2[1] = Custom_Morse_Msg[1] ;
 8001cc2:	4b66      	ldr	r3, [pc, #408]	; (8001e5c <main+0x2ec>)
 8001cc4:	785a      	ldrb	r2, [r3, #1]
 8001cc6:	4b69      	ldr	r3, [pc, #420]	; (8001e6c <main+0x2fc>)
 8001cc8:	705a      	strb	r2, [r3, #1]
					MF_param2[2] = Custom_Morse_Msg[2] ;
 8001cca:	4b64      	ldr	r3, [pc, #400]	; (8001e5c <main+0x2ec>)
 8001ccc:	789a      	ldrb	r2, [r3, #2]
 8001cce:	4b67      	ldr	r3, [pc, #412]	; (8001e6c <main+0x2fc>)
 8001cd0:	709a      	strb	r2, [r3, #2]
				}
				UART_state_update = 0;
 8001cd2:	4b5a      	ldr	r3, [pc, #360]	; (8001e3c <main+0x2cc>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]
 8001cd8:	e006      	b.n	8001ce8 <main+0x178>
			}else{
				MF_state = htim2.Instance->CCR1;
 8001cda:	4b4d      	ldr	r3, [pc, #308]	; (8001e10 <main+0x2a0>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	4b58      	ldr	r3, [pc, #352]	; (8001e44 <main+0x2d4>)
 8001ce4:	801a      	strh	r2, [r3, #0]
		if(LED_ON == 1){
 8001ce6:	e043      	b.n	8001d70 <main+0x200>
 8001ce8:	e042      	b.n	8001d70 <main+0x200>
			}

		}
	 }else if(button_count == 1 ){// right button system state updated
 8001cea:	4b4e      	ldr	r3, [pc, #312]	; (8001e24 <main+0x2b4>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d104      	bne.n	8001cfc <main+0x18c>
		 ME_mode_LED() ; // sets the corresponding modes LED
 8001cf2:	f000 fcab 	bl	800264c <ME_mode_LED>

		 Emergency_Mode_State_Update() ;// set EM mode states
 8001cf6:	f7ff f92f 	bl	8000f58 <Emergency_Mode_State_Update>
 8001cfa:	e039      	b.n	8001d70 <main+0x200>

	 }else{
		 if(button_count == 2){ // Mood Mode
 8001cfc:	4b49      	ldr	r3, [pc, #292]	; (8001e24 <main+0x2b4>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d135      	bne.n	8001d70 <main+0x200>
			 // SET THE NECESSARY STATES
			 em_count=0; // reset the emergency mode state
 8001d04:	4b49      	ldr	r3, [pc, #292]	; (8001e2c <main+0x2bc>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
			 em_default = 1; // to re-enter EM state
 8001d0a:	4b49      	ldr	r3, [pc, #292]	; (8001e30 <main+0x2c0>)
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	701a      	strb	r2, [r3, #0]

			 MM_mode_LED() ; //sets the corresponding modes LED
 8001d10:	f000 fcb4 	bl	800267c <MM_mode_LED>

			 Mood_Mode_State_Update() ; // update the necessary MM states
 8001d14:	f7ff f9a0 	bl	8001058 <Mood_Mode_State_Update>
			 if(LED_ON == 1){
 8001d18:	4b46      	ldr	r3, [pc, #280]	; (8001e34 <main+0x2c4>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d11b      	bne.n	8001d58 <main+0x1e8>

				 //red channel
				 htim2.Instance->CCR4 = R_channel_Intensity ;
 8001d20:	4b53      	ldr	r3, [pc, #332]	; (8001e70 <main+0x300>)
 8001d22:	881a      	ldrh	r2, [r3, #0]
 8001d24:	4b3a      	ldr	r3, [pc, #232]	; (8001e10 <main+0x2a0>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	641a      	str	r2, [r3, #64]	; 0x40
				 MM_state = R_channel_Intensity ;
 8001d2a:	4b51      	ldr	r3, [pc, #324]	; (8001e70 <main+0x300>)
 8001d2c:	881a      	ldrh	r2, [r3, #0]
 8001d2e:	4b51      	ldr	r3, [pc, #324]	; (8001e74 <main+0x304>)
 8001d30:	801a      	strh	r2, [r3, #0]
				 // GREEN channel
				 htim3.Instance->CCR4 = G_channel_Intensity ;
 8001d32:	4b51      	ldr	r3, [pc, #324]	; (8001e78 <main+0x308>)
 8001d34:	881a      	ldrh	r2, [r3, #0]
 8001d36:	4b37      	ldr	r3, [pc, #220]	; (8001e14 <main+0x2a4>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	641a      	str	r2, [r3, #64]	; 0x40
				 MM_param1 = G_channel_Intensity ;
 8001d3c:	4b4e      	ldr	r3, [pc, #312]	; (8001e78 <main+0x308>)
 8001d3e:	881a      	ldrh	r2, [r3, #0]
 8001d40:	4b4e      	ldr	r3, [pc, #312]	; (8001e7c <main+0x30c>)
 8001d42:	801a      	strh	r2, [r3, #0]
				 // BLUE channel
				 htim4.Instance->CCR1 = B_channel_Intensity ;
 8001d44:	4b4e      	ldr	r3, [pc, #312]	; (8001e80 <main+0x310>)
 8001d46:	881a      	ldrh	r2, [r3, #0]
 8001d48:	4b33      	ldr	r3, [pc, #204]	; (8001e18 <main+0x2a8>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	635a      	str	r2, [r3, #52]	; 0x34
				 MM_param2 = B_channel_Intensity ;
 8001d4e:	4b4c      	ldr	r3, [pc, #304]	; (8001e80 <main+0x310>)
 8001d50:	881a      	ldrh	r2, [r3, #0]
 8001d52:	4b4c      	ldr	r3, [pc, #304]	; (8001e84 <main+0x314>)
 8001d54:	801a      	strh	r2, [r3, #0]
 8001d56:	e00b      	b.n	8001d70 <main+0x200>


			 }else{
				 // put all channels off
				 //red channel
				 htim2.Instance->CCR4 =  0;
 8001d58:	4b2d      	ldr	r3, [pc, #180]	; (8001e10 <main+0x2a0>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	641a      	str	r2, [r3, #64]	; 0x40
				 // GREEN channel
				 htim3.Instance->CCR4 = 0 ;
 8001d60:	4b2c      	ldr	r3, [pc, #176]	; (8001e14 <main+0x2a4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2200      	movs	r2, #0
 8001d66:	641a      	str	r2, [r3, #64]	; 0x40
				 // BLUE channel
				 htim4.Instance->CCR1 = 0 ;
 8001d68:	4b2b      	ldr	r3, [pc, #172]	; (8001e18 <main+0x2a8>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	635a      	str	r2, [r3, #52]	; 0x34
		 }
	 }


	 //EMERGENCY MODES
	  if(button_count ==1 ){
 8001d70:	4b2c      	ldr	r3, [pc, #176]	; (8001e24 <main+0x2b4>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	f47f af40 	bne.w	8001bfa <main+0x8a>
		// update emergency mode states
		right_button_state_update() ;
 8001d7a:	f7fe ff1d 	bl	8000bb8 <right_button_state_update>

		 if(em_count == 0 || em_default ==1){ //strobe wit default intensity
 8001d7e:	4b2b      	ldr	r3, [pc, #172]	; (8001e2c <main+0x2bc>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <main+0x21e>
 8001d86:	4b2a      	ldr	r3, [pc, #168]	; (8001e30 <main+0x2c0>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d112      	bne.n	8001db4 <main+0x244>
			 em_default = 0 ; //default state reached
 8001d8e:	4b28      	ldr	r3, [pc, #160]	; (8001e30 <main+0x2c0>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001d94:	2200      	movs	r2, #0
 8001d96:	2120      	movs	r1, #32
 8001d98:	483b      	ldr	r0, [pc, #236]	; (8001e88 <main+0x318>)
 8001d9a:	f002 fdf5 	bl	8004988 <HAL_GPIO_WritePin>

			 if(LED_ON){ //LED_on =?
 8001d9e:	4b25      	ldr	r3, [pc, #148]	; (8001e34 <main+0x2c4>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 80e4 	beq.w	8001f70 <main+0x400>
				 // strobe LED with provided on time
				 EM_mode_Strobe(strobe_delay) ;
 8001da8:	4b38      	ldr	r3, [pc, #224]	; (8001e8c <main+0x31c>)
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe ff75 	bl	8000c9c <EM_mode_Strobe>
			 if(LED_ON){ //LED_on =?
 8001db2:	e0dd      	b.n	8001f70 <main+0x400>
			 }
		 }
		 else if(em_count ==1){ // SOS MOSRE
 8001db4:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <main+0x2bc>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	f040 80cf 	bne.w	8001f5c <main+0x3ec>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	2120      	movs	r1, #32
 8001dc2:	4831      	ldr	r0, [pc, #196]	; (8001e88 <main+0x318>)
 8001dc4:	f002 fde0 	bl	8004988 <HAL_GPIO_WritePin>

			 if(LED_ON){
 8001dc8:	4b1a      	ldr	r3, [pc, #104]	; (8001e34 <main+0x2c4>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f43f af14 	beq.w	8001bfa <main+0x8a>

				 if(readCha == 1){
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d10e      	bne.n	8001df6 <main+0x286>
					 ascii_to_morse("SOS") ;
 8001dd8:	482d      	ldr	r0, [pc, #180]	; (8001e90 <main+0x320>)
 8001dda:	f7ff fcc7 	bl	800176c <ascii_to_morse>
					 HAL_UART_Transmit_IT(&huart2, (uint8_t*)MorseOut, strlen(MorseOut)) ;
 8001dde:	482d      	ldr	r0, [pc, #180]	; (8001e94 <main+0x324>)
 8001de0:	f7fe fa08 	bl	80001f4 <strlen>
 8001de4:	4603      	mov	r3, r0
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	492a      	ldr	r1, [pc, #168]	; (8001e94 <main+0x324>)
 8001dec:	4804      	ldr	r0, [pc, #16]	; (8001e00 <main+0x290>)
 8001dee:	f005 fc19 	bl	8007624 <HAL_UART_Transmit_IT>
					 readCha = 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	607b      	str	r3, [r7, #4]

				 }


				 for(int i =0 ; MorseOut[i] != '\0' ; i++){
 8001df6:	2300      	movs	r3, #0
 8001df8:	603b      	str	r3, [r7, #0]
 8001dfa:	e0a8      	b.n	8001f4e <main+0x3de>
 8001dfc:	20000024 	.word	0x20000024
 8001e00:	20000270 	.word	0x20000270
 8001e04:	20002338 	.word	0x20002338
 8001e08:	20000300 	.word	0x20000300
 8001e0c:	200000f8 	.word	0x200000f8
 8001e10:	2000018c 	.word	0x2000018c
 8001e14:	200001d8 	.word	0x200001d8
 8001e18:	20000224 	.word	0x20000224
 8001e1c:	20002310 	.word	0x20002310
 8001e20:	2000231c 	.word	0x2000231c
 8001e24:	200002f8 	.word	0x200002f8
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	200002fc 	.word	0x200002fc
 8001e30:	20000001 	.word	0x20000001
 8001e34:	2000230f 	.word	0x2000230f
 8001e38:	2000230e 	.word	0x2000230e
 8001e3c:	2000233c 	.word	0x2000233c
 8001e40:	20000010 	.word	0x20000010
 8001e44:	20002346 	.word	0x20002346
 8001e48:	20002340 	.word	0x20002340
 8001e4c:	20002348 	.word	0x20002348
 8001e50:	2000233e 	.word	0x2000233e
 8001e54:	20000034 	.word	0x20000034
 8001e58:	0800a28c 	.word	0x0800a28c
 8001e5c:	20000054 	.word	0x20000054
 8001e60:	20002342 	.word	0x20002342
 8001e64:	0800a354 	.word	0x0800a354
 8001e68:	2000005c 	.word	0x2000005c
 8001e6c:	20000058 	.word	0x20000058
 8001e70:	2000001c 	.word	0x2000001c
 8001e74:	2000234e 	.word	0x2000234e
 8001e78:	2000001e 	.word	0x2000001e
 8001e7c:	20002350 	.word	0x20002350
 8001e80:	20000020 	.word	0x20000020
 8001e84:	20002352 	.word	0x20002352
 8001e88:	48000400 	.word	0x48000400
 8001e8c:	20000012 	.word	0x20000012
 8001e90:	0800a358 	.word	0x0800a358
 8001e94:	20002324 	.word	0x20002324

					 if(MorseOut[i] == '.' && DOT == 1){
 8001e98:	4a36      	ldr	r2, [pc, #216]	; (8001f74 <main+0x404>)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b2e      	cmp	r3, #46	; 0x2e
 8001ea2:	d106      	bne.n	8001eb2 <main+0x342>
 8001ea4:	4b34      	ldr	r3, [pc, #208]	; (8001f78 <main+0x408>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d102      	bne.n	8001eb2 <main+0x342>
						 M_DOT() ;
 8001eac:	f7ff fd9c 	bl	80019e8 <M_DOT>
 8001eb0:	e04a      	b.n	8001f48 <main+0x3d8>

					 }else if(MorseOut[i] == '-' && DASH ==1){
 8001eb2:	4a30      	ldr	r2, [pc, #192]	; (8001f74 <main+0x404>)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	2b2d      	cmp	r3, #45	; 0x2d
 8001ebc:	d106      	bne.n	8001ecc <main+0x35c>
 8001ebe:	4b2f      	ldr	r3, [pc, #188]	; (8001f7c <main+0x40c>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d102      	bne.n	8001ecc <main+0x35c>
						 M_DASH() ;
 8001ec6:	f7ff fdc1 	bl	8001a4c <M_DASH>
 8001eca:	e03d      	b.n	8001f48 <main+0x3d8>

					 }else if(MorseOut[i] == ' ' && space_between_letters == 1){
 8001ecc:	4a29      	ldr	r2, [pc, #164]	; (8001f74 <main+0x404>)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b20      	cmp	r3, #32
 8001ed6:	d106      	bne.n	8001ee6 <main+0x376>
 8001ed8:	4b29      	ldr	r3, [pc, #164]	; (8001f80 <main+0x410>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d102      	bne.n	8001ee6 <main+0x376>
						 M_Space_between_Letter() ;
 8001ee0:	f7ff fe06 	bl	8001af0 <M_Space_between_Letter>
 8001ee4:	e030      	b.n	8001f48 <main+0x3d8>

					 }else if(space_in_letter == 1){
 8001ee6:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <main+0x414>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d102      	bne.n	8001ef4 <main+0x384>
						 M_Space_In_Letter();
 8001eee:	f7ff fde3 	bl	8001ab8 <M_Space_In_Letter>
 8001ef2:	e029      	b.n	8001f48 <main+0x3d8>

					 }else if(space_between_words == 1){
 8001ef4:	4b24      	ldr	r3, [pc, #144]	; (8001f88 <main+0x418>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d102      	bne.n	8001f02 <main+0x392>
						 M_Space_Between_Words() ;
 8001efc:	f7ff fe18 	bl	8001b30 <M_Space_Between_Words>
 8001f00:	e022      	b.n	8001f48 <main+0x3d8>
					 }else{ // next character checks
						 switch(MorseOut[i++]){
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	1c5a      	adds	r2, r3, #1
 8001f06:	603a      	str	r2, [r7, #0]
 8001f08:	4a1a      	ldr	r2, [pc, #104]	; (8001f74 <main+0x404>)
 8001f0a:	5cd3      	ldrb	r3, [r2, r3]
 8001f0c:	2b2e      	cmp	r3, #46	; 0x2e
 8001f0e:	d00a      	beq.n	8001f26 <main+0x3b6>
 8001f10:	2b2e      	cmp	r3, #46	; 0x2e
 8001f12:	dc18      	bgt.n	8001f46 <main+0x3d6>
 8001f14:	2b2d      	cmp	r3, #45	; 0x2d
 8001f16:	d00a      	beq.n	8001f2e <main+0x3be>
 8001f18:	2b2d      	cmp	r3, #45	; 0x2d
 8001f1a:	dc14      	bgt.n	8001f46 <main+0x3d6>
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d00e      	beq.n	8001f3e <main+0x3ce>
 8001f20:	2b20      	cmp	r3, #32
 8001f22:	d008      	beq.n	8001f36 <main+0x3c6>
						 case '\0':
							 space_between_words = 1 ;
							 break ;

						 default:
							 break;
 8001f24:	e00f      	b.n	8001f46 <main+0x3d6>
							 DOT = 1 ;
 8001f26:	4b14      	ldr	r3, [pc, #80]	; (8001f78 <main+0x408>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	701a      	strb	r2, [r3, #0]
							 break;
 8001f2c:	e00c      	b.n	8001f48 <main+0x3d8>
							 DASH = 1 ;
 8001f2e:	4b13      	ldr	r3, [pc, #76]	; (8001f7c <main+0x40c>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	701a      	strb	r2, [r3, #0]
							 break;
 8001f34:	e008      	b.n	8001f48 <main+0x3d8>
							 space_between_letters = 1;
 8001f36:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <main+0x410>)
 8001f38:	2201      	movs	r2, #1
 8001f3a:	701a      	strb	r2, [r3, #0]
							 break;
 8001f3c:	e004      	b.n	8001f48 <main+0x3d8>
							 space_between_words = 1 ;
 8001f3e:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <main+0x418>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	701a      	strb	r2, [r3, #0]
							 break ;
 8001f44:	e000      	b.n	8001f48 <main+0x3d8>
							 break;
 8001f46:	bf00      	nop
				 for(int i =0 ; MorseOut[i] != '\0' ; i++){
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	603b      	str	r3, [r7, #0]
 8001f4e:	4a09      	ldr	r2, [pc, #36]	; (8001f74 <main+0x404>)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	4413      	add	r3, r2
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d19e      	bne.n	8001e98 <main+0x328>
 8001f5a:	e64e      	b.n	8001bfa <main+0x8a>

				 }
			 }
		 }
		 else{
			 if(em_count == 2){ // CUSTOM MORSE
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <main+0x41c>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	f47f ae4a 	bne.w	8001bfa <main+0x8a>
				 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001f66:	2201      	movs	r2, #1
 8001f68:	2120      	movs	r1, #32
 8001f6a:	4809      	ldr	r0, [pc, #36]	; (8001f90 <main+0x420>)
 8001f6c:	f002 fd0c 	bl	8004988 <HAL_GPIO_WritePin>
	  TURN_LED_ON_OFF() ;
 8001f70:	e643      	b.n	8001bfa <main+0x8a>
 8001f72:	bf00      	nop
 8001f74:	20002324 	.word	0x20002324
 8001f78:	2000001a 	.word	0x2000001a
 8001f7c:	2000001b 	.word	0x2000001b
 8001f80:	20000018 	.word	0x20000018
 8001f84:	20002320 	.word	0x20002320
 8001f88:	20000019 	.word	0x20000019
 8001f8c:	200002fc 	.word	0x200002fc
 8001f90:	48000400 	.word	0x48000400

08001f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b0a6      	sub	sp, #152	; 0x98
 8001f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f9a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001f9e:	2228      	movs	r2, #40	; 0x28
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f006 fe80 	bl	8008ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fa8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fb8:	1d3b      	adds	r3, r7, #4
 8001fba:	2258      	movs	r2, #88	; 0x58
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f006 fe72 	bl	8008ca8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fcc:	2310      	movs	r3, #16
 8001fce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001fd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fdc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001fe0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001fe4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f002 fd04 	bl	8004a00 <HAL_RCC_OscConfig>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001ffe:	f000 fb6b 	bl	80026d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002002:	230f      	movs	r3, #15
 8002004:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002006:	2302      	movs	r3, #2
 8002008:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800200a:	2300      	movs	r3, #0
 800200c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800200e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002012:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002014:	2300      	movs	r3, #0
 8002016:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002018:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800201c:	2102      	movs	r1, #2
 800201e:	4618      	mov	r0, r3
 8002020:	f003 fd42 	bl	8005aa8 <HAL_RCC_ClockConfig>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800202a:	f000 fb55 	bl	80026d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 800202e:	4b0c      	ldr	r3, [pc, #48]	; (8002060 <SystemClock_Config+0xcc>)
 8002030:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002032:	2300      	movs	r3, #0
 8002034:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002036:	f44f 7380 	mov.w	r3, #256	; 0x100
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 800203c:	2300      	movs	r3, #0
 800203e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8002040:	2300      	movs	r3, #0
 8002042:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	4618      	mov	r0, r3
 8002048:	f003 ff64 	bl	8005f14 <HAL_RCCEx_PeriphCLKConfig>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002052:	f000 fb41 	bl	80026d8 <Error_Handler>
  }
}
 8002056:	bf00      	nop
 8002058:	3798      	adds	r7, #152	; 0x98
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	00300082 	.word	0x00300082

08002064 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	; 0x28
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800206a:	f107 031c 	add.w	r3, r7, #28
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002076:	1d3b      	adds	r3, r7, #4
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
 8002084:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002086:	4b2e      	ldr	r3, [pc, #184]	; (8002140 <MX_ADC1_Init+0xdc>)
 8002088:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800208c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800208e:	4b2c      	ldr	r3, [pc, #176]	; (8002140 <MX_ADC1_Init+0xdc>)
 8002090:	2200      	movs	r2, #0
 8002092:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002094:	4b2a      	ldr	r3, [pc, #168]	; (8002140 <MX_ADC1_Init+0xdc>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800209a:	4b29      	ldr	r3, [pc, #164]	; (8002140 <MX_ADC1_Init+0xdc>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80020a0:	4b27      	ldr	r3, [pc, #156]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020a2:	2201      	movs	r2, #1
 80020a4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020a6:	4b26      	ldr	r3, [pc, #152]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80020ae:	4b24      	ldr	r3, [pc, #144]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020b4:	4b22      	ldr	r3, [pc, #136]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020ba:	4b21      	ldr	r3, [pc, #132]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020bc:	2200      	movs	r2, #0
 80020be:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80020c0:	4b1f      	ldr	r3, [pc, #124]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80020c6:	4b1e      	ldr	r3, [pc, #120]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020ce:	4b1c      	ldr	r3, [pc, #112]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020d0:	2204      	movs	r2, #4
 80020d2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80020d4:	4b1a      	ldr	r3, [pc, #104]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80020da:	4b19      	ldr	r3, [pc, #100]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020dc:	2200      	movs	r2, #0
 80020de:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020e0:	4817      	ldr	r0, [pc, #92]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020e2:	f000 ff4f 	bl	8002f84 <HAL_ADC_Init>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80020ec:	f000 faf4 	bl	80026d8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80020f0:	2300      	movs	r3, #0
 80020f2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80020f4:	f107 031c 	add.w	r3, r7, #28
 80020f8:	4619      	mov	r1, r3
 80020fa:	4811      	ldr	r0, [pc, #68]	; (8002140 <MX_ADC1_Init+0xdc>)
 80020fc:	f001 fd44 	bl	8003b88 <HAL_ADCEx_MultiModeConfigChannel>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002106:	f000 fae7 	bl	80026d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800210a:	2301      	movs	r3, #1
 800210c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800210e:	2301      	movs	r3, #1
 8002110:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800211a:	2300      	movs	r3, #0
 800211c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002122:	1d3b      	adds	r3, r7, #4
 8002124:	4619      	mov	r1, r3
 8002126:	4806      	ldr	r0, [pc, #24]	; (8002140 <MX_ADC1_Init+0xdc>)
 8002128:	f001 fa42 	bl	80035b0 <HAL_ADC_ConfigChannel>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8002132:	f000 fad1 	bl	80026d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002136:	bf00      	nop
 8002138:	3728      	adds	r7, #40	; 0x28
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	200000f8 	.word	0x200000f8

08002144 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08e      	sub	sp, #56	; 0x38
 8002148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800214a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	609a      	str	r2, [r3, #8]
 8002156:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002158:	f107 031c 	add.w	r3, r7, #28
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002164:	463b      	mov	r3, r7
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	605a      	str	r2, [r3, #4]
 800216c:	609a      	str	r2, [r3, #8]
 800216e:	60da      	str	r2, [r3, #12]
 8002170:	611a      	str	r2, [r3, #16]
 8002172:	615a      	str	r2, [r3, #20]
 8002174:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002176:	4b33      	ldr	r3, [pc, #204]	; (8002244 <MX_TIM2_Init+0x100>)
 8002178:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800217c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36;
 800217e:	4b31      	ldr	r3, [pc, #196]	; (8002244 <MX_TIM2_Init+0x100>)
 8002180:	2224      	movs	r2, #36	; 0x24
 8002182:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002184:	4b2f      	ldr	r3, [pc, #188]	; (8002244 <MX_TIM2_Init+0x100>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 512;
 800218a:	4b2e      	ldr	r3, [pc, #184]	; (8002244 <MX_TIM2_Init+0x100>)
 800218c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002190:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002192:	4b2c      	ldr	r3, [pc, #176]	; (8002244 <MX_TIM2_Init+0x100>)
 8002194:	2200      	movs	r2, #0
 8002196:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002198:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <MX_TIM2_Init+0x100>)
 800219a:	2200      	movs	r2, #0
 800219c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800219e:	4829      	ldr	r0, [pc, #164]	; (8002244 <MX_TIM2_Init+0x100>)
 80021a0:	f004 f8d6 	bl	8006350 <HAL_TIM_Base_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80021aa:	f000 fa95 	bl	80026d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021b2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021b8:	4619      	mov	r1, r3
 80021ba:	4822      	ldr	r0, [pc, #136]	; (8002244 <MX_TIM2_Init+0x100>)
 80021bc:	f004 fba0 	bl	8006900 <HAL_TIM_ConfigClockSource>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80021c6:	f000 fa87 	bl	80026d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80021ca:	481e      	ldr	r0, [pc, #120]	; (8002244 <MX_TIM2_Init+0x100>)
 80021cc:	f004 f917 	bl	80063fe <HAL_TIM_PWM_Init>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80021d6:	f000 fa7f 	bl	80026d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021de:	2300      	movs	r3, #0
 80021e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021e2:	f107 031c 	add.w	r3, r7, #28
 80021e6:	4619      	mov	r1, r3
 80021e8:	4816      	ldr	r0, [pc, #88]	; (8002244 <MX_TIM2_Init+0x100>)
 80021ea:	f005 f8b7 	bl	800735c <HAL_TIMEx_MasterConfigSynchronization>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80021f4:	f000 fa70 	bl	80026d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021f8:	2360      	movs	r3, #96	; 0x60
 80021fa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002200:	2300      	movs	r3, #0
 8002202:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002204:	2300      	movs	r3, #0
 8002206:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002208:	463b      	mov	r3, r7
 800220a:	2200      	movs	r2, #0
 800220c:	4619      	mov	r1, r3
 800220e:	480d      	ldr	r0, [pc, #52]	; (8002244 <MX_TIM2_Init+0x100>)
 8002210:	f004 fa62 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800221a:	f000 fa5d 	bl	80026d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800221e:	463b      	mov	r3, r7
 8002220:	220c      	movs	r2, #12
 8002222:	4619      	mov	r1, r3
 8002224:	4807      	ldr	r0, [pc, #28]	; (8002244 <MX_TIM2_Init+0x100>)
 8002226:	f004 fa57 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8002230:	f000 fa52 	bl	80026d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002234:	4803      	ldr	r0, [pc, #12]	; (8002244 <MX_TIM2_Init+0x100>)
 8002236:	f000 fb27 	bl	8002888 <HAL_TIM_MspPostInit>

}
 800223a:	bf00      	nop
 800223c:	3738      	adds	r7, #56	; 0x38
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	2000018c 	.word	0x2000018c

08002248 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08e      	sub	sp, #56	; 0x38
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800224e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225c:	f107 031c 	add.w	r3, r7, #28
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002268:	463b      	mov	r3, r7
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]
 800226e:	605a      	str	r2, [r3, #4]
 8002270:	609a      	str	r2, [r3, #8]
 8002272:	60da      	str	r2, [r3, #12]
 8002274:	611a      	str	r2, [r3, #16]
 8002276:	615a      	str	r2, [r3, #20]
 8002278:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800227a:	4b2d      	ldr	r3, [pc, #180]	; (8002330 <MX_TIM3_Init+0xe8>)
 800227c:	4a2d      	ldr	r2, [pc, #180]	; (8002334 <MX_TIM3_Init+0xec>)
 800227e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 36;
 8002280:	4b2b      	ldr	r3, [pc, #172]	; (8002330 <MX_TIM3_Init+0xe8>)
 8002282:	2224      	movs	r2, #36	; 0x24
 8002284:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002286:	4b2a      	ldr	r3, [pc, #168]	; (8002330 <MX_TIM3_Init+0xe8>)
 8002288:	2200      	movs	r2, #0
 800228a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 512;
 800228c:	4b28      	ldr	r3, [pc, #160]	; (8002330 <MX_TIM3_Init+0xe8>)
 800228e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002292:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002294:	4b26      	ldr	r3, [pc, #152]	; (8002330 <MX_TIM3_Init+0xe8>)
 8002296:	2200      	movs	r2, #0
 8002298:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800229a:	4b25      	ldr	r3, [pc, #148]	; (8002330 <MX_TIM3_Init+0xe8>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022a0:	4823      	ldr	r0, [pc, #140]	; (8002330 <MX_TIM3_Init+0xe8>)
 80022a2:	f004 f855 	bl	8006350 <HAL_TIM_Base_Init>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80022ac:	f000 fa14 	bl	80026d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022b4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022ba:	4619      	mov	r1, r3
 80022bc:	481c      	ldr	r0, [pc, #112]	; (8002330 <MX_TIM3_Init+0xe8>)
 80022be:	f004 fb1f 	bl	8006900 <HAL_TIM_ConfigClockSource>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80022c8:	f000 fa06 	bl	80026d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80022cc:	4818      	ldr	r0, [pc, #96]	; (8002330 <MX_TIM3_Init+0xe8>)
 80022ce:	f004 f896 	bl	80063fe <HAL_TIM_PWM_Init>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80022d8:	f000 f9fe 	bl	80026d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022dc:	2300      	movs	r3, #0
 80022de:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022e0:	2300      	movs	r3, #0
 80022e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022e4:	f107 031c 	add.w	r3, r7, #28
 80022e8:	4619      	mov	r1, r3
 80022ea:	4811      	ldr	r0, [pc, #68]	; (8002330 <MX_TIM3_Init+0xe8>)
 80022ec:	f005 f836 	bl	800735c <HAL_TIMEx_MasterConfigSynchronization>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80022f6:	f000 f9ef 	bl	80026d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022fa:	2360      	movs	r3, #96	; 0x60
 80022fc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002302:	2300      	movs	r3, #0
 8002304:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800230a:	463b      	mov	r3, r7
 800230c:	220c      	movs	r2, #12
 800230e:	4619      	mov	r1, r3
 8002310:	4807      	ldr	r0, [pc, #28]	; (8002330 <MX_TIM3_Init+0xe8>)
 8002312:	f004 f9e1 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800231c:	f000 f9dc 	bl	80026d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002320:	4803      	ldr	r0, [pc, #12]	; (8002330 <MX_TIM3_Init+0xe8>)
 8002322:	f000 fab1 	bl	8002888 <HAL_TIM_MspPostInit>

}
 8002326:	bf00      	nop
 8002328:	3738      	adds	r7, #56	; 0x38
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	200001d8 	.word	0x200001d8
 8002334:	40000400 	.word	0x40000400

08002338 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08e      	sub	sp, #56	; 0x38
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800233e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	605a      	str	r2, [r3, #4]
 8002348:	609a      	str	r2, [r3, #8]
 800234a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800234c:	f107 031c 	add.w	r3, r7, #28
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002358:	463b      	mov	r3, r7
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	605a      	str	r2, [r3, #4]
 8002360:	609a      	str	r2, [r3, #8]
 8002362:	60da      	str	r2, [r3, #12]
 8002364:	611a      	str	r2, [r3, #16]
 8002366:	615a      	str	r2, [r3, #20]
 8002368:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800236a:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <MX_TIM4_Init+0xe8>)
 800236c:	4a2d      	ldr	r2, [pc, #180]	; (8002424 <MX_TIM4_Init+0xec>)
 800236e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36;
 8002370:	4b2b      	ldr	r3, [pc, #172]	; (8002420 <MX_TIM4_Init+0xe8>)
 8002372:	2224      	movs	r2, #36	; 0x24
 8002374:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002376:	4b2a      	ldr	r3, [pc, #168]	; (8002420 <MX_TIM4_Init+0xe8>)
 8002378:	2200      	movs	r2, #0
 800237a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800237c:	4b28      	ldr	r3, [pc, #160]	; (8002420 <MX_TIM4_Init+0xe8>)
 800237e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002382:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002384:	4b26      	ldr	r3, [pc, #152]	; (8002420 <MX_TIM4_Init+0xe8>)
 8002386:	2200      	movs	r2, #0
 8002388:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800238a:	4b25      	ldr	r3, [pc, #148]	; (8002420 <MX_TIM4_Init+0xe8>)
 800238c:	2200      	movs	r2, #0
 800238e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002390:	4823      	ldr	r0, [pc, #140]	; (8002420 <MX_TIM4_Init+0xe8>)
 8002392:	f003 ffdd 	bl	8006350 <HAL_TIM_Base_Init>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800239c:	f000 f99c 	bl	80026d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023a4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80023a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023aa:	4619      	mov	r1, r3
 80023ac:	481c      	ldr	r0, [pc, #112]	; (8002420 <MX_TIM4_Init+0xe8>)
 80023ae:	f004 faa7 	bl	8006900 <HAL_TIM_ConfigClockSource>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80023b8:	f000 f98e 	bl	80026d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80023bc:	4818      	ldr	r0, [pc, #96]	; (8002420 <MX_TIM4_Init+0xe8>)
 80023be:	f004 f81e 	bl	80063fe <HAL_TIM_PWM_Init>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80023c8:	f000 f986 	bl	80026d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023cc:	2300      	movs	r3, #0
 80023ce:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d0:	2300      	movs	r3, #0
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023d4:	f107 031c 	add.w	r3, r7, #28
 80023d8:	4619      	mov	r1, r3
 80023da:	4811      	ldr	r0, [pc, #68]	; (8002420 <MX_TIM4_Init+0xe8>)
 80023dc:	f004 ffbe 	bl	800735c <HAL_TIMEx_MasterConfigSynchronization>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80023e6:	f000 f977 	bl	80026d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023ea:	2360      	movs	r3, #96	; 0x60
 80023ec:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023fa:	463b      	mov	r3, r7
 80023fc:	2200      	movs	r2, #0
 80023fe:	4619      	mov	r1, r3
 8002400:	4807      	ldr	r0, [pc, #28]	; (8002420 <MX_TIM4_Init+0xe8>)
 8002402:	f004 f969 	bl	80066d8 <HAL_TIM_PWM_ConfigChannel>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800240c:	f000 f964 	bl	80026d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002410:	4803      	ldr	r0, [pc, #12]	; (8002420 <MX_TIM4_Init+0xe8>)
 8002412:	f000 fa39 	bl	8002888 <HAL_TIM_MspPostInit>

}
 8002416:	bf00      	nop
 8002418:	3738      	adds	r7, #56	; 0x38
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000224 	.word	0x20000224
 8002424:	40000800 	.word	0x40000800

08002428 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800242c:	4b15      	ldr	r3, [pc, #84]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 800242e:	4a16      	ldr	r2, [pc, #88]	; (8002488 <MX_USART2_UART_Init+0x60>)
 8002430:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8002432:	4b14      	ldr	r3, [pc, #80]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 8002434:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8002438:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800243a:	4b12      	ldr	r3, [pc, #72]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 800243c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002440:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8002442:	4b10      	ldr	r3, [pc, #64]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 8002444:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002448:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800244a:	4b0e      	ldr	r3, [pc, #56]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 800244c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002450:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002452:	4b0c      	ldr	r3, [pc, #48]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 8002454:	220c      	movs	r2, #12
 8002456:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002458:	4b0a      	ldr	r3, [pc, #40]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 800245a:	2200      	movs	r2, #0
 800245c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800245e:	4b09      	ldr	r3, [pc, #36]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 8002460:	2200      	movs	r2, #0
 8002462:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002464:	4b07      	ldr	r3, [pc, #28]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 8002466:	2200      	movs	r2, #0
 8002468:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 800246c:	2200      	movs	r2, #0
 800246e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002470:	4804      	ldr	r0, [pc, #16]	; (8002484 <MX_USART2_UART_Init+0x5c>)
 8002472:	f004 ffff 	bl	8007474 <HAL_UART_Init>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800247c:	f000 f92c 	bl	80026d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002480:	bf00      	nop
 8002482:	bd80      	pop	{r7, pc}
 8002484:	20000270 	.word	0x20000270
 8002488:	40004400 	.word	0x40004400

0800248c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002492:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <MX_DMA_Init+0x38>)
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	4a0b      	ldr	r2, [pc, #44]	; (80024c4 <MX_DMA_Init+0x38>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	6153      	str	r3, [r2, #20]
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <MX_DMA_Init+0x38>)
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	607b      	str	r3, [r7, #4]
 80024a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80024aa:	2200      	movs	r2, #0
 80024ac:	2100      	movs	r1, #0
 80024ae:	200b      	movs	r0, #11
 80024b0:	f001 fe67 	bl	8004182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80024b4:	200b      	movs	r0, #11
 80024b6:	f001 fe80 	bl	80041ba <HAL_NVIC_EnableIRQ>

}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000

080024c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b08a      	sub	sp, #40	; 0x28
 80024cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ce:	f107 0314 	add.w	r3, r7, #20
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	60da      	str	r2, [r3, #12]
 80024dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024de:	4b49      	ldr	r3, [pc, #292]	; (8002604 <MX_GPIO_Init+0x13c>)
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	4a48      	ldr	r2, [pc, #288]	; (8002604 <MX_GPIO_Init+0x13c>)
 80024e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80024e8:	6153      	str	r3, [r2, #20]
 80024ea:	4b46      	ldr	r3, [pc, #280]	; (8002604 <MX_GPIO_Init+0x13c>)
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024f6:	4b43      	ldr	r3, [pc, #268]	; (8002604 <MX_GPIO_Init+0x13c>)
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	4a42      	ldr	r2, [pc, #264]	; (8002604 <MX_GPIO_Init+0x13c>)
 80024fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002500:	6153      	str	r3, [r2, #20]
 8002502:	4b40      	ldr	r3, [pc, #256]	; (8002604 <MX_GPIO_Init+0x13c>)
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800250e:	4b3d      	ldr	r3, [pc, #244]	; (8002604 <MX_GPIO_Init+0x13c>)
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	4a3c      	ldr	r2, [pc, #240]	; (8002604 <MX_GPIO_Init+0x13c>)
 8002514:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002518:	6153      	str	r3, [r2, #20]
 800251a:	4b3a      	ldr	r3, [pc, #232]	; (8002604 <MX_GPIO_Init+0x13c>)
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002522:	60bb      	str	r3, [r7, #8]
 8002524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002526:	4b37      	ldr	r3, [pc, #220]	; (8002604 <MX_GPIO_Init+0x13c>)
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	4a36      	ldr	r2, [pc, #216]	; (8002604 <MX_GPIO_Init+0x13c>)
 800252c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002530:	6153      	str	r3, [r2, #20]
 8002532:	4b34      	ldr	r3, [pc, #208]	; (8002604 <MX_GPIO_Init+0x13c>)
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800253a:	607b      	str	r3, [r7, #4]
 800253c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_D3_Pin|LED_D4_Pin|LED_D5_Pin, GPIO_PIN_RESET);
 800253e:	2200      	movs	r2, #0
 8002540:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8002544:	4830      	ldr	r0, [pc, #192]	; (8002608 <MX_GPIO_Init+0x140>)
 8002546:	f002 fa1f 	bl	8004988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin, GPIO_PIN_RESET);
 800254a:	2200      	movs	r2, #0
 800254c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002550:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002554:	f002 fa18 	bl	8004988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002558:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800255c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800255e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002564:	2300      	movs	r3, #0
 8002566:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002568:	f107 0314 	add.w	r3, r7, #20
 800256c:	4619      	mov	r1, r3
 800256e:	4827      	ldr	r0, [pc, #156]	; (800260c <MX_GPIO_Init+0x144>)
 8002570:	f002 f868 	bl	8004644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002574:	23c0      	movs	r3, #192	; 0xc0
 8002576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002578:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800257c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800257e:	2301      	movs	r3, #1
 8002580:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002582:	f107 0314 	add.w	r3, r7, #20
 8002586:	4619      	mov	r1, r3
 8002588:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800258c:	f002 f85a 	bl	8004644 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D3_Pin LED_D4_Pin LED_D5_Pin */
  GPIO_InitStruct.Pin = LED_D3_Pin|LED_D4_Pin|LED_D5_Pin;
 8002590:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8002594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002596:	2301      	movs	r3, #1
 8002598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259e:	2300      	movs	r3, #0
 80025a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a2:	f107 0314 	add.w	r3, r7, #20
 80025a6:	4619      	mov	r1, r3
 80025a8:	4817      	ldr	r0, [pc, #92]	; (8002608 <MX_GPIO_Init+0x140>)
 80025aa:	f002 f84b 	bl	8004644 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D2_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin;
 80025ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b4:	2301      	movs	r3, #1
 80025b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025bc:	2300      	movs	r3, #0
 80025be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D2_GPIO_Port, &GPIO_InitStruct);
 80025c0:	f107 0314 	add.w	r3, r7, #20
 80025c4:	4619      	mov	r1, r3
 80025c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ca:	f002 f83b 	bl	8004644 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80025ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80025d4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80025d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025da:	2301      	movs	r3, #1
 80025dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025de:	f107 0314 	add.w	r3, r7, #20
 80025e2:	4619      	mov	r1, r3
 80025e4:	4808      	ldr	r0, [pc, #32]	; (8002608 <MX_GPIO_Init+0x140>)
 80025e6:	f002 f82d 	bl	8004644 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80025ea:	2200      	movs	r2, #0
 80025ec:	2100      	movs	r1, #0
 80025ee:	2017      	movs	r0, #23
 80025f0:	f001 fdc7 	bl	8004182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80025f4:	2017      	movs	r0, #23
 80025f6:	f001 fde0 	bl	80041ba <HAL_NVIC_EnableIRQ>

}
 80025fa:	bf00      	nop
 80025fc:	3728      	adds	r7, #40	; 0x28
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000
 8002608:	48000400 	.word	0x48000400
 800260c:	48000800 	.word	0x48000800

08002610 <MF_mode_LED>:

/* USER CODE BEGIN 4 */
// FUNCTIONS
void MF_mode_LED(){
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002614:	2201      	movs	r2, #1
 8002616:	f44f 7180 	mov.w	r1, #256	; 0x100
 800261a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800261e:	f002 f9b3 	bl	8004988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002622:	2200      	movs	r2, #0
 8002624:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002628:	4807      	ldr	r0, [pc, #28]	; (8002648 <MF_mode_LED+0x38>)
 800262a:	f002 f9ad 	bl	8004988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800262e:	2200      	movs	r2, #0
 8002630:	2110      	movs	r1, #16
 8002632:	4805      	ldr	r0, [pc, #20]	; (8002648 <MF_mode_LED+0x38>)
 8002634:	f002 f9a8 	bl	8004988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002638:	2200      	movs	r2, #0
 800263a:	2120      	movs	r1, #32
 800263c:	4802      	ldr	r0, [pc, #8]	; (8002648 <MF_mode_LED+0x38>)
 800263e:	f002 f9a3 	bl	8004988 <HAL_GPIO_WritePin>
}
 8002642:	bf00      	nop
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	48000400 	.word	0x48000400

0800264c <ME_mode_LED>:

void ME_mode_LED(){
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002650:	2200      	movs	r2, #0
 8002652:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002656:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800265a:	f002 f995 	bl	8004988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800265e:	2201      	movs	r2, #1
 8002660:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002664:	4804      	ldr	r0, [pc, #16]	; (8002678 <ME_mode_LED+0x2c>)
 8002666:	f002 f98f 	bl	8004988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800266a:	2200      	movs	r2, #0
 800266c:	2110      	movs	r1, #16
 800266e:	4802      	ldr	r0, [pc, #8]	; (8002678 <ME_mode_LED+0x2c>)
 8002670:	f002 f98a 	bl	8004988 <HAL_GPIO_WritePin>
}
 8002674:	bf00      	nop
 8002676:	bd80      	pop	{r7, pc}
 8002678:	48000400 	.word	0x48000400

0800267c <MM_mode_LED>:

void MM_mode_LED(){
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002680:	2200      	movs	r2, #0
 8002682:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002686:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800268a:	f002 f97d 	bl	8004988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800268e:	2200      	movs	r2, #0
 8002690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002694:	4807      	ldr	r0, [pc, #28]	; (80026b4 <MM_mode_LED+0x38>)
 8002696:	f002 f977 	bl	8004988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800269a:	2201      	movs	r2, #1
 800269c:	2110      	movs	r1, #16
 800269e:	4805      	ldr	r0, [pc, #20]	; (80026b4 <MM_mode_LED+0x38>)
 80026a0:	f002 f972 	bl	8004988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80026a4:	2200      	movs	r2, #0
 80026a6:	2120      	movs	r1, #32
 80026a8:	4802      	ldr	r0, [pc, #8]	; (80026b4 <MM_mode_LED+0x38>)
 80026aa:	f002 f96d 	bl	8004988 <HAL_GPIO_WritePin>
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	48000400 	.word	0x48000400

080026b8 <HAL_ADC_ConvCpltCallback>:


// adc buffer filled by dma circular sampling
// data should not be processed in the interrupt, it makes rest of the
// progam inaccessible
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	adc_conv_complete = 1 ;
 80026c0:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <HAL_ADC_ConvCpltCallback+0x1c>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	701a      	strb	r2, [r3, #0]

}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	2000230a 	.word	0x2000230a

080026d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026dc:	b672      	cpsid	i
}
 80026de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026e0:	e7fe      	b.n	80026e0 <Error_Handler+0x8>
	...

080026e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ea:	4b0f      	ldr	r3, [pc, #60]	; (8002728 <HAL_MspInit+0x44>)
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	4a0e      	ldr	r2, [pc, #56]	; (8002728 <HAL_MspInit+0x44>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	6193      	str	r3, [r2, #24]
 80026f6:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <HAL_MspInit+0x44>)
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	607b      	str	r3, [r7, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002702:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_MspInit+0x44>)
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	4a08      	ldr	r2, [pc, #32]	; (8002728 <HAL_MspInit+0x44>)
 8002708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800270c:	61d3      	str	r3, [r2, #28]
 800270e:	4b06      	ldr	r3, [pc, #24]	; (8002728 <HAL_MspInit+0x44>)
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002716:	603b      	str	r3, [r7, #0]
 8002718:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800271a:	2007      	movs	r0, #7
 800271c:	f001 fd26 	bl	800416c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40021000 	.word	0x40021000

0800272c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b08a      	sub	sp, #40	; 0x28
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	f107 0314 	add.w	r3, r7, #20
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800274c:	d14c      	bne.n	80027e8 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800274e:	4b28      	ldr	r3, [pc, #160]	; (80027f0 <HAL_ADC_MspInit+0xc4>)
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	4a27      	ldr	r2, [pc, #156]	; (80027f0 <HAL_ADC_MspInit+0xc4>)
 8002754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002758:	6153      	str	r3, [r2, #20]
 800275a:	4b25      	ldr	r3, [pc, #148]	; (80027f0 <HAL_ADC_MspInit+0xc4>)
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002762:	613b      	str	r3, [r7, #16]
 8002764:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002766:	4b22      	ldr	r3, [pc, #136]	; (80027f0 <HAL_ADC_MspInit+0xc4>)
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	4a21      	ldr	r2, [pc, #132]	; (80027f0 <HAL_ADC_MspInit+0xc4>)
 800276c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002770:	6153      	str	r3, [r2, #20]
 8002772:	4b1f      	ldr	r3, [pc, #124]	; (80027f0 <HAL_ADC_MspInit+0xc4>)
 8002774:	695b      	ldr	r3, [r3, #20]
 8002776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800277e:	2301      	movs	r3, #1
 8002780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002782:	2303      	movs	r3, #3
 8002784:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278a:	f107 0314 	add.w	r3, r7, #20
 800278e:	4619      	mov	r1, r3
 8002790:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002794:	f001 ff56 	bl	8004644 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002798:	4b16      	ldr	r3, [pc, #88]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 800279a:	4a17      	ldr	r2, [pc, #92]	; (80027f8 <HAL_ADC_MspInit+0xcc>)
 800279c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800279e:	4b15      	ldr	r3, [pc, #84]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80027a4:	4b13      	ldr	r3, [pc, #76]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80027aa:	4b12      	ldr	r3, [pc, #72]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027ac:	2280      	movs	r2, #128	; 0x80
 80027ae:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027b0:	4b10      	ldr	r3, [pc, #64]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027b6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027b8:	4b0e      	ldr	r3, [pc, #56]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027be:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80027c0:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027c2:	2220      	movs	r2, #32
 80027c4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80027c6:	4b0b      	ldr	r3, [pc, #44]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80027cc:	4809      	ldr	r0, [pc, #36]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027ce:	f001 fd0e 	bl	80041ee <HAL_DMA_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 80027d8:	f7ff ff7e 	bl	80026d8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a05      	ldr	r2, [pc, #20]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027e0:	639a      	str	r2, [r3, #56]	; 0x38
 80027e2:	4a04      	ldr	r2, [pc, #16]	; (80027f4 <HAL_ADC_MspInit+0xc8>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027e8:	bf00      	nop
 80027ea:	3728      	adds	r7, #40	; 0x28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40021000 	.word	0x40021000
 80027f4:	20000148 	.word	0x20000148
 80027f8:	40020008 	.word	0x40020008

080027fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b087      	sub	sp, #28
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800280c:	d10c      	bne.n	8002828 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800280e:	4b1b      	ldr	r3, [pc, #108]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	4a1a      	ldr	r2, [pc, #104]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	61d3      	str	r3, [r2, #28]
 800281a:	4b18      	ldr	r3, [pc, #96]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	617b      	str	r3, [r7, #20]
 8002824:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002826:	e022      	b.n	800286e <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a14      	ldr	r2, [pc, #80]	; (8002880 <HAL_TIM_Base_MspInit+0x84>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d10c      	bne.n	800284c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002832:	4b12      	ldr	r3, [pc, #72]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	4a11      	ldr	r2, [pc, #68]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 8002838:	f043 0302 	orr.w	r3, r3, #2
 800283c:	61d3      	str	r3, [r2, #28]
 800283e:	4b0f      	ldr	r3, [pc, #60]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	613b      	str	r3, [r7, #16]
 8002848:	693b      	ldr	r3, [r7, #16]
}
 800284a:	e010      	b.n	800286e <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM4)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a0c      	ldr	r2, [pc, #48]	; (8002884 <HAL_TIM_Base_MspInit+0x88>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d10b      	bne.n	800286e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002856:	4b09      	ldr	r3, [pc, #36]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	4a08      	ldr	r2, [pc, #32]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 800285c:	f043 0304 	orr.w	r3, r3, #4
 8002860:	61d3      	str	r3, [r2, #28]
 8002862:	4b06      	ldr	r3, [pc, #24]	; (800287c <HAL_TIM_Base_MspInit+0x80>)
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f003 0304 	and.w	r3, r3, #4
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]
}
 800286e:	bf00      	nop
 8002870:	371c      	adds	r7, #28
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40021000 	.word	0x40021000
 8002880:	40000400 	.word	0x40000400
 8002884:	40000800 	.word	0x40000800

08002888 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08c      	sub	sp, #48	; 0x30
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002890:	f107 031c 	add.w	r3, r7, #28
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
 800289e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028a8:	d13a      	bne.n	8002920 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028aa:	4b42      	ldr	r3, [pc, #264]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	4a41      	ldr	r2, [pc, #260]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 80028b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028b4:	6153      	str	r3, [r2, #20]
 80028b6:	4b3f      	ldr	r3, [pc, #252]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028be:	61bb      	str	r3, [r7, #24]
 80028c0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c2:	4b3c      	ldr	r3, [pc, #240]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	4a3b      	ldr	r2, [pc, #236]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 80028c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028cc:	6153      	str	r3, [r2, #20]
 80028ce:	4b39      	ldr	r3, [pc, #228]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028d6:	617b      	str	r3, [r7, #20]
 80028d8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80028da:	2320      	movs	r3, #32
 80028dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028de:	2302      	movs	r3, #2
 80028e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e6:	2300      	movs	r3, #0
 80028e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028ea:	2301      	movs	r3, #1
 80028ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ee:	f107 031c 	add.w	r3, r7, #28
 80028f2:	4619      	mov	r1, r3
 80028f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f8:	f001 fea4 	bl	8004644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80028fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002902:	2302      	movs	r3, #2
 8002904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	2300      	movs	r3, #0
 8002908:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290a:	2300      	movs	r3, #0
 800290c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800290e:	2301      	movs	r3, #1
 8002910:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002912:	f107 031c 	add.w	r3, r7, #28
 8002916:	4619      	mov	r1, r3
 8002918:	4827      	ldr	r0, [pc, #156]	; (80029b8 <HAL_TIM_MspPostInit+0x130>)
 800291a:	f001 fe93 	bl	8004644 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800291e:	e044      	b.n	80029aa <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM3)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a25      	ldr	r2, [pc, #148]	; (80029bc <HAL_TIM_MspPostInit+0x134>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d11c      	bne.n	8002964 <HAL_TIM_MspPostInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800292a:	4b22      	ldr	r3, [pc, #136]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	4a21      	ldr	r2, [pc, #132]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 8002930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002934:	6153      	str	r3, [r2, #20]
 8002936:	4b1f      	ldr	r3, [pc, #124]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002942:	2302      	movs	r3, #2
 8002944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002946:	2302      	movs	r3, #2
 8002948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294e:	2300      	movs	r3, #0
 8002950:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002952:	2302      	movs	r3, #2
 8002954:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002956:	f107 031c 	add.w	r3, r7, #28
 800295a:	4619      	mov	r1, r3
 800295c:	4816      	ldr	r0, [pc, #88]	; (80029b8 <HAL_TIM_MspPostInit+0x130>)
 800295e:	f001 fe71 	bl	8004644 <HAL_GPIO_Init>
}
 8002962:	e022      	b.n	80029aa <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM4)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a15      	ldr	r2, [pc, #84]	; (80029c0 <HAL_TIM_MspPostInit+0x138>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d11d      	bne.n	80029aa <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800296e:	4b11      	ldr	r3, [pc, #68]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	4a10      	ldr	r2, [pc, #64]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 8002974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002978:	6153      	str	r3, [r2, #20]
 800297a:	4b0e      	ldr	r3, [pc, #56]	; (80029b4 <HAL_TIM_MspPostInit+0x12c>)
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002986:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800298a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	2302      	movs	r3, #2
 800298e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002994:	2300      	movs	r3, #0
 8002996:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002998:	230a      	movs	r3, #10
 800299a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299c:	f107 031c 	add.w	r3, r7, #28
 80029a0:	4619      	mov	r1, r3
 80029a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a6:	f001 fe4d 	bl	8004644 <HAL_GPIO_Init>
}
 80029aa:	bf00      	nop
 80029ac:	3730      	adds	r7, #48	; 0x30
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40021000 	.word	0x40021000
 80029b8:	48000400 	.word	0x48000400
 80029bc:	40000400 	.word	0x40000400
 80029c0:	40000800 	.word	0x40000800

080029c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08a      	sub	sp, #40	; 0x28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029cc:	f107 0314 	add.w	r3, r7, #20
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	605a      	str	r2, [r3, #4]
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	60da      	str	r2, [r3, #12]
 80029da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a1b      	ldr	r2, [pc, #108]	; (8002a50 <HAL_UART_MspInit+0x8c>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d130      	bne.n	8002a48 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029e6:	4b1b      	ldr	r3, [pc, #108]	; (8002a54 <HAL_UART_MspInit+0x90>)
 80029e8:	69db      	ldr	r3, [r3, #28]
 80029ea:	4a1a      	ldr	r2, [pc, #104]	; (8002a54 <HAL_UART_MspInit+0x90>)
 80029ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f0:	61d3      	str	r3, [r2, #28]
 80029f2:	4b18      	ldr	r3, [pc, #96]	; (8002a54 <HAL_UART_MspInit+0x90>)
 80029f4:	69db      	ldr	r3, [r3, #28]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029fe:	4b15      	ldr	r3, [pc, #84]	; (8002a54 <HAL_UART_MspInit+0x90>)
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	4a14      	ldr	r2, [pc, #80]	; (8002a54 <HAL_UART_MspInit+0x90>)
 8002a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a08:	6153      	str	r3, [r2, #20]
 8002a0a:	4b12      	ldr	r3, [pc, #72]	; (8002a54 <HAL_UART_MspInit+0x90>)
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002a16:	230c      	movs	r3, #12
 8002a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a22:	2300      	movs	r3, #0
 8002a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a26:	2307      	movs	r3, #7
 8002a28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2a:	f107 0314 	add.w	r3, r7, #20
 8002a2e:	4619      	mov	r1, r3
 8002a30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a34:	f001 fe06 	bl	8004644 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a38:	2200      	movs	r2, #0
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	2026      	movs	r0, #38	; 0x26
 8002a3e:	f001 fba0 	bl	8004182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a42:	2026      	movs	r0, #38	; 0x26
 8002a44:	f001 fbb9 	bl	80041ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a48:	bf00      	nop
 8002a4a:	3728      	adds	r7, #40	; 0x28
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40004400 	.word	0x40004400
 8002a54:	40021000 	.word	0x40021000

08002a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a5c:	e7fe      	b.n	8002a5c <NMI_Handler+0x4>

08002a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a62:	e7fe      	b.n	8002a62 <HardFault_Handler+0x4>

08002a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <MemManage_Handler+0x4>

08002a6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a6e:	e7fe      	b.n	8002a6e <BusFault_Handler+0x4>

08002a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a74:	e7fe      	b.n	8002a74 <UsageFault_Handler+0x4>

08002a76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a88:	bf00      	nop
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a92:	b480      	push	{r7}
 8002a94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a96:	bf00      	nop
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aa4:	f000 fa16 	bl	8002ed4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aa8:	bf00      	nop
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ab0:	4802      	ldr	r0, [pc, #8]	; (8002abc <DMA1_Channel1_IRQHandler+0x10>)
 8002ab2:	f001 fcb9 	bl	8004428 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20000148 	.word	0x20000148

08002ac0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET){
 8002ac4:	4b64      	ldr	r3, [pc, #400]	; (8002c58 <EXTI9_5_IRQHandler+0x198>)
 8002ac6:	695b      	ldr	r3, [r3, #20]
 8002ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d038      	beq.n	8002b42 <EXTI9_5_IRQHandler+0x82>

		if(HAL_GetTick() - ticks_pressed >= 20){
 8002ad0:	f000 fa14 	bl	8002efc <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	4b61      	ldr	r3, [pc, #388]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b13      	cmp	r3, #19
 8002ade:	d92c      	bls.n	8002b3a <EXTI9_5_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0){
 8002ae0:	4b5f      	ldr	r3, [pc, #380]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d112      	bne.n	8002b10 <EXTI9_5_IRQHandler+0x50>
 8002aea:	2140      	movs	r1, #64	; 0x40
 8002aec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002af0:	f001 ff32 	bl	8004958 <HAL_GPIO_ReadPin>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10a      	bne.n	8002b10 <EXTI9_5_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 8002afa:	4b59      	ldr	r3, [pc, #356]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8002b00:	f000 f9fc 	bl	8002efc <HAL_GetTick>
 8002b04:	4603      	mov	r3, r0
 8002b06:	4a55      	ldr	r2, [pc, #340]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002b08:	6013      	str	r3, [r2, #0]

				middle_button_pressed = 1;
 8002b0a:	4b56      	ldr	r3, [pc, #344]	; (8002c64 <EXTI9_5_IRQHandler+0x1a4>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_6) == 1 ){
 8002b10:	4b53      	ldr	r3, [pc, #332]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d10f      	bne.n	8002b3a <EXTI9_5_IRQHandler+0x7a>
 8002b1a:	2140      	movs	r1, #64	; 0x40
 8002b1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b20:	f001 ff1a 	bl	8004958 <HAL_GPIO_ReadPin>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d107      	bne.n	8002b3a <EXTI9_5_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 8002b2a:	f000 f9e7 	bl	8002efc <HAL_GetTick>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	4a4a      	ldr	r2, [pc, #296]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002b32:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8002b34:	4b4a      	ldr	r3, [pc, #296]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002b36:	2201      	movs	r2, #1
 8002b38:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6) ;
 8002b3a:	4b47      	ldr	r3, [pc, #284]	; (8002c58 <EXTI9_5_IRQHandler+0x198>)
 8002b3c:	2240      	movs	r2, #64	; 0x40
 8002b3e:	615a      	str	r2, [r3, #20]
 8002b40:	e07d      	b.n	8002c3e <EXTI9_5_IRQHandler+0x17e>
	}
	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 8002b42:	4b45      	ldr	r3, [pc, #276]	; (8002c58 <EXTI9_5_IRQHandler+0x198>)
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d038      	beq.n	8002bc0 <EXTI9_5_IRQHandler+0x100>

			if(HAL_GetTick() - ticks_pressed >= 20){
 8002b4e:	f000 f9d5 	bl	8002efc <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	4b41      	ldr	r3, [pc, #260]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b13      	cmp	r3, #19
 8002b5c:	d92c      	bls.n	8002bb8 <EXTI9_5_IRQHandler+0xf8>
				// stable low state
				if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0){
 8002b5e:	4b40      	ldr	r3, [pc, #256]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d112      	bne.n	8002b8e <EXTI9_5_IRQHandler+0xce>
 8002b68:	2180      	movs	r1, #128	; 0x80
 8002b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b6e:	f001 fef3 	bl	8004958 <HAL_GPIO_ReadPin>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d10a      	bne.n	8002b8e <EXTI9_5_IRQHandler+0xce>
					button_state =0 ; // stable low reached
 8002b78:	4b39      	ldr	r3, [pc, #228]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	701a      	strb	r2, [r3, #0]
					ticks_pressed = HAL_GetTick() ;
 8002b7e:	f000 f9bd 	bl	8002efc <HAL_GetTick>
 8002b82:	4603      	mov	r3, r0
 8002b84:	4a35      	ldr	r2, [pc, #212]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002b86:	6013      	str	r3, [r2, #0]

					right_button_pressed = 1;
 8002b88:	4b37      	ldr	r3, [pc, #220]	; (8002c68 <EXTI9_5_IRQHandler+0x1a8>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	701a      	strb	r2, [r3, #0]
				}

				// stable high state
				if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_7) == 1 ){
 8002b8e:	4b34      	ldr	r3, [pc, #208]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10f      	bne.n	8002bb8 <EXTI9_5_IRQHandler+0xf8>
 8002b98:	2180      	movs	r1, #128	; 0x80
 8002b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b9e:	f001 fedb 	bl	8004958 <HAL_GPIO_ReadPin>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d107      	bne.n	8002bb8 <EXTI9_5_IRQHandler+0xf8>
					ticks_pressed = HAL_GetTick() ;
 8002ba8:	f000 f9a8 	bl	8002efc <HAL_GetTick>
 8002bac:	4603      	mov	r3, r0
 8002bae:	4a2b      	ldr	r2, [pc, #172]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002bb0:	6013      	str	r3, [r2, #0]
					button_state =1 ; // stable high state
 8002bb2:	4b2b      	ldr	r3, [pc, #172]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	701a      	strb	r2, [r3, #0]

				}
			}


			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 8002bb8:	4b27      	ldr	r3, [pc, #156]	; (8002c58 <EXTI9_5_IRQHandler+0x198>)
 8002bba:	2280      	movs	r2, #128	; 0x80
 8002bbc:	615a      	str	r2, [r3, #20]
 8002bbe:	e03e      	b.n	8002c3e <EXTI9_5_IRQHandler+0x17e>
	}
	else{
		if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET){
 8002bc0:	4b25      	ldr	r3, [pc, #148]	; (8002c58 <EXTI9_5_IRQHandler+0x198>)
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d038      	beq.n	8002c3e <EXTI9_5_IRQHandler+0x17e>

				if(HAL_GetTick() - ticks_pressed >= 20){
 8002bcc:	f000 f996 	bl	8002efc <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	4b22      	ldr	r3, [pc, #136]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b13      	cmp	r3, #19
 8002bda:	d92c      	bls.n	8002c36 <EXTI9_5_IRQHandler+0x176>
					// stable low state
					if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == 0){
 8002bdc:	4b20      	ldr	r3, [pc, #128]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d112      	bne.n	8002c0c <EXTI9_5_IRQHandler+0x14c>
 8002be6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bea:	4820      	ldr	r0, [pc, #128]	; (8002c6c <EXTI9_5_IRQHandler+0x1ac>)
 8002bec:	f001 feb4 	bl	8004958 <HAL_GPIO_ReadPin>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10a      	bne.n	8002c0c <EXTI9_5_IRQHandler+0x14c>
						button_state =0 ; // stable low reached
 8002bf6:	4b1a      	ldr	r3, [pc, #104]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]
						ticks_pressed = HAL_GetTick() ;
 8002bfc:	f000 f97e 	bl	8002efc <HAL_GetTick>
 8002c00:	4603      	mov	r3, r0
 8002c02:	4a16      	ldr	r2, [pc, #88]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002c04:	6013      	str	r3, [r2, #0]

						left_button_pressed = 1;
 8002c06:	4b1a      	ldr	r3, [pc, #104]	; (8002c70 <EXTI9_5_IRQHandler+0x1b0>)
 8002c08:	2201      	movs	r2, #1
 8002c0a:	701a      	strb	r2, [r3, #0]
					}

					// stable high state
					if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_8) == 1 ){
 8002c0c:	4b14      	ldr	r3, [pc, #80]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10f      	bne.n	8002c36 <EXTI9_5_IRQHandler+0x176>
 8002c16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c1a:	4814      	ldr	r0, [pc, #80]	; (8002c6c <EXTI9_5_IRQHandler+0x1ac>)
 8002c1c:	f001 fe9c 	bl	8004958 <HAL_GPIO_ReadPin>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d107      	bne.n	8002c36 <EXTI9_5_IRQHandler+0x176>
						ticks_pressed = HAL_GetTick() ;
 8002c26:	f000 f969 	bl	8002efc <HAL_GetTick>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	4a0b      	ldr	r2, [pc, #44]	; (8002c5c <EXTI9_5_IRQHandler+0x19c>)
 8002c2e:	6013      	str	r3, [r2, #0]
						button_state =1 ; // stable high state
 8002c30:	4b0b      	ldr	r3, [pc, #44]	; (8002c60 <EXTI9_5_IRQHandler+0x1a0>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	701a      	strb	r2, [r3, #0]

					}
				}
				__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8) ;
 8002c36:	4b08      	ldr	r3, [pc, #32]	; (8002c58 <EXTI9_5_IRQHandler+0x198>)
 8002c38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c3c:	615a      	str	r2, [r3, #20]
			}
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002c3e:	2040      	movs	r0, #64	; 0x40
 8002c40:	f001 feba 	bl	80049b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002c44:	2080      	movs	r0, #128	; 0x80
 8002c46:	f001 feb7 	bl	80049b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002c4a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c4e:	f001 feb3 	bl	80049b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002c52:	bf00      	nop
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40010400 	.word	0x40010400
 8002c5c:	20002368 	.word	0x20002368
 8002c60:	2000006b 	.word	0x2000006b
 8002c64:	2000236c 	.word	0x2000236c
 8002c68:	2000236d 	.word	0x2000236d
 8002c6c:	48000400 	.word	0x48000400
 8002c70:	2000236e 	.word	0x2000236e

08002c74 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c78:	4802      	ldr	r0, [pc, #8]	; (8002c84 <USART2_IRQHandler+0x10>)
 8002c7a:	f004 fd75 	bl	8007768 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000270 	.word	0x20000270

08002c88 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]
 8002c98:	e00a      	b.n	8002cb0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c9a:	f3af 8000 	nop.w
 8002c9e:	4601      	mov	r1, r0
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	60ba      	str	r2, [r7, #8]
 8002ca6:	b2ca      	uxtb	r2, r1
 8002ca8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	3301      	adds	r3, #1
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	dbf0      	blt.n	8002c9a <_read+0x12>
  }

  return len;
 8002cb8:	687b      	ldr	r3, [r7, #4]
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3718      	adds	r7, #24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b086      	sub	sp, #24
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	60f8      	str	r0, [r7, #12]
 8002cca:	60b9      	str	r1, [r7, #8]
 8002ccc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cce:	2300      	movs	r3, #0
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	e009      	b.n	8002ce8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	1c5a      	adds	r2, r3, #1
 8002cd8:	60ba      	str	r2, [r7, #8]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	dbf1      	blt.n	8002cd4 <_write+0x12>
  }
  return len;
 8002cf0:	687b      	ldr	r3, [r7, #4]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <_close>:

int _close(int file)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
 8002d1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d22:	605a      	str	r2, [r3, #4]
  return 0;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <_isatty>:

int _isatty(int file)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d3a:	2301      	movs	r3, #1
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3714      	adds	r7, #20
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
	...

08002d64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d6c:	4a14      	ldr	r2, [pc, #80]	; (8002dc0 <_sbrk+0x5c>)
 8002d6e:	4b15      	ldr	r3, [pc, #84]	; (8002dc4 <_sbrk+0x60>)
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d78:	4b13      	ldr	r3, [pc, #76]	; (8002dc8 <_sbrk+0x64>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d102      	bne.n	8002d86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d80:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <_sbrk+0x64>)
 8002d82:	4a12      	ldr	r2, [pc, #72]	; (8002dcc <_sbrk+0x68>)
 8002d84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d86:	4b10      	ldr	r3, [pc, #64]	; (8002dc8 <_sbrk+0x64>)
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d207      	bcs.n	8002da4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d94:	f005 ff50 	bl	8008c38 <__errno>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	220c      	movs	r2, #12
 8002d9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002da2:	e009      	b.n	8002db8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002da4:	4b08      	ldr	r3, [pc, #32]	; (8002dc8 <_sbrk+0x64>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002daa:	4b07      	ldr	r3, [pc, #28]	; (8002dc8 <_sbrk+0x64>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4413      	add	r3, r2
 8002db2:	4a05      	ldr	r2, [pc, #20]	; (8002dc8 <_sbrk+0x64>)
 8002db4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002db6:	68fb      	ldr	r3, [r7, #12]
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3718      	adds	r7, #24
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	20010000 	.word	0x20010000
 8002dc4:	00000400 	.word	0x00000400
 8002dc8:	20002370 	.word	0x20002370
 8002dcc:	20002388 	.word	0x20002388

08002dd0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002dd4:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <SystemInit+0x20>)
 8002dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dda:	4a05      	ldr	r2, [pc, #20]	; (8002df0 <SystemInit+0x20>)
 8002ddc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002de0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002de4:	bf00      	nop
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	e000ed00 	.word	0xe000ed00

08002df4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002df4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e2c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002df8:	f7ff ffea 	bl	8002dd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002dfc:	480c      	ldr	r0, [pc, #48]	; (8002e30 <LoopForever+0x6>)
  ldr r1, =_edata
 8002dfe:	490d      	ldr	r1, [pc, #52]	; (8002e34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e00:	4a0d      	ldr	r2, [pc, #52]	; (8002e38 <LoopForever+0xe>)
  movs r3, #0
 8002e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e04:	e002      	b.n	8002e0c <LoopCopyDataInit>

08002e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e0a:	3304      	adds	r3, #4

08002e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e10:	d3f9      	bcc.n	8002e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e12:	4a0a      	ldr	r2, [pc, #40]	; (8002e3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e14:	4c0a      	ldr	r4, [pc, #40]	; (8002e40 <LoopForever+0x16>)
  movs r3, #0
 8002e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e18:	e001      	b.n	8002e1e <LoopFillZerobss>

08002e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e1c:	3204      	adds	r2, #4

08002e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e20:	d3fb      	bcc.n	8002e1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e22:	f005 ff0f 	bl	8008c44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002e26:	f7fe fea3 	bl	8001b70 <main>

08002e2a <LoopForever>:

LoopForever:
    b LoopForever
 8002e2a:	e7fe      	b.n	8002e2a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e2c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e34:	200000dc 	.word	0x200000dc
  ldr r2, =_sidata
 8002e38:	0800a538 	.word	0x0800a538
  ldr r2, =_sbss
 8002e3c:	200000dc 	.word	0x200000dc
  ldr r4, =_ebss
 8002e40:	20002388 	.word	0x20002388

08002e44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e44:	e7fe      	b.n	8002e44 <ADC1_2_IRQHandler>
	...

08002e48 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e4c:	4b08      	ldr	r3, [pc, #32]	; (8002e70 <HAL_Init+0x28>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a07      	ldr	r2, [pc, #28]	; (8002e70 <HAL_Init+0x28>)
 8002e52:	f043 0310 	orr.w	r3, r3, #16
 8002e56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e58:	2003      	movs	r0, #3
 8002e5a:	f001 f987 	bl	800416c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e5e:	2000      	movs	r0, #0
 8002e60:	f000 f808 	bl	8002e74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e64:	f7ff fc3e 	bl	80026e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40022000 	.word	0x40022000

08002e74 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e7c:	4b12      	ldr	r3, [pc, #72]	; (8002ec8 <HAL_InitTick+0x54>)
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	4b12      	ldr	r3, [pc, #72]	; (8002ecc <HAL_InitTick+0x58>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	4619      	mov	r1, r3
 8002e86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e92:	4618      	mov	r0, r3
 8002e94:	f001 f99f 	bl	80041d6 <HAL_SYSTICK_Config>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e00e      	b.n	8002ec0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2b0f      	cmp	r3, #15
 8002ea6:	d80a      	bhi.n	8002ebe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb0:	f001 f967 	bl	8004182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002eb4:	4a06      	ldr	r2, [pc, #24]	; (8002ed0 <HAL_InitTick+0x5c>)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	e000      	b.n	8002ec0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	2000006c 	.word	0x2000006c
 8002ecc:	20000074 	.word	0x20000074
 8002ed0:	20000070 	.word	0x20000070

08002ed4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <HAL_IncTick+0x20>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	461a      	mov	r2, r3
 8002ede:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <HAL_IncTick+0x24>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	4a04      	ldr	r2, [pc, #16]	; (8002ef8 <HAL_IncTick+0x24>)
 8002ee6:	6013      	str	r3, [r2, #0]
}
 8002ee8:	bf00      	nop
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	20000074 	.word	0x20000074
 8002ef8:	20002374 	.word	0x20002374

08002efc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  return uwTick;  
 8002f00:	4b03      	ldr	r3, [pc, #12]	; (8002f10 <HAL_GetTick+0x14>)
 8002f02:	681b      	ldr	r3, [r3, #0]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20002374 	.word	0x20002374

08002f14 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f1c:	f7ff ffee 	bl	8002efc <HAL_GetTick>
 8002f20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2c:	d005      	beq.n	8002f3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <HAL_Delay+0x44>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	461a      	mov	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	4413      	add	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002f3a:	bf00      	nop
 8002f3c:	f7ff ffde 	bl	8002efc <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	68fa      	ldr	r2, [r7, #12]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d8f7      	bhi.n	8002f3c <HAL_Delay+0x28>
  {
  }
}
 8002f4c:	bf00      	nop
 8002f4e:	bf00      	nop
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000074 	.word	0x20000074

08002f5c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b09a      	sub	sp, #104	; 0x68
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002f92:	2300      	movs	r3, #0
 8002f94:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e1e3      	b.n	800336c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d176      	bne.n	80030a4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d152      	bne.n	8003064 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f7ff fba7 	bl	800272c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d13b      	bne.n	8003064 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 ff87 	bl	8003f00 <ADC_Disable>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffc:	f003 0310 	and.w	r3, r3, #16
 8003000:	2b00      	cmp	r3, #0
 8003002:	d12f      	bne.n	8003064 <HAL_ADC_Init+0xe0>
 8003004:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003008:	2b00      	cmp	r3, #0
 800300a:	d12b      	bne.n	8003064 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003014:	f023 0302 	bic.w	r3, r3, #2
 8003018:	f043 0202 	orr.w	r2, r3, #2
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689a      	ldr	r2, [r3, #8]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800302e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800303e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003040:	4b92      	ldr	r3, [pc, #584]	; (800328c <HAL_ADC_Init+0x308>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a92      	ldr	r2, [pc, #584]	; (8003290 <HAL_ADC_Init+0x30c>)
 8003046:	fba2 2303 	umull	r2, r3, r2, r3
 800304a:	0c9a      	lsrs	r2, r3, #18
 800304c:	4613      	mov	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	4413      	add	r3, r2
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003056:	e002      	b.n	800305e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	3b01      	subs	r3, #1
 800305c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1f9      	bne.n	8003058 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d007      	beq.n	8003082 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800307c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003080:	d110      	bne.n	80030a4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	f023 0312 	bic.w	r3, r3, #18
 800308a:	f043 0210 	orr.w	r2, r3, #16
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003096:	f043 0201 	orr.w	r2, r3, #1
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a8:	f003 0310 	and.w	r3, r3, #16
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f040 8150 	bne.w	8003352 <HAL_ADC_Init+0x3ce>
 80030b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f040 814b 	bne.w	8003352 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f040 8143 	bne.w	8003352 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80030d4:	f043 0202 	orr.w	r2, r3, #2
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030e4:	d004      	beq.n	80030f0 <HAL_ADC_Init+0x16c>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a6a      	ldr	r2, [pc, #424]	; (8003294 <HAL_ADC_Init+0x310>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d101      	bne.n	80030f4 <HAL_ADC_Init+0x170>
 80030f0:	4b69      	ldr	r3, [pc, #420]	; (8003298 <HAL_ADC_Init+0x314>)
 80030f2:	e000      	b.n	80030f6 <HAL_ADC_Init+0x172>
 80030f4:	4b69      	ldr	r3, [pc, #420]	; (800329c <HAL_ADC_Init+0x318>)
 80030f6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003100:	d102      	bne.n	8003108 <HAL_ADC_Init+0x184>
 8003102:	4b64      	ldr	r3, [pc, #400]	; (8003294 <HAL_ADC_Init+0x310>)
 8003104:	60fb      	str	r3, [r7, #12]
 8003106:	e01a      	b.n	800313e <HAL_ADC_Init+0x1ba>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a61      	ldr	r2, [pc, #388]	; (8003294 <HAL_ADC_Init+0x310>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d103      	bne.n	800311a <HAL_ADC_Init+0x196>
 8003112:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	e011      	b.n	800313e <HAL_ADC_Init+0x1ba>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a60      	ldr	r2, [pc, #384]	; (80032a0 <HAL_ADC_Init+0x31c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d102      	bne.n	800312a <HAL_ADC_Init+0x1a6>
 8003124:	4b5f      	ldr	r3, [pc, #380]	; (80032a4 <HAL_ADC_Init+0x320>)
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	e009      	b.n	800313e <HAL_ADC_Init+0x1ba>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a5d      	ldr	r2, [pc, #372]	; (80032a4 <HAL_ADC_Init+0x320>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d102      	bne.n	800313a <HAL_ADC_Init+0x1b6>
 8003134:	4b5a      	ldr	r3, [pc, #360]	; (80032a0 <HAL_ADC_Init+0x31c>)
 8003136:	60fb      	str	r3, [r7, #12]
 8003138:	e001      	b.n	800313e <HAL_ADC_Init+0x1ba>
 800313a:	2300      	movs	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f003 0303 	and.w	r3, r3, #3
 8003148:	2b01      	cmp	r3, #1
 800314a:	d108      	bne.n	800315e <HAL_ADC_Init+0x1da>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b01      	cmp	r3, #1
 8003158:	d101      	bne.n	800315e <HAL_ADC_Init+0x1da>
 800315a:	2301      	movs	r3, #1
 800315c:	e000      	b.n	8003160 <HAL_ADC_Init+0x1dc>
 800315e:	2300      	movs	r3, #0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d11c      	bne.n	800319e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003164:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003166:	2b00      	cmp	r3, #0
 8003168:	d010      	beq.n	800318c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 0303 	and.w	r3, r3, #3
 8003172:	2b01      	cmp	r3, #1
 8003174:	d107      	bne.n	8003186 <HAL_ADC_Init+0x202>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b01      	cmp	r3, #1
 8003180:	d101      	bne.n	8003186 <HAL_ADC_Init+0x202>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <HAL_ADC_Init+0x204>
 8003186:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003188:	2b00      	cmp	r3, #0
 800318a:	d108      	bne.n	800319e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800318c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	431a      	orrs	r2, r3
 800319a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800319c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	7e5b      	ldrb	r3, [r3, #25]
 80031a2:	035b      	lsls	r3, r3, #13
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031a8:	2a01      	cmp	r2, #1
 80031aa:	d002      	beq.n	80031b2 <HAL_ADC_Init+0x22e>
 80031ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031b0:	e000      	b.n	80031b4 <HAL_ADC_Init+0x230>
 80031b2:	2200      	movs	r2, #0
 80031b4:	431a      	orrs	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	431a      	orrs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031c4:	4313      	orrs	r3, r2
 80031c6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d11b      	bne.n	800320a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	7e5b      	ldrb	r3, [r3, #25]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d109      	bne.n	80031ee <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	3b01      	subs	r3, #1
 80031e0:	045a      	lsls	r2, r3, #17
 80031e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ea:	663b      	str	r3, [r7, #96]	; 0x60
 80031ec:	e00d      	b.n	800320a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80031f6:	f043 0220 	orr.w	r2, r3, #32
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003202:	f043 0201 	orr.w	r2, r3, #1
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320e:	2b01      	cmp	r3, #1
 8003210:	d054      	beq.n	80032bc <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a22      	ldr	r2, [pc, #136]	; (80032a0 <HAL_ADC_Init+0x31c>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d004      	beq.n	8003226 <HAL_ADC_Init+0x2a2>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a20      	ldr	r2, [pc, #128]	; (80032a4 <HAL_ADC_Init+0x320>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d140      	bne.n	80032a8 <HAL_ADC_Init+0x324>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800322e:	d02a      	beq.n	8003286 <HAL_ADC_Init+0x302>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003238:	d022      	beq.n	8003280 <HAL_ADC_Init+0x2fc>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8003242:	d01a      	beq.n	800327a <HAL_ADC_Init+0x2f6>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 800324c:	d012      	beq.n	8003274 <HAL_ADC_Init+0x2f0>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003252:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8003256:	d00a      	beq.n	800326e <HAL_ADC_Init+0x2ea>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800325c:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8003260:	d002      	beq.n	8003268 <HAL_ADC_Init+0x2e4>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003266:	e023      	b.n	80032b0 <HAL_ADC_Init+0x32c>
 8003268:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800326c:	e020      	b.n	80032b0 <HAL_ADC_Init+0x32c>
 800326e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003272:	e01d      	b.n	80032b0 <HAL_ADC_Init+0x32c>
 8003274:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003278:	e01a      	b.n	80032b0 <HAL_ADC_Init+0x32c>
 800327a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800327e:	e017      	b.n	80032b0 <HAL_ADC_Init+0x32c>
 8003280:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8003284:	e014      	b.n	80032b0 <HAL_ADC_Init+0x32c>
 8003286:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800328a:	e011      	b.n	80032b0 <HAL_ADC_Init+0x32c>
 800328c:	2000006c 	.word	0x2000006c
 8003290:	431bde83 	.word	0x431bde83
 8003294:	50000100 	.word	0x50000100
 8003298:	50000300 	.word	0x50000300
 800329c:	50000700 	.word	0x50000700
 80032a0:	50000400 	.word	0x50000400
 80032a4:	50000500 	.word	0x50000500
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80032b4:	4313      	orrs	r3, r2
 80032b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80032b8:	4313      	orrs	r3, r2
 80032ba:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 030c 	and.w	r3, r3, #12
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d114      	bne.n	80032f4 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6812      	ldr	r2, [r2, #0]
 80032d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032d8:	f023 0302 	bic.w	r3, r3, #2
 80032dc:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	7e1b      	ldrb	r3, [r3, #24]
 80032e2:	039a      	lsls	r2, r3, #14
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	4313      	orrs	r3, r2
 80032ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80032f0:	4313      	orrs	r3, r2
 80032f2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	4b1e      	ldr	r3, [pc, #120]	; (8003374 <HAL_ADC_Init+0x3f0>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6812      	ldr	r2, [r2, #0]
 8003302:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003304:	430b      	orrs	r3, r1
 8003306:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d10c      	bne.n	800332a <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003316:	f023 010f 	bic.w	r1, r3, #15
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	1e5a      	subs	r2, r3, #1
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	631a      	str	r2, [r3, #48]	; 0x30
 8003328:	e007      	b.n	800333a <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 020f 	bic.w	r2, r2, #15
 8003338:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003344:	f023 0303 	bic.w	r3, r3, #3
 8003348:	f043 0201 	orr.w	r2, r3, #1
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	641a      	str	r2, [r3, #64]	; 0x40
 8003350:	e00a      	b.n	8003368 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003356:	f023 0312 	bic.w	r3, r3, #18
 800335a:	f043 0210 	orr.w	r2, r3, #16
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8003362:	2301      	movs	r3, #1
 8003364:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003368:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800336c:	4618      	mov	r0, r3
 800336e:	3768      	adds	r7, #104	; 0x68
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	fff0c007 	.word	0xfff0c007

08003378 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003384:	2300      	movs	r3, #0
 8003386:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f003 0304 	and.w	r3, r3, #4
 8003392:	2b00      	cmp	r3, #0
 8003394:	f040 80f7 	bne.w	8003586 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_ADC_Start_DMA+0x2e>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e0f2      	b.n	800358c <HAL_ADC_Start_DMA+0x214>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033b6:	d004      	beq.n	80033c2 <HAL_ADC_Start_DMA+0x4a>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a75      	ldr	r2, [pc, #468]	; (8003594 <HAL_ADC_Start_DMA+0x21c>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d109      	bne.n	80033d6 <HAL_ADC_Start_DMA+0x5e>
 80033c2:	4b75      	ldr	r3, [pc, #468]	; (8003598 <HAL_ADC_Start_DMA+0x220>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f003 031f 	and.w	r3, r3, #31
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	bf0c      	ite	eq
 80033ce:	2301      	moveq	r3, #1
 80033d0:	2300      	movne	r3, #0
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	e008      	b.n	80033e8 <HAL_ADC_Start_DMA+0x70>
 80033d6:	4b71      	ldr	r3, [pc, #452]	; (800359c <HAL_ADC_Start_DMA+0x224>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 031f 	and.w	r3, r3, #31
 80033de:	2b00      	cmp	r3, #0
 80033e0:	bf0c      	ite	eq
 80033e2:	2301      	moveq	r3, #1
 80033e4:	2300      	movne	r3, #0
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 80c5 	beq.w	8003578 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80033ee:	68f8      	ldr	r0, [r7, #12]
 80033f0:	f000 fd22 	bl	8003e38 <ADC_Enable>
 80033f4:	4603      	mov	r3, r0
 80033f6:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80033f8:	7dfb      	ldrb	r3, [r7, #23]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f040 80b7 	bne.w	800356e <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003404:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003408:	f023 0301 	bic.w	r3, r3, #1
 800340c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800341c:	d004      	beq.n	8003428 <HAL_ADC_Start_DMA+0xb0>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a5c      	ldr	r2, [pc, #368]	; (8003594 <HAL_ADC_Start_DMA+0x21c>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d106      	bne.n	8003436 <HAL_ADC_Start_DMA+0xbe>
 8003428:	4b5b      	ldr	r3, [pc, #364]	; (8003598 <HAL_ADC_Start_DMA+0x220>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 031f 	and.w	r3, r3, #31
 8003430:	2b00      	cmp	r3, #0
 8003432:	d010      	beq.n	8003456 <HAL_ADC_Start_DMA+0xde>
 8003434:	e005      	b.n	8003442 <HAL_ADC_Start_DMA+0xca>
 8003436:	4b59      	ldr	r3, [pc, #356]	; (800359c <HAL_ADC_Start_DMA+0x224>)
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f003 031f 	and.w	r3, r3, #31
 800343e:	2b00      	cmp	r3, #0
 8003440:	d009      	beq.n	8003456 <HAL_ADC_Start_DMA+0xde>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800344a:	d004      	beq.n	8003456 <HAL_ADC_Start_DMA+0xde>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a53      	ldr	r2, [pc, #332]	; (80035a0 <HAL_ADC_Start_DMA+0x228>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d115      	bne.n	8003482 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d036      	beq.n	80034de <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003478:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003480:	e02d      	b.n	80034de <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003496:	d004      	beq.n	80034a2 <HAL_ADC_Start_DMA+0x12a>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a3d      	ldr	r2, [pc, #244]	; (8003594 <HAL_ADC_Start_DMA+0x21c>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d10a      	bne.n	80034b8 <HAL_ADC_Start_DMA+0x140>
 80034a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	bf14      	ite	ne
 80034b0:	2301      	movne	r3, #1
 80034b2:	2300      	moveq	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	e008      	b.n	80034ca <HAL_ADC_Start_DMA+0x152>
 80034b8:	4b39      	ldr	r3, [pc, #228]	; (80035a0 <HAL_ADC_Start_DMA+0x228>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	bf14      	ite	ne
 80034c4:	2301      	movne	r3, #1
 80034c6:	2300      	moveq	r3, #0
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d007      	beq.n	80034de <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034ea:	d106      	bne.n	80034fa <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f0:	f023 0206 	bic.w	r2, r3, #6
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	645a      	str	r2, [r3, #68]	; 0x44
 80034f8:	e002      	b.n	8003500 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800350c:	4a25      	ldr	r2, [pc, #148]	; (80035a4 <HAL_ADC_Start_DMA+0x22c>)
 800350e:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003514:	4a24      	ldr	r2, [pc, #144]	; (80035a8 <HAL_ADC_Start_DMA+0x230>)
 8003516:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800351c:	4a23      	ldr	r2, [pc, #140]	; (80035ac <HAL_ADC_Start_DMA+0x234>)
 800351e:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	221c      	movs	r2, #28
 8003526:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 0210 	orr.w	r2, r2, #16
 8003536:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68da      	ldr	r2, [r3, #12]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0201 	orr.w	r2, r2, #1
 8003546:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	3340      	adds	r3, #64	; 0x40
 8003552:	4619      	mov	r1, r3
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f000 fe90 	bl	800427c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f042 0204 	orr.w	r2, r2, #4
 800356a:	609a      	str	r2, [r3, #8]
 800356c:	e00d      	b.n	800358a <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003576:	e008      	b.n	800358a <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003584:	e001      	b.n	800358a <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003586:	2302      	movs	r3, #2
 8003588:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800358a:	7dfb      	ldrb	r3, [r7, #23]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3718      	adds	r7, #24
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	50000100 	.word	0x50000100
 8003598:	50000300 	.word	0x50000300
 800359c:	50000700 	.word	0x50000700
 80035a0:	50000400 	.word	0x50000400
 80035a4:	08003d6d 	.word	0x08003d6d
 80035a8:	08003de7 	.word	0x08003de7
 80035ac:	08003e03 	.word	0x08003e03

080035b0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b09b      	sub	sp, #108	; 0x6c
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035ba:	2300      	movs	r3, #0
 80035bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80035c0:	2300      	movs	r3, #0
 80035c2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d101      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x22>
 80035ce:	2302      	movs	r3, #2
 80035d0:	e2ca      	b.n	8003b68 <HAL_ADC_ConfigChannel+0x5b8>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f040 82ae 	bne.w	8003b46 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b04      	cmp	r3, #4
 80035f0:	d81c      	bhi.n	800362c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	4413      	add	r3, r2
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	461a      	mov	r2, r3
 8003606:	231f      	movs	r3, #31
 8003608:	4093      	lsls	r3, r2
 800360a:	43db      	mvns	r3, r3
 800360c:	4019      	ands	r1, r3
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	6818      	ldr	r0, [r3, #0]
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	4613      	mov	r3, r2
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	4413      	add	r3, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	fa00 f203 	lsl.w	r2, r0, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	631a      	str	r2, [r3, #48]	; 0x30
 800362a:	e063      	b.n	80036f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2b09      	cmp	r3, #9
 8003632:	d81e      	bhi.n	8003672 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685a      	ldr	r2, [r3, #4]
 800363e:	4613      	mov	r3, r2
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	4413      	add	r3, r2
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	3b1e      	subs	r3, #30
 8003648:	221f      	movs	r2, #31
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	43db      	mvns	r3, r3
 8003650:	4019      	ands	r1, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	4613      	mov	r3, r2
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	4413      	add	r3, r2
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	3b1e      	subs	r3, #30
 8003664:	fa00 f203 	lsl.w	r2, r0, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	635a      	str	r2, [r3, #52]	; 0x34
 8003670:	e040      	b.n	80036f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b0e      	cmp	r3, #14
 8003678:	d81e      	bhi.n	80036b8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	4613      	mov	r3, r2
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	4413      	add	r3, r2
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	3b3c      	subs	r3, #60	; 0x3c
 800368e:	221f      	movs	r2, #31
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	43db      	mvns	r3, r3
 8003696:	4019      	ands	r1, r3
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	6818      	ldr	r0, [r3, #0]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	4613      	mov	r3, r2
 80036a2:	005b      	lsls	r3, r3, #1
 80036a4:	4413      	add	r3, r2
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	3b3c      	subs	r3, #60	; 0x3c
 80036aa:	fa00 f203 	lsl.w	r2, r0, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	639a      	str	r2, [r3, #56]	; 0x38
 80036b6:	e01d      	b.n	80036f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685a      	ldr	r2, [r3, #4]
 80036c2:	4613      	mov	r3, r2
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	4413      	add	r3, r2
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	3b5a      	subs	r3, #90	; 0x5a
 80036cc:	221f      	movs	r2, #31
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	4019      	ands	r1, r3
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	6818      	ldr	r0, [r3, #0]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	4613      	mov	r3, r2
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	4413      	add	r3, r2
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	3b5a      	subs	r3, #90	; 0x5a
 80036e8:	fa00 f203 	lsl.w	r2, r0, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 030c 	and.w	r3, r3, #12
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f040 80e5 	bne.w	80038ce <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2b09      	cmp	r3, #9
 800370a:	d91c      	bls.n	8003746 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	6999      	ldr	r1, [r3, #24]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	4613      	mov	r3, r2
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	4413      	add	r3, r2
 800371c:	3b1e      	subs	r3, #30
 800371e:	2207      	movs	r2, #7
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	43db      	mvns	r3, r3
 8003726:	4019      	ands	r1, r3
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	6898      	ldr	r0, [r3, #8]
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	4613      	mov	r3, r2
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	4413      	add	r3, r2
 8003736:	3b1e      	subs	r3, #30
 8003738:	fa00 f203 	lsl.w	r2, r0, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	430a      	orrs	r2, r1
 8003742:	619a      	str	r2, [r3, #24]
 8003744:	e019      	b.n	800377a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	6959      	ldr	r1, [r3, #20]
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4613      	mov	r3, r2
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	4413      	add	r3, r2
 8003756:	2207      	movs	r2, #7
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	4019      	ands	r1, r3
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	6898      	ldr	r0, [r3, #8]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	4613      	mov	r3, r2
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	4413      	add	r3, r2
 800376e:	fa00 f203 	lsl.w	r2, r0, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	695a      	ldr	r2, [r3, #20]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	08db      	lsrs	r3, r3, #3
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	005b      	lsls	r3, r3, #1
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	3b01      	subs	r3, #1
 8003798:	2b03      	cmp	r3, #3
 800379a:	d84f      	bhi.n	800383c <HAL_ADC_ConfigChannel+0x28c>
 800379c:	a201      	add	r2, pc, #4	; (adr r2, 80037a4 <HAL_ADC_ConfigChannel+0x1f4>)
 800379e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037a2:	bf00      	nop
 80037a4:	080037b5 	.word	0x080037b5
 80037a8:	080037d7 	.word	0x080037d7
 80037ac:	080037f9 	.word	0x080037f9
 80037b0:	0800381b 	.word	0x0800381b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80037ba:	4b9a      	ldr	r3, [pc, #616]	; (8003a24 <HAL_ADC_ConfigChannel+0x474>)
 80037bc:	4013      	ands	r3, r2
 80037be:	683a      	ldr	r2, [r7, #0]
 80037c0:	6812      	ldr	r2, [r2, #0]
 80037c2:	0691      	lsls	r1, r2, #26
 80037c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80037c6:	430a      	orrs	r2, r1
 80037c8:	431a      	orrs	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80037d2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80037d4:	e07e      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80037dc:	4b91      	ldr	r3, [pc, #580]	; (8003a24 <HAL_ADC_ConfigChannel+0x474>)
 80037de:	4013      	ands	r3, r2
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	6812      	ldr	r2, [r2, #0]
 80037e4:	0691      	lsls	r1, r2, #26
 80037e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80037e8:	430a      	orrs	r2, r1
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80037f4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80037f6:	e06d      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80037fe:	4b89      	ldr	r3, [pc, #548]	; (8003a24 <HAL_ADC_ConfigChannel+0x474>)
 8003800:	4013      	ands	r3, r2
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	6812      	ldr	r2, [r2, #0]
 8003806:	0691      	lsls	r1, r2, #26
 8003808:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800380a:	430a      	orrs	r2, r1
 800380c:	431a      	orrs	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003816:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003818:	e05c      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003820:	4b80      	ldr	r3, [pc, #512]	; (8003a24 <HAL_ADC_ConfigChannel+0x474>)
 8003822:	4013      	ands	r3, r2
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	0691      	lsls	r1, r2, #26
 800382a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800382c:	430a      	orrs	r2, r1
 800382e:	431a      	orrs	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003838:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800383a:	e04b      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003842:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	069b      	lsls	r3, r3, #26
 800384c:	429a      	cmp	r2, r3
 800384e:	d107      	bne.n	8003860 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800385e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003866:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	069b      	lsls	r3, r3, #26
 8003870:	429a      	cmp	r2, r3
 8003872:	d107      	bne.n	8003884 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003882:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800388a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	069b      	lsls	r3, r3, #26
 8003894:	429a      	cmp	r2, r3
 8003896:	d107      	bne.n	80038a8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80038a6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	069b      	lsls	r3, r3, #26
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d10a      	bne.n	80038d2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80038ca:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80038cc:	e001      	b.n	80038d2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80038ce:	bf00      	nop
 80038d0:	e000      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80038d2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d108      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x344>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d101      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x344>
 80038f0:	2301      	movs	r3, #1
 80038f2:	e000      	b.n	80038f6 <HAL_ADC_ConfigChannel+0x346>
 80038f4:	2300      	movs	r3, #0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f040 8130 	bne.w	8003b5c <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d00f      	beq.n	8003924 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2201      	movs	r2, #1
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43da      	mvns	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	400a      	ands	r2, r1
 800391e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003922:	e049      	b.n	80039b8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2201      	movs	r2, #1
 8003932:	409a      	lsls	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	430a      	orrs	r2, r1
 800393a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2b09      	cmp	r3, #9
 8003944:	d91c      	bls.n	8003980 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6999      	ldr	r1, [r3, #24]
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	4613      	mov	r3, r2
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	4413      	add	r3, r2
 8003956:	3b1b      	subs	r3, #27
 8003958:	2207      	movs	r2, #7
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43db      	mvns	r3, r3
 8003960:	4019      	ands	r1, r3
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	6898      	ldr	r0, [r3, #8]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	4613      	mov	r3, r2
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	4413      	add	r3, r2
 8003970:	3b1b      	subs	r3, #27
 8003972:	fa00 f203 	lsl.w	r2, r0, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	619a      	str	r2, [r3, #24]
 800397e:	e01b      	b.n	80039b8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6959      	ldr	r1, [r3, #20]
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	4613      	mov	r3, r2
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	4413      	add	r3, r2
 8003992:	2207      	movs	r2, #7
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43db      	mvns	r3, r3
 800399a:	4019      	ands	r1, r3
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6898      	ldr	r0, [r3, #8]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	1c5a      	adds	r2, r3, #1
 80039a6:	4613      	mov	r3, r2
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	4413      	add	r3, r2
 80039ac:	fa00 f203 	lsl.w	r2, r0, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039c0:	d004      	beq.n	80039cc <HAL_ADC_ConfigChannel+0x41c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a18      	ldr	r2, [pc, #96]	; (8003a28 <HAL_ADC_ConfigChannel+0x478>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d101      	bne.n	80039d0 <HAL_ADC_ConfigChannel+0x420>
 80039cc:	4b17      	ldr	r3, [pc, #92]	; (8003a2c <HAL_ADC_ConfigChannel+0x47c>)
 80039ce:	e000      	b.n	80039d2 <HAL_ADC_ConfigChannel+0x422>
 80039d0:	4b17      	ldr	r3, [pc, #92]	; (8003a30 <HAL_ADC_ConfigChannel+0x480>)
 80039d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b10      	cmp	r3, #16
 80039da:	d105      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80039dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d015      	beq.n	8003a14 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80039ec:	2b11      	cmp	r3, #17
 80039ee:	d105      	bne.n	80039fc <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80039f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00b      	beq.n	8003a14 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003a00:	2b12      	cmp	r3, #18
 8003a02:	f040 80ab 	bne.w	8003b5c <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003a06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f040 80a4 	bne.w	8003b5c <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a1c:	d10a      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x484>
 8003a1e:	4b02      	ldr	r3, [pc, #8]	; (8003a28 <HAL_ADC_ConfigChannel+0x478>)
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	e022      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x4ba>
 8003a24:	83fff000 	.word	0x83fff000
 8003a28:	50000100 	.word	0x50000100
 8003a2c:	50000300 	.word	0x50000300
 8003a30:	50000700 	.word	0x50000700
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a4e      	ldr	r2, [pc, #312]	; (8003b74 <HAL_ADC_ConfigChannel+0x5c4>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d103      	bne.n	8003a46 <HAL_ADC_ConfigChannel+0x496>
 8003a3e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	e011      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x4ba>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a4b      	ldr	r2, [pc, #300]	; (8003b78 <HAL_ADC_ConfigChannel+0x5c8>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d102      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x4a6>
 8003a50:	4b4a      	ldr	r3, [pc, #296]	; (8003b7c <HAL_ADC_ConfigChannel+0x5cc>)
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	e009      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x4ba>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a48      	ldr	r2, [pc, #288]	; (8003b7c <HAL_ADC_ConfigChannel+0x5cc>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d102      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x4b6>
 8003a60:	4b45      	ldr	r3, [pc, #276]	; (8003b78 <HAL_ADC_ConfigChannel+0x5c8>)
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	e001      	b.n	8003a6a <HAL_ADC_ConfigChannel+0x4ba>
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f003 0303 	and.w	r3, r3, #3
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d108      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x4da>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d101      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x4da>
 8003a86:	2301      	movs	r3, #1
 8003a88:	e000      	b.n	8003a8c <HAL_ADC_ConfigChannel+0x4dc>
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d150      	bne.n	8003b32 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003a90:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d010      	beq.n	8003ab8 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d107      	bne.n	8003ab2 <HAL_ADC_ConfigChannel+0x502>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d101      	bne.n	8003ab2 <HAL_ADC_ConfigChannel+0x502>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e000      	b.n	8003ab4 <HAL_ADC_ConfigChannel+0x504>
 8003ab2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d13c      	bne.n	8003b32 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2b10      	cmp	r3, #16
 8003abe:	d11d      	bne.n	8003afc <HAL_ADC_ConfigChannel+0x54c>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ac8:	d118      	bne.n	8003afc <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003aca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003ad2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ad4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003ad6:	4b2a      	ldr	r3, [pc, #168]	; (8003b80 <HAL_ADC_ConfigChannel+0x5d0>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a2a      	ldr	r2, [pc, #168]	; (8003b84 <HAL_ADC_ConfigChannel+0x5d4>)
 8003adc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae0:	0c9a      	lsrs	r2, r3, #18
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	4413      	add	r3, r2
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003aec:	e002      	b.n	8003af4 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	3b01      	subs	r3, #1
 8003af2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1f9      	bne.n	8003aee <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003afa:	e02e      	b.n	8003b5a <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b11      	cmp	r3, #17
 8003b02:	d10b      	bne.n	8003b1c <HAL_ADC_ConfigChannel+0x56c>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b0c:	d106      	bne.n	8003b1c <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003b0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003b16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b18:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003b1a:	e01e      	b.n	8003b5a <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2b12      	cmp	r3, #18
 8003b22:	d11a      	bne.n	8003b5a <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003b2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b2e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003b30:	e013      	b.n	8003b5a <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b36:	f043 0220 	orr.w	r2, r3, #32
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003b44:	e00a      	b.n	8003b5c <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4a:	f043 0220 	orr.w	r2, r3, #32
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003b58:	e000      	b.n	8003b5c <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003b5a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003b64:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	376c      	adds	r7, #108	; 0x6c
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	50000100 	.word	0x50000100
 8003b78:	50000400 	.word	0x50000400
 8003b7c:	50000500 	.word	0x50000500
 8003b80:	2000006c 	.word	0x2000006c
 8003b84:	431bde83 	.word	0x431bde83

08003b88 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b099      	sub	sp, #100	; 0x64
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b92:	2300      	movs	r3, #0
 8003b94:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ba0:	d102      	bne.n	8003ba8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003ba2:	4b6d      	ldr	r3, [pc, #436]	; (8003d58 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003ba4:	60bb      	str	r3, [r7, #8]
 8003ba6:	e01a      	b.n	8003bde <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a6a      	ldr	r2, [pc, #424]	; (8003d58 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d103      	bne.n	8003bba <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003bb2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003bb6:	60bb      	str	r3, [r7, #8]
 8003bb8:	e011      	b.n	8003bde <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a67      	ldr	r2, [pc, #412]	; (8003d5c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d102      	bne.n	8003bca <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003bc4:	4b66      	ldr	r3, [pc, #408]	; (8003d60 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003bc6:	60bb      	str	r3, [r7, #8]
 8003bc8:	e009      	b.n	8003bde <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a64      	ldr	r2, [pc, #400]	; (8003d60 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d102      	bne.n	8003bda <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003bd4:	4b61      	ldr	r3, [pc, #388]	; (8003d5c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003bd6:	60bb      	str	r3, [r7, #8]
 8003bd8:	e001      	b.n	8003bde <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d101      	bne.n	8003be8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e0b0      	b.n	8003d4a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e0a9      	b.n	8003d4a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f040 808d 	bne.w	8003d28 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 0304 	and.w	r3, r3, #4
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	f040 8086 	bne.w	8003d28 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c24:	d004      	beq.n	8003c30 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a4b      	ldr	r2, [pc, #300]	; (8003d58 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d101      	bne.n	8003c34 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003c30:	4b4c      	ldr	r3, [pc, #304]	; (8003d64 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003c32:	e000      	b.n	8003c36 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003c34:	4b4c      	ldr	r3, [pc, #304]	; (8003d68 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003c36:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d040      	beq.n	8003cc2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003c40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	6859      	ldr	r1, [r3, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c52:	035b      	lsls	r3, r3, #13
 8003c54:	430b      	orrs	r3, r1
 8003c56:	431a      	orrs	r2, r3
 8003c58:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c5a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d108      	bne.n	8003c7c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d101      	bne.n	8003c7c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e000      	b.n	8003c7e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d15c      	bne.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 0303 	and.w	r3, r3, #3
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d107      	bne.n	8003c9e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d101      	bne.n	8003c9e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003c9e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d14b      	bne.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003ca4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003cac:	f023 030f 	bic.w	r3, r3, #15
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	6811      	ldr	r1, [r2, #0]
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	6892      	ldr	r2, [r2, #8]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003cbe:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003cc0:	e03c      	b.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003cc2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003cca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ccc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 0303 	and.w	r3, r3, #3
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d108      	bne.n	8003cee <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d101      	bne.n	8003cee <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e000      	b.n	8003cf0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d123      	bne.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f003 0303 	and.w	r3, r3, #3
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d107      	bne.n	8003d10 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d101      	bne.n	8003d10 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e000      	b.n	8003d12 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003d10:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d112      	bne.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003d16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003d1e:	f023 030f 	bic.w	r3, r3, #15
 8003d22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d24:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d26:	e009      	b.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2c:	f043 0220 	orr.w	r2, r3, #32
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003d3a:	e000      	b.n	8003d3e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d3c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003d46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3764      	adds	r7, #100	; 0x64
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	50000100 	.word	0x50000100
 8003d5c:	50000400 	.word	0x50000400
 8003d60:	50000500 	.word	0x50000500
 8003d64:	50000300 	.word	0x50000300
 8003d68:	50000700 	.word	0x50000700

08003d6c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d78:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d126      	bne.n	8003dd4 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d115      	bne.n	8003dcc <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d111      	bne.n	8003dcc <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d105      	bne.n	8003dcc <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc4:	f043 0201 	orr.w	r2, r3, #1
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f7fe fc73 	bl	80026b8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003dd2:	e004      	b.n	8003dde <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	4798      	blx	r3
}
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b084      	sub	sp, #16
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f7ff f8b1 	bl	8002f5c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8003dfa:	bf00      	nop
 8003dfc:	3710      	adds	r7, #16
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}

08003e02 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b084      	sub	sp, #16
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e14:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e20:	f043 0204 	orr.w	r2, r3, #4
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f7ff f8a1 	bl	8002f70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e2e:	bf00      	nop
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
	...

08003e38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f003 0303 	and.w	r3, r3, #3
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d108      	bne.n	8003e64 <ADC_Enable+0x2c>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <ADC_Enable+0x2c>
 8003e60:	2301      	movs	r3, #1
 8003e62:	e000      	b.n	8003e66 <ADC_Enable+0x2e>
 8003e64:	2300      	movs	r3, #0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d143      	bne.n	8003ef2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	4b22      	ldr	r3, [pc, #136]	; (8003efc <ADC_Enable+0xc4>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00d      	beq.n	8003e94 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	f043 0210 	orr.w	r2, r3, #16
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e88:	f043 0201 	orr.w	r2, r3, #1
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e02f      	b.n	8003ef4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689a      	ldr	r2, [r3, #8]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0201 	orr.w	r2, r2, #1
 8003ea2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003ea4:	f7ff f82a 	bl	8002efc <HAL_GetTick>
 8003ea8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003eaa:	e01b      	b.n	8003ee4 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003eac:	f7ff f826 	bl	8002efc <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d914      	bls.n	8003ee4 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d00d      	beq.n	8003ee4 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ecc:	f043 0210 	orr.w	r2, r3, #16
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed8:	f043 0201 	orr.w	r2, r3, #1
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e007      	b.n	8003ef4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d1dc      	bne.n	8003eac <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	8000003f 	.word	0x8000003f

08003f00 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d108      	bne.n	8003f2c <ADC_Disable+0x2c>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d101      	bne.n	8003f2c <ADC_Disable+0x2c>
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e000      	b.n	8003f2e <ADC_Disable+0x2e>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d047      	beq.n	8003fc2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 030d 	and.w	r3, r3, #13
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d10f      	bne.n	8003f60 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689a      	ldr	r2, [r3, #8]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f042 0202 	orr.w	r2, r2, #2
 8003f4e:	609a      	str	r2, [r3, #8]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2203      	movs	r2, #3
 8003f56:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003f58:	f7fe ffd0 	bl	8002efc <HAL_GetTick>
 8003f5c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003f5e:	e029      	b.n	8003fb4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f64:	f043 0210 	orr.w	r2, r3, #16
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f70:	f043 0201 	orr.w	r2, r3, #1
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e023      	b.n	8003fc4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f7c:	f7fe ffbe 	bl	8002efc <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d914      	bls.n	8003fb4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d10d      	bne.n	8003fb4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9c:	f043 0210 	orr.w	r2, r3, #16
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa8:	f043 0201 	orr.w	r2, r3, #1
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e007      	b.n	8003fc4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d0dc      	beq.n	8003f7c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fdc:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <__NVIC_SetPriorityGrouping+0x44>)
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003fe8:	4013      	ands	r3, r2
 8003fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ff4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ff8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ffe:	4a04      	ldr	r2, [pc, #16]	; (8004010 <__NVIC_SetPriorityGrouping+0x44>)
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	60d3      	str	r3, [r2, #12]
}
 8004004:	bf00      	nop
 8004006:	3714      	adds	r7, #20
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004018:	4b04      	ldr	r3, [pc, #16]	; (800402c <__NVIC_GetPriorityGrouping+0x18>)
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	0a1b      	lsrs	r3, r3, #8
 800401e:	f003 0307 	and.w	r3, r3, #7
}
 8004022:	4618      	mov	r0, r3
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr
 800402c:	e000ed00 	.word	0xe000ed00

08004030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800403a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403e:	2b00      	cmp	r3, #0
 8004040:	db0b      	blt.n	800405a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004042:	79fb      	ldrb	r3, [r7, #7]
 8004044:	f003 021f 	and.w	r2, r3, #31
 8004048:	4907      	ldr	r1, [pc, #28]	; (8004068 <__NVIC_EnableIRQ+0x38>)
 800404a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404e:	095b      	lsrs	r3, r3, #5
 8004050:	2001      	movs	r0, #1
 8004052:	fa00 f202 	lsl.w	r2, r0, r2
 8004056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800405a:	bf00      	nop
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	e000e100 	.word	0xe000e100

0800406c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	4603      	mov	r3, r0
 8004074:	6039      	str	r1, [r7, #0]
 8004076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800407c:	2b00      	cmp	r3, #0
 800407e:	db0a      	blt.n	8004096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	b2da      	uxtb	r2, r3
 8004084:	490c      	ldr	r1, [pc, #48]	; (80040b8 <__NVIC_SetPriority+0x4c>)
 8004086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800408a:	0112      	lsls	r2, r2, #4
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	440b      	add	r3, r1
 8004090:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004094:	e00a      	b.n	80040ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	b2da      	uxtb	r2, r3
 800409a:	4908      	ldr	r1, [pc, #32]	; (80040bc <__NVIC_SetPriority+0x50>)
 800409c:	79fb      	ldrb	r3, [r7, #7]
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	3b04      	subs	r3, #4
 80040a4:	0112      	lsls	r2, r2, #4
 80040a6:	b2d2      	uxtb	r2, r2
 80040a8:	440b      	add	r3, r1
 80040aa:	761a      	strb	r2, [r3, #24]
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	e000e100 	.word	0xe000e100
 80040bc:	e000ed00 	.word	0xe000ed00

080040c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b089      	sub	sp, #36	; 0x24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	f1c3 0307 	rsb	r3, r3, #7
 80040da:	2b04      	cmp	r3, #4
 80040dc:	bf28      	it	cs
 80040de:	2304      	movcs	r3, #4
 80040e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	3304      	adds	r3, #4
 80040e6:	2b06      	cmp	r3, #6
 80040e8:	d902      	bls.n	80040f0 <NVIC_EncodePriority+0x30>
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	3b03      	subs	r3, #3
 80040ee:	e000      	b.n	80040f2 <NVIC_EncodePriority+0x32>
 80040f0:	2300      	movs	r3, #0
 80040f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f4:	f04f 32ff 	mov.w	r2, #4294967295
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	43da      	mvns	r2, r3
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	401a      	ands	r2, r3
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004108:	f04f 31ff 	mov.w	r1, #4294967295
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	fa01 f303 	lsl.w	r3, r1, r3
 8004112:	43d9      	mvns	r1, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004118:	4313      	orrs	r3, r2
         );
}
 800411a:	4618      	mov	r0, r3
 800411c:	3724      	adds	r7, #36	; 0x24
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
	...

08004128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3b01      	subs	r3, #1
 8004134:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004138:	d301      	bcc.n	800413e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800413a:	2301      	movs	r3, #1
 800413c:	e00f      	b.n	800415e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800413e:	4a0a      	ldr	r2, [pc, #40]	; (8004168 <SysTick_Config+0x40>)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3b01      	subs	r3, #1
 8004144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004146:	210f      	movs	r1, #15
 8004148:	f04f 30ff 	mov.w	r0, #4294967295
 800414c:	f7ff ff8e 	bl	800406c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004150:	4b05      	ldr	r3, [pc, #20]	; (8004168 <SysTick_Config+0x40>)
 8004152:	2200      	movs	r2, #0
 8004154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004156:	4b04      	ldr	r3, [pc, #16]	; (8004168 <SysTick_Config+0x40>)
 8004158:	2207      	movs	r2, #7
 800415a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	e000e010 	.word	0xe000e010

0800416c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7ff ff29 	bl	8003fcc <__NVIC_SetPriorityGrouping>
}
 800417a:	bf00      	nop
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b086      	sub	sp, #24
 8004186:	af00      	add	r7, sp, #0
 8004188:	4603      	mov	r3, r0
 800418a:	60b9      	str	r1, [r7, #8]
 800418c:	607a      	str	r2, [r7, #4]
 800418e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004190:	2300      	movs	r3, #0
 8004192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004194:	f7ff ff3e 	bl	8004014 <__NVIC_GetPriorityGrouping>
 8004198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	68b9      	ldr	r1, [r7, #8]
 800419e:	6978      	ldr	r0, [r7, #20]
 80041a0:	f7ff ff8e 	bl	80040c0 <NVIC_EncodePriority>
 80041a4:	4602      	mov	r2, r0
 80041a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041aa:	4611      	mov	r1, r2
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff ff5d 	bl	800406c <__NVIC_SetPriority>
}
 80041b2:	bf00      	nop
 80041b4:	3718      	adds	r7, #24
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b082      	sub	sp, #8
 80041be:	af00      	add	r7, sp, #0
 80041c0:	4603      	mov	r3, r0
 80041c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7ff ff31 	bl	8004030 <__NVIC_EnableIRQ>
}
 80041ce:	bf00      	nop
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041d6:	b580      	push	{r7, lr}
 80041d8:	b082      	sub	sp, #8
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7ff ffa2 	bl	8004128 <SysTick_Config>
 80041e4:	4603      	mov	r3, r0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b084      	sub	sp, #16
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e037      	b.n	8004274 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800421a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800421e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004228:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	69db      	ldr	r3, [r3, #28]
 8004246:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	4313      	orrs	r3, r2
 800424c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f9b8 	bl	80045cc <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}  
 8004274:	4618      	mov	r0, r3
 8004276:	3710      	adds	r7, #16
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
 8004288:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d101      	bne.n	800429c <HAL_DMA_Start_IT+0x20>
 8004298:	2302      	movs	r3, #2
 800429a:	e04a      	b.n	8004332 <HAL_DMA_Start_IT+0xb6>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d13a      	bne.n	8004324 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2202      	movs	r2, #2
 80042b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0201 	bic.w	r2, r2, #1
 80042ca:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	68b9      	ldr	r1, [r7, #8]
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 f94b 	bl	800456e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d008      	beq.n	80042f2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 020e 	orr.w	r2, r2, #14
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	e00f      	b.n	8004312 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f042 020a 	orr.w	r2, r2, #10
 8004300:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0204 	bic.w	r2, r2, #4
 8004310:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f042 0201 	orr.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	e005      	b.n	8004330 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800432c:	2302      	movs	r3, #2
 800432e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004330:	7dfb      	ldrb	r3, [r7, #23]
} 
 8004332:	4618      	mov	r0, r3
 8004334:	3718      	adds	r7, #24
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800433a:	b480      	push	{r7}
 800433c:	b083      	sub	sp, #12
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004348:	2b02      	cmp	r3, #2
 800434a:	d008      	beq.n	800435e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2204      	movs	r2, #4
 8004350:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e020      	b.n	80043a0 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f022 020e 	bic.w	r2, r2, #14
 800436c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f022 0201 	bic.w	r2, r2, #1
 800437c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004386:	2101      	movs	r1, #1
 8004388:	fa01 f202 	lsl.w	r2, r1, r2
 800438c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043b4:	2300      	movs	r3, #0
 80043b6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d005      	beq.n	80043ce <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2204      	movs	r2, #4
 80043c6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	73fb      	strb	r3, [r7, #15]
 80043cc:	e027      	b.n	800441e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 020e 	bic.w	r2, r2, #14
 80043dc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 0201 	bic.w	r2, r2, #1
 80043ec:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f6:	2101      	movs	r1, #1
 80043f8:	fa01 f202 	lsl.w	r2, r1, r2
 80043fc:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	4798      	blx	r3
    } 
  }
  return status;
 800441e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004444:	2204      	movs	r2, #4
 8004446:	409a      	lsls	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4013      	ands	r3, r2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d024      	beq.n	800449a <HAL_DMA_IRQHandler+0x72>
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	f003 0304 	and.w	r3, r3, #4
 8004456:	2b00      	cmp	r3, #0
 8004458:	d01f      	beq.n	800449a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0320 	and.w	r3, r3, #32
 8004464:	2b00      	cmp	r3, #0
 8004466:	d107      	bne.n	8004478 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0204 	bic.w	r2, r2, #4
 8004476:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004480:	2104      	movs	r1, #4
 8004482:	fa01 f202 	lsl.w	r2, r1, r2
 8004486:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d06a      	beq.n	8004566 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004498:	e065      	b.n	8004566 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449e:	2202      	movs	r2, #2
 80044a0:	409a      	lsls	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	4013      	ands	r3, r2
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d02c      	beq.n	8004504 <HAL_DMA_IRQHandler+0xdc>
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d027      	beq.n	8004504 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0320 	and.w	r3, r3, #32
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d10b      	bne.n	80044da <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 020a 	bic.w	r2, r2, #10
 80044d0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044e2:	2102      	movs	r1, #2
 80044e4:	fa01 f202 	lsl.w	r2, r1, r2
 80044e8:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d035      	beq.n	8004566 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004502:	e030      	b.n	8004566 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004508:	2208      	movs	r2, #8
 800450a:	409a      	lsls	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	4013      	ands	r3, r2
 8004510:	2b00      	cmp	r3, #0
 8004512:	d028      	beq.n	8004566 <HAL_DMA_IRQHandler+0x13e>
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f003 0308 	and.w	r3, r3, #8
 800451a:	2b00      	cmp	r3, #0
 800451c:	d023      	beq.n	8004566 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 020e 	bic.w	r2, r2, #14
 800452c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004536:	2101      	movs	r1, #1
 8004538:	fa01 f202 	lsl.w	r2, r1, r2
 800453c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004558:	2b00      	cmp	r3, #0
 800455a:	d004      	beq.n	8004566 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	4798      	blx	r3
    }
  }
}  
 8004564:	e7ff      	b.n	8004566 <HAL_DMA_IRQHandler+0x13e>
 8004566:	bf00      	nop
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800456e:	b480      	push	{r7}
 8004570:	b085      	sub	sp, #20
 8004572:	af00      	add	r7, sp, #0
 8004574:	60f8      	str	r0, [r7, #12]
 8004576:	60b9      	str	r1, [r7, #8]
 8004578:	607a      	str	r2, [r7, #4]
 800457a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004584:	2101      	movs	r1, #1
 8004586:	fa01 f202 	lsl.w	r2, r1, r2
 800458a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	2b10      	cmp	r3, #16
 800459a:	d108      	bne.n	80045ae <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80045ac:	e007      	b.n	80045be <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	60da      	str	r2, [r3, #12]
}
 80045be:	bf00      	nop
 80045c0:	3714      	adds	r7, #20
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
	...

080045cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	461a      	mov	r2, r3
 80045da:	4b14      	ldr	r3, [pc, #80]	; (800462c <DMA_CalcBaseAndBitshift+0x60>)
 80045dc:	429a      	cmp	r2, r3
 80045de:	d80f      	bhi.n	8004600 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	461a      	mov	r2, r3
 80045e6:	4b12      	ldr	r3, [pc, #72]	; (8004630 <DMA_CalcBaseAndBitshift+0x64>)
 80045e8:	4413      	add	r3, r2
 80045ea:	4a12      	ldr	r2, [pc, #72]	; (8004634 <DMA_CalcBaseAndBitshift+0x68>)
 80045ec:	fba2 2303 	umull	r2, r3, r2, r3
 80045f0:	091b      	lsrs	r3, r3, #4
 80045f2:	009a      	lsls	r2, r3, #2
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a0f      	ldr	r2, [pc, #60]	; (8004638 <DMA_CalcBaseAndBitshift+0x6c>)
 80045fc:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80045fe:	e00e      	b.n	800461e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	461a      	mov	r2, r3
 8004606:	4b0d      	ldr	r3, [pc, #52]	; (800463c <DMA_CalcBaseAndBitshift+0x70>)
 8004608:	4413      	add	r3, r2
 800460a:	4a0a      	ldr	r2, [pc, #40]	; (8004634 <DMA_CalcBaseAndBitshift+0x68>)
 800460c:	fba2 2303 	umull	r2, r3, r2, r3
 8004610:	091b      	lsrs	r3, r3, #4
 8004612:	009a      	lsls	r2, r3, #2
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a09      	ldr	r2, [pc, #36]	; (8004640 <DMA_CalcBaseAndBitshift+0x74>)
 800461c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800461e:	bf00      	nop
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	40020407 	.word	0x40020407
 8004630:	bffdfff8 	.word	0xbffdfff8
 8004634:	cccccccd 	.word	0xcccccccd
 8004638:	40020000 	.word	0x40020000
 800463c:	bffdfbf8 	.word	0xbffdfbf8
 8004640:	40020400 	.word	0x40020400

08004644 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004644:	b480      	push	{r7}
 8004646:	b087      	sub	sp, #28
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800464e:	2300      	movs	r3, #0
 8004650:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004652:	e160      	b.n	8004916 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	2101      	movs	r1, #1
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	fa01 f303 	lsl.w	r3, r1, r3
 8004660:	4013      	ands	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2b00      	cmp	r3, #0
 8004668:	f000 8152 	beq.w	8004910 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f003 0303 	and.w	r3, r3, #3
 8004674:	2b01      	cmp	r3, #1
 8004676:	d005      	beq.n	8004684 <HAL_GPIO_Init+0x40>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f003 0303 	and.w	r3, r3, #3
 8004680:	2b02      	cmp	r3, #2
 8004682:	d130      	bne.n	80046e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	2203      	movs	r2, #3
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	43db      	mvns	r3, r3
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	4013      	ands	r3, r2
 800469a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	68da      	ldr	r2, [r3, #12]
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	fa02 f303 	lsl.w	r3, r2, r3
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046ba:	2201      	movs	r2, #1
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	fa02 f303 	lsl.w	r3, r2, r3
 80046c2:	43db      	mvns	r3, r3
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	4013      	ands	r3, r2
 80046c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	091b      	lsrs	r3, r3, #4
 80046d0:	f003 0201 	and.w	r2, r3, #1
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	fa02 f303 	lsl.w	r3, r2, r3
 80046da:	693a      	ldr	r2, [r7, #16]
 80046dc:	4313      	orrs	r3, r2
 80046de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f003 0303 	and.w	r3, r3, #3
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	d017      	beq.n	8004722 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	2203      	movs	r2, #3
 80046fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004702:	43db      	mvns	r3, r3
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	4013      	ands	r3, r2
 8004708:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	689a      	ldr	r2, [r3, #8]
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	4313      	orrs	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d123      	bne.n	8004776 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	08da      	lsrs	r2, r3, #3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	3208      	adds	r2, #8
 8004736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800473a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f003 0307 	and.w	r3, r3, #7
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	220f      	movs	r2, #15
 8004746:	fa02 f303 	lsl.w	r3, r2, r3
 800474a:	43db      	mvns	r3, r3
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	4013      	ands	r3, r2
 8004750:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	691a      	ldr	r2, [r3, #16]
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f003 0307 	and.w	r3, r3, #7
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	4313      	orrs	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	08da      	lsrs	r2, r3, #3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	3208      	adds	r2, #8
 8004770:	6939      	ldr	r1, [r7, #16]
 8004772:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	2203      	movs	r2, #3
 8004782:	fa02 f303 	lsl.w	r3, r2, r3
 8004786:	43db      	mvns	r3, r3
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	4013      	ands	r3, r2
 800478c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f003 0203 	and.w	r2, r3, #3
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 80ac 	beq.w	8004910 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047b8:	4b5e      	ldr	r3, [pc, #376]	; (8004934 <HAL_GPIO_Init+0x2f0>)
 80047ba:	699b      	ldr	r3, [r3, #24]
 80047bc:	4a5d      	ldr	r2, [pc, #372]	; (8004934 <HAL_GPIO_Init+0x2f0>)
 80047be:	f043 0301 	orr.w	r3, r3, #1
 80047c2:	6193      	str	r3, [r2, #24]
 80047c4:	4b5b      	ldr	r3, [pc, #364]	; (8004934 <HAL_GPIO_Init+0x2f0>)
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	60bb      	str	r3, [r7, #8]
 80047ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80047d0:	4a59      	ldr	r2, [pc, #356]	; (8004938 <HAL_GPIO_Init+0x2f4>)
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	089b      	lsrs	r3, r3, #2
 80047d6:	3302      	adds	r3, #2
 80047d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	220f      	movs	r2, #15
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	43db      	mvns	r3, r3
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	4013      	ands	r3, r2
 80047f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80047fa:	d025      	beq.n	8004848 <HAL_GPIO_Init+0x204>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a4f      	ldr	r2, [pc, #316]	; (800493c <HAL_GPIO_Init+0x2f8>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d01f      	beq.n	8004844 <HAL_GPIO_Init+0x200>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a4e      	ldr	r2, [pc, #312]	; (8004940 <HAL_GPIO_Init+0x2fc>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d019      	beq.n	8004840 <HAL_GPIO_Init+0x1fc>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a4d      	ldr	r2, [pc, #308]	; (8004944 <HAL_GPIO_Init+0x300>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d013      	beq.n	800483c <HAL_GPIO_Init+0x1f8>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a4c      	ldr	r2, [pc, #304]	; (8004948 <HAL_GPIO_Init+0x304>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d00d      	beq.n	8004838 <HAL_GPIO_Init+0x1f4>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a4b      	ldr	r2, [pc, #300]	; (800494c <HAL_GPIO_Init+0x308>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d007      	beq.n	8004834 <HAL_GPIO_Init+0x1f0>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a4a      	ldr	r2, [pc, #296]	; (8004950 <HAL_GPIO_Init+0x30c>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d101      	bne.n	8004830 <HAL_GPIO_Init+0x1ec>
 800482c:	2306      	movs	r3, #6
 800482e:	e00c      	b.n	800484a <HAL_GPIO_Init+0x206>
 8004830:	2307      	movs	r3, #7
 8004832:	e00a      	b.n	800484a <HAL_GPIO_Init+0x206>
 8004834:	2305      	movs	r3, #5
 8004836:	e008      	b.n	800484a <HAL_GPIO_Init+0x206>
 8004838:	2304      	movs	r3, #4
 800483a:	e006      	b.n	800484a <HAL_GPIO_Init+0x206>
 800483c:	2303      	movs	r3, #3
 800483e:	e004      	b.n	800484a <HAL_GPIO_Init+0x206>
 8004840:	2302      	movs	r3, #2
 8004842:	e002      	b.n	800484a <HAL_GPIO_Init+0x206>
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <HAL_GPIO_Init+0x206>
 8004848:	2300      	movs	r3, #0
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	f002 0203 	and.w	r2, r2, #3
 8004850:	0092      	lsls	r2, r2, #2
 8004852:	4093      	lsls	r3, r2
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	4313      	orrs	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800485a:	4937      	ldr	r1, [pc, #220]	; (8004938 <HAL_GPIO_Init+0x2f4>)
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	089b      	lsrs	r3, r3, #2
 8004860:	3302      	adds	r3, #2
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004868:	4b3a      	ldr	r3, [pc, #232]	; (8004954 <HAL_GPIO_Init+0x310>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	43db      	mvns	r3, r3
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	4013      	ands	r3, r2
 8004876:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800488c:	4a31      	ldr	r2, [pc, #196]	; (8004954 <HAL_GPIO_Init+0x310>)
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004892:	4b30      	ldr	r3, [pc, #192]	; (8004954 <HAL_GPIO_Init+0x310>)
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	43db      	mvns	r3, r3
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	4013      	ands	r3, r2
 80048a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d003      	beq.n	80048b6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80048b6:	4a27      	ldr	r2, [pc, #156]	; (8004954 <HAL_GPIO_Init+0x310>)
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80048bc:	4b25      	ldr	r3, [pc, #148]	; (8004954 <HAL_GPIO_Init+0x310>)
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	43db      	mvns	r3, r3
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4013      	ands	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d003      	beq.n	80048e0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	4313      	orrs	r3, r2
 80048de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80048e0:	4a1c      	ldr	r2, [pc, #112]	; (8004954 <HAL_GPIO_Init+0x310>)
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048e6:	4b1b      	ldr	r3, [pc, #108]	; (8004954 <HAL_GPIO_Init+0x310>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	43db      	mvns	r3, r3
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4013      	ands	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4313      	orrs	r3, r2
 8004908:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800490a:	4a12      	ldr	r2, [pc, #72]	; (8004954 <HAL_GPIO_Init+0x310>)
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	3301      	adds	r3, #1
 8004914:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	fa22 f303 	lsr.w	r3, r2, r3
 8004920:	2b00      	cmp	r3, #0
 8004922:	f47f ae97 	bne.w	8004654 <HAL_GPIO_Init+0x10>
  }
}
 8004926:	bf00      	nop
 8004928:	bf00      	nop
 800492a:	371c      	adds	r7, #28
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr
 8004934:	40021000 	.word	0x40021000
 8004938:	40010000 	.word	0x40010000
 800493c:	48000400 	.word	0x48000400
 8004940:	48000800 	.word	0x48000800
 8004944:	48000c00 	.word	0x48000c00
 8004948:	48001000 	.word	0x48001000
 800494c:	48001400 	.word	0x48001400
 8004950:	48001800 	.word	0x48001800
 8004954:	40010400 	.word	0x40010400

08004958 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	460b      	mov	r3, r1
 8004962:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	691a      	ldr	r2, [r3, #16]
 8004968:	887b      	ldrh	r3, [r7, #2]
 800496a:	4013      	ands	r3, r2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d002      	beq.n	8004976 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004970:	2301      	movs	r3, #1
 8004972:	73fb      	strb	r3, [r7, #15]
 8004974:	e001      	b.n	800497a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004976:	2300      	movs	r3, #0
 8004978:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800497a:	7bfb      	ldrb	r3, [r7, #15]
}
 800497c:	4618      	mov	r0, r3
 800497e:	3714      	adds	r7, #20
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	460b      	mov	r3, r1
 8004992:	807b      	strh	r3, [r7, #2]
 8004994:	4613      	mov	r3, r2
 8004996:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004998:	787b      	ldrb	r3, [r7, #1]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d003      	beq.n	80049a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800499e:	887a      	ldrh	r2, [r7, #2]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80049a4:	e002      	b.n	80049ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80049a6:	887a      	ldrh	r2, [r7, #2]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80049c2:	4b08      	ldr	r3, [pc, #32]	; (80049e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049c4:	695a      	ldr	r2, [r3, #20]
 80049c6:	88fb      	ldrh	r3, [r7, #6]
 80049c8:	4013      	ands	r3, r2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d006      	beq.n	80049dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049ce:	4a05      	ldr	r2, [pc, #20]	; (80049e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049d0:	88fb      	ldrh	r3, [r7, #6]
 80049d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049d4:	88fb      	ldrh	r3, [r7, #6]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 f806 	bl	80049e8 <HAL_GPIO_EXTI_Callback>
  }
}
 80049dc:	bf00      	nop
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40010400 	.word	0x40010400

080049e8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	4603      	mov	r3, r0
 80049f0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
	...

08004a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a0c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a10:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a16:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d102      	bne.n	8004a26 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	f001 b83a 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a2a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 816f 	beq.w	8004d1a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004a3c:	4bb5      	ldr	r3, [pc, #724]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f003 030c 	and.w	r3, r3, #12
 8004a44:	2b04      	cmp	r3, #4
 8004a46:	d00c      	beq.n	8004a62 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a48:	4bb2      	ldr	r3, [pc, #712]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f003 030c 	and.w	r3, r3, #12
 8004a50:	2b08      	cmp	r3, #8
 8004a52:	d15c      	bne.n	8004b0e <HAL_RCC_OscConfig+0x10e>
 8004a54:	4baf      	ldr	r3, [pc, #700]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a60:	d155      	bne.n	8004b0e <HAL_RCC_OscConfig+0x10e>
 8004a62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a66:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a6a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004a6e:	fa93 f3a3 	rbit	r3, r3
 8004a72:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a76:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a7a:	fab3 f383 	clz	r3, r3
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	095b      	lsrs	r3, r3, #5
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	f043 0301 	orr.w	r3, r3, #1
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d102      	bne.n	8004a94 <HAL_RCC_OscConfig+0x94>
 8004a8e:	4ba1      	ldr	r3, [pc, #644]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	e015      	b.n	8004ac0 <HAL_RCC_OscConfig+0xc0>
 8004a94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a98:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a9c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004aa0:	fa93 f3a3 	rbit	r3, r3
 8004aa4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004aa8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004aac:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004ab0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8004ab4:	fa93 f3a3 	rbit	r3, r3
 8004ab8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004abc:	4b95      	ldr	r3, [pc, #596]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004ac4:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004ac8:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004acc:	fa92 f2a2 	rbit	r2, r2
 8004ad0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8004ad4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004ad8:	fab2 f282 	clz	r2, r2
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	f042 0220 	orr.w	r2, r2, #32
 8004ae2:	b2d2      	uxtb	r2, r2
 8004ae4:	f002 021f 	and.w	r2, r2, #31
 8004ae8:	2101      	movs	r1, #1
 8004aea:	fa01 f202 	lsl.w	r2, r1, r2
 8004aee:	4013      	ands	r3, r2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8111 	beq.w	8004d18 <HAL_RCC_OscConfig+0x318>
 8004af6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004afa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f040 8108 	bne.w	8004d18 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	f000 bfc6 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b12:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b1e:	d106      	bne.n	8004b2e <HAL_RCC_OscConfig+0x12e>
 8004b20:	4b7c      	ldr	r3, [pc, #496]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a7b      	ldr	r2, [pc, #492]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b2a:	6013      	str	r3, [r2, #0]
 8004b2c:	e036      	b.n	8004b9c <HAL_RCC_OscConfig+0x19c>
 8004b2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b32:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10c      	bne.n	8004b58 <HAL_RCC_OscConfig+0x158>
 8004b3e:	4b75      	ldr	r3, [pc, #468]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a74      	ldr	r2, [pc, #464]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b48:	6013      	str	r3, [r2, #0]
 8004b4a:	4b72      	ldr	r3, [pc, #456]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a71      	ldr	r2, [pc, #452]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	e021      	b.n	8004b9c <HAL_RCC_OscConfig+0x19c>
 8004b58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b5c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b68:	d10c      	bne.n	8004b84 <HAL_RCC_OscConfig+0x184>
 8004b6a:	4b6a      	ldr	r3, [pc, #424]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a69      	ldr	r2, [pc, #420]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b74:	6013      	str	r3, [r2, #0]
 8004b76:	4b67      	ldr	r3, [pc, #412]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a66      	ldr	r2, [pc, #408]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	e00b      	b.n	8004b9c <HAL_RCC_OscConfig+0x19c>
 8004b84:	4b63      	ldr	r3, [pc, #396]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a62      	ldr	r2, [pc, #392]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b8e:	6013      	str	r3, [r2, #0]
 8004b90:	4b60      	ldr	r3, [pc, #384]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a5f      	ldr	r2, [pc, #380]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004b96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b9a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ba0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d059      	beq.n	8004c60 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bac:	f7fe f9a6 	bl	8002efc <HAL_GetTick>
 8004bb0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb4:	e00a      	b.n	8004bcc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bb6:	f7fe f9a1 	bl	8002efc <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b64      	cmp	r3, #100	; 0x64
 8004bc4:	d902      	bls.n	8004bcc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	f000 bf67 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>
 8004bcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bd0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004bd8:	fa93 f3a3 	rbit	r3, r3
 8004bdc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8004be0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004be4:	fab3 f383 	clz	r3, r3
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	095b      	lsrs	r3, r3, #5
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	f043 0301 	orr.w	r3, r3, #1
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d102      	bne.n	8004bfe <HAL_RCC_OscConfig+0x1fe>
 8004bf8:	4b46      	ldr	r3, [pc, #280]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	e015      	b.n	8004c2a <HAL_RCC_OscConfig+0x22a>
 8004bfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c02:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c06:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004c0a:	fa93 f3a3 	rbit	r3, r3
 8004c0e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004c12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c16:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004c1a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004c1e:	fa93 f3a3 	rbit	r3, r3
 8004c22:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004c26:	4b3b      	ldr	r3, [pc, #236]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c2e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8004c32:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004c36:	fa92 f2a2 	rbit	r2, r2
 8004c3a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8004c3e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004c42:	fab2 f282 	clz	r2, r2
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	f042 0220 	orr.w	r2, r2, #32
 8004c4c:	b2d2      	uxtb	r2, r2
 8004c4e:	f002 021f 	and.w	r2, r2, #31
 8004c52:	2101      	movs	r1, #1
 8004c54:	fa01 f202 	lsl.w	r2, r1, r2
 8004c58:	4013      	ands	r3, r2
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d0ab      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x1b6>
 8004c5e:	e05c      	b.n	8004d1a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c60:	f7fe f94c 	bl	8002efc <HAL_GetTick>
 8004c64:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c68:	e00a      	b.n	8004c80 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c6a:	f7fe f947 	bl	8002efc <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	; 0x64
 8004c78:	d902      	bls.n	8004c80 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	f000 bf0d 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>
 8004c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c84:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c88:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004c8c:	fa93 f3a3 	rbit	r3, r3
 8004c90:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8004c94:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c98:	fab3 f383 	clz	r3, r3
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	095b      	lsrs	r3, r3, #5
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	f043 0301 	orr.w	r3, r3, #1
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d102      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x2b2>
 8004cac:	4b19      	ldr	r3, [pc, #100]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	e015      	b.n	8004cde <HAL_RCC_OscConfig+0x2de>
 8004cb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cb6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cba:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8004cbe:	fa93 f3a3 	rbit	r3, r3
 8004cc2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004cc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cca:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004cce:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8004cd2:	fa93 f3a3 	rbit	r3, r3
 8004cd6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004cda:	4b0e      	ldr	r3, [pc, #56]	; (8004d14 <HAL_RCC_OscConfig+0x314>)
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004ce2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004ce6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8004cea:	fa92 f2a2 	rbit	r2, r2
 8004cee:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8004cf2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004cf6:	fab2 f282 	clz	r2, r2
 8004cfa:	b2d2      	uxtb	r2, r2
 8004cfc:	f042 0220 	orr.w	r2, r2, #32
 8004d00:	b2d2      	uxtb	r2, r2
 8004d02:	f002 021f 	and.w	r2, r2, #31
 8004d06:	2101      	movs	r1, #1
 8004d08:	fa01 f202 	lsl.w	r2, r1, r2
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1ab      	bne.n	8004c6a <HAL_RCC_OscConfig+0x26a>
 8004d12:	e002      	b.n	8004d1a <HAL_RCC_OscConfig+0x31a>
 8004d14:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d1e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 817f 	beq.w	800502e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004d30:	4ba7      	ldr	r3, [pc, #668]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00c      	beq.n	8004d56 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004d3c:	4ba4      	ldr	r3, [pc, #656]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f003 030c 	and.w	r3, r3, #12
 8004d44:	2b08      	cmp	r3, #8
 8004d46:	d173      	bne.n	8004e30 <HAL_RCC_OscConfig+0x430>
 8004d48:	4ba1      	ldr	r3, [pc, #644]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004d50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d54:	d16c      	bne.n	8004e30 <HAL_RCC_OscConfig+0x430>
 8004d56:	2302      	movs	r3, #2
 8004d58:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004d60:	fa93 f3a3 	rbit	r3, r3
 8004d64:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8004d68:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d6c:	fab3 f383 	clz	r3, r3
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	095b      	lsrs	r3, r3, #5
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	f043 0301 	orr.w	r3, r3, #1
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d102      	bne.n	8004d86 <HAL_RCC_OscConfig+0x386>
 8004d80:	4b93      	ldr	r3, [pc, #588]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	e013      	b.n	8004dae <HAL_RCC_OscConfig+0x3ae>
 8004d86:	2302      	movs	r3, #2
 8004d88:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d8c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004d90:	fa93 f3a3 	rbit	r3, r3
 8004d94:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004d98:	2302      	movs	r3, #2
 8004d9a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004d9e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004da2:	fa93 f3a3 	rbit	r3, r3
 8004da6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004daa:	4b89      	ldr	r3, [pc, #548]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dae:	2202      	movs	r2, #2
 8004db0:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004db4:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004db8:	fa92 f2a2 	rbit	r2, r2
 8004dbc:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004dc0:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004dc4:	fab2 f282 	clz	r2, r2
 8004dc8:	b2d2      	uxtb	r2, r2
 8004dca:	f042 0220 	orr.w	r2, r2, #32
 8004dce:	b2d2      	uxtb	r2, r2
 8004dd0:	f002 021f 	and.w	r2, r2, #31
 8004dd4:	2101      	movs	r1, #1
 8004dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8004dda:	4013      	ands	r3, r2
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d00a      	beq.n	8004df6 <HAL_RCC_OscConfig+0x3f6>
 8004de0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004de4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d002      	beq.n	8004df6 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	f000 be52 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df6:	4b76      	ldr	r3, [pc, #472]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e02:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	21f8      	movs	r1, #248	; 0xf8
 8004e0c:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e10:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8004e14:	fa91 f1a1 	rbit	r1, r1
 8004e18:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8004e1c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004e20:	fab1 f181 	clz	r1, r1
 8004e24:	b2c9      	uxtb	r1, r1
 8004e26:	408b      	lsls	r3, r1
 8004e28:	4969      	ldr	r1, [pc, #420]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e2e:	e0fe      	b.n	800502e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e34:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f000 8088 	beq.w	8004f52 <HAL_RCC_OscConfig+0x552>
 8004e42:	2301      	movs	r3, #1
 8004e44:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e48:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004e4c:	fa93 f3a3 	rbit	r3, r3
 8004e50:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8004e54:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e58:	fab3 f383 	clz	r3, r3
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e62:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	461a      	mov	r2, r3
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e6e:	f7fe f845 	bl	8002efc <HAL_GetTick>
 8004e72:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e76:	e00a      	b.n	8004e8e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e78:	f7fe f840 	bl	8002efc <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d902      	bls.n	8004e8e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	f000 be06 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>
 8004e8e:	2302      	movs	r3, #2
 8004e90:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e94:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004e98:	fa93 f3a3 	rbit	r3, r3
 8004e9c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004ea0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ea4:	fab3 f383 	clz	r3, r3
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	095b      	lsrs	r3, r3, #5
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	f043 0301 	orr.w	r3, r3, #1
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d102      	bne.n	8004ebe <HAL_RCC_OscConfig+0x4be>
 8004eb8:	4b45      	ldr	r3, [pc, #276]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	e013      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e6>
 8004ebe:	2302      	movs	r3, #2
 8004ec0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004ec8:	fa93 f3a3 	rbit	r3, r3
 8004ecc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004ed6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004eda:	fa93 f3a3 	rbit	r3, r3
 8004ede:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004ee2:	4b3b      	ldr	r3, [pc, #236]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004eec:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004ef0:	fa92 f2a2 	rbit	r2, r2
 8004ef4:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8004ef8:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004efc:	fab2 f282 	clz	r2, r2
 8004f00:	b2d2      	uxtb	r2, r2
 8004f02:	f042 0220 	orr.w	r2, r2, #32
 8004f06:	b2d2      	uxtb	r2, r2
 8004f08:	f002 021f 	and.w	r2, r2, #31
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004f12:	4013      	ands	r3, r2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0af      	beq.n	8004e78 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f18:	4b2d      	ldr	r3, [pc, #180]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f24:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	21f8      	movs	r1, #248	; 0xf8
 8004f2e:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f32:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8004f36:	fa91 f1a1 	rbit	r1, r1
 8004f3a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8004f3e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004f42:	fab1 f181 	clz	r1, r1
 8004f46:	b2c9      	uxtb	r1, r1
 8004f48:	408b      	lsls	r3, r1
 8004f4a:	4921      	ldr	r1, [pc, #132]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	600b      	str	r3, [r1, #0]
 8004f50:	e06d      	b.n	800502e <HAL_RCC_OscConfig+0x62e>
 8004f52:	2301      	movs	r3, #1
 8004f54:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f58:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004f5c:	fa93 f3a3 	rbit	r3, r3
 8004f60:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8004f64:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f68:	fab3 f383 	clz	r3, r3
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f72:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	461a      	mov	r2, r3
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f7e:	f7fd ffbd 	bl	8002efc <HAL_GetTick>
 8004f82:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f86:	e00a      	b.n	8004f9e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f88:	f7fd ffb8 	bl	8002efc <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d902      	bls.n	8004f9e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	f000 bd7e 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004fa8:	fa93 f3a3 	rbit	r3, r3
 8004fac:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8004fb0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fb4:	fab3 f383 	clz	r3, r3
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	095b      	lsrs	r3, r3, #5
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	f043 0301 	orr.w	r3, r3, #1
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d105      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x5d4>
 8004fc8:	4b01      	ldr	r3, [pc, #4]	; (8004fd0 <HAL_RCC_OscConfig+0x5d0>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	e016      	b.n	8004ffc <HAL_RCC_OscConfig+0x5fc>
 8004fce:	bf00      	nop
 8004fd0:	40021000 	.word	0x40021000
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004fde:	fa93 f3a3 	rbit	r3, r3
 8004fe2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004fec:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004ff0:	fa93 f3a3 	rbit	r3, r3
 8004ff4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004ff8:	4bbf      	ldr	r3, [pc, #764]	; (80052f8 <HAL_RCC_OscConfig+0x8f8>)
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005002:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8005006:	fa92 f2a2 	rbit	r2, r2
 800500a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800500e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005012:	fab2 f282 	clz	r2, r2
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	f042 0220 	orr.w	r2, r2, #32
 800501c:	b2d2      	uxtb	r2, r2
 800501e:	f002 021f 	and.w	r2, r2, #31
 8005022:	2101      	movs	r1, #1
 8005024:	fa01 f202 	lsl.w	r2, r1, r2
 8005028:	4013      	ands	r3, r2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1ac      	bne.n	8004f88 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800502e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005032:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0308 	and.w	r3, r3, #8
 800503e:	2b00      	cmp	r3, #0
 8005040:	f000 8113 	beq.w	800526a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005044:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005048:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d07c      	beq.n	800514e <HAL_RCC_OscConfig+0x74e>
 8005054:	2301      	movs	r3, #1
 8005056:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800505e:	fa93 f3a3 	rbit	r3, r3
 8005062:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8005066:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800506a:	fab3 f383 	clz	r3, r3
 800506e:	b2db      	uxtb	r3, r3
 8005070:	461a      	mov	r2, r3
 8005072:	4ba2      	ldr	r3, [pc, #648]	; (80052fc <HAL_RCC_OscConfig+0x8fc>)
 8005074:	4413      	add	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	461a      	mov	r2, r3
 800507a:	2301      	movs	r3, #1
 800507c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800507e:	f7fd ff3d 	bl	8002efc <HAL_GetTick>
 8005082:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005086:	e00a      	b.n	800509e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005088:	f7fd ff38 	bl	8002efc <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d902      	bls.n	800509e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	f000 bcfe 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>
 800509e:	2302      	movs	r3, #2
 80050a0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80050a8:	fa93 f2a3 	rbit	r2, r3
 80050ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050b0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80050be:	2202      	movs	r2, #2
 80050c0:	601a      	str	r2, [r3, #0]
 80050c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	fa93 f2a3 	rbit	r2, r3
 80050d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80050d8:	601a      	str	r2, [r3, #0]
 80050da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050de:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80050e2:	2202      	movs	r2, #2
 80050e4:	601a      	str	r2, [r3, #0]
 80050e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050ea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	fa93 f2a3 	rbit	r2, r3
 80050f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050f8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80050fc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050fe:	4b7e      	ldr	r3, [pc, #504]	; (80052f8 <HAL_RCC_OscConfig+0x8f8>)
 8005100:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005102:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005106:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800510a:	2102      	movs	r1, #2
 800510c:	6019      	str	r1, [r3, #0]
 800510e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005112:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	fa93 f1a3 	rbit	r1, r3
 800511c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005120:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005124:	6019      	str	r1, [r3, #0]
  return result;
 8005126:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800512a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	fab3 f383 	clz	r3, r3
 8005134:	b2db      	uxtb	r3, r3
 8005136:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800513a:	b2db      	uxtb	r3, r3
 800513c:	f003 031f 	and.w	r3, r3, #31
 8005140:	2101      	movs	r1, #1
 8005142:	fa01 f303 	lsl.w	r3, r1, r3
 8005146:	4013      	ands	r3, r2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d09d      	beq.n	8005088 <HAL_RCC_OscConfig+0x688>
 800514c:	e08d      	b.n	800526a <HAL_RCC_OscConfig+0x86a>
 800514e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005152:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005156:	2201      	movs	r2, #1
 8005158:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800515a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800515e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	fa93 f2a3 	rbit	r2, r3
 8005168:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800516c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005170:	601a      	str	r2, [r3, #0]
  return result;
 8005172:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005176:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800517a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800517c:	fab3 f383 	clz	r3, r3
 8005180:	b2db      	uxtb	r3, r3
 8005182:	461a      	mov	r2, r3
 8005184:	4b5d      	ldr	r3, [pc, #372]	; (80052fc <HAL_RCC_OscConfig+0x8fc>)
 8005186:	4413      	add	r3, r2
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	461a      	mov	r2, r3
 800518c:	2300      	movs	r3, #0
 800518e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005190:	f7fd feb4 	bl	8002efc <HAL_GetTick>
 8005194:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005198:	e00a      	b.n	80051b0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800519a:	f7fd feaf 	bl	8002efc <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d902      	bls.n	80051b0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	f000 bc75 	b.w	8005a9a <HAL_RCC_OscConfig+0x109a>
 80051b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051b4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80051b8:	2202      	movs	r2, #2
 80051ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051c0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	fa93 f2a3 	rbit	r2, r3
 80051ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051ce:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80051d2:	601a      	str	r2, [r3, #0]
 80051d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80051dc:	2202      	movs	r2, #2
 80051de:	601a      	str	r2, [r3, #0]
 80051e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	fa93 f2a3 	rbit	r2, r3
 80051ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051fc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005200:	2202      	movs	r2, #2
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005208:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	fa93 f2a3 	rbit	r2, r3
 8005212:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005216:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800521a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800521c:	4b36      	ldr	r3, [pc, #216]	; (80052f8 <HAL_RCC_OscConfig+0x8f8>)
 800521e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005220:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005224:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005228:	2102      	movs	r1, #2
 800522a:	6019      	str	r1, [r3, #0]
 800522c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005230:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	fa93 f1a3 	rbit	r1, r3
 800523a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800523e:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005242:	6019      	str	r1, [r3, #0]
  return result;
 8005244:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005248:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	fab3 f383 	clz	r3, r3
 8005252:	b2db      	uxtb	r3, r3
 8005254:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005258:	b2db      	uxtb	r3, r3
 800525a:	f003 031f 	and.w	r3, r3, #31
 800525e:	2101      	movs	r1, #1
 8005260:	fa01 f303 	lsl.w	r3, r1, r3
 8005264:	4013      	ands	r3, r2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d197      	bne.n	800519a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800526a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800526e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 0304 	and.w	r3, r3, #4
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 81a5 	beq.w	80055ca <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005280:	2300      	movs	r3, #0
 8005282:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005286:	4b1c      	ldr	r3, [pc, #112]	; (80052f8 <HAL_RCC_OscConfig+0x8f8>)
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d116      	bne.n	80052c0 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005292:	4b19      	ldr	r3, [pc, #100]	; (80052f8 <HAL_RCC_OscConfig+0x8f8>)
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	4a18      	ldr	r2, [pc, #96]	; (80052f8 <HAL_RCC_OscConfig+0x8f8>)
 8005298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800529c:	61d3      	str	r3, [r2, #28]
 800529e:	4b16      	ldr	r3, [pc, #88]	; (80052f8 <HAL_RCC_OscConfig+0x8f8>)
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80052a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052b8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80052ba:	2301      	movs	r3, #1
 80052bc:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c0:	4b0f      	ldr	r3, [pc, #60]	; (8005300 <HAL_RCC_OscConfig+0x900>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d121      	bne.n	8005310 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052cc:	4b0c      	ldr	r3, [pc, #48]	; (8005300 <HAL_RCC_OscConfig+0x900>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a0b      	ldr	r2, [pc, #44]	; (8005300 <HAL_RCC_OscConfig+0x900>)
 80052d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052d6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052d8:	f7fd fe10 	bl	8002efc <HAL_GetTick>
 80052dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e0:	e010      	b.n	8005304 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052e2:	f7fd fe0b 	bl	8002efc <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b64      	cmp	r3, #100	; 0x64
 80052f0:	d908      	bls.n	8005304 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e3d1      	b.n	8005a9a <HAL_RCC_OscConfig+0x109a>
 80052f6:	bf00      	nop
 80052f8:	40021000 	.word	0x40021000
 80052fc:	10908120 	.word	0x10908120
 8005300:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005304:	4b8d      	ldr	r3, [pc, #564]	; (800553c <HAL_RCC_OscConfig+0xb3c>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0e8      	beq.n	80052e2 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005310:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005314:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d106      	bne.n	800532e <HAL_RCC_OscConfig+0x92e>
 8005320:	4b87      	ldr	r3, [pc, #540]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	4a86      	ldr	r2, [pc, #536]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005326:	f043 0301 	orr.w	r3, r3, #1
 800532a:	6213      	str	r3, [r2, #32]
 800532c:	e035      	b.n	800539a <HAL_RCC_OscConfig+0x99a>
 800532e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005332:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10c      	bne.n	8005358 <HAL_RCC_OscConfig+0x958>
 800533e:	4b80      	ldr	r3, [pc, #512]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005340:	6a1b      	ldr	r3, [r3, #32]
 8005342:	4a7f      	ldr	r2, [pc, #508]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005344:	f023 0301 	bic.w	r3, r3, #1
 8005348:	6213      	str	r3, [r2, #32]
 800534a:	4b7d      	ldr	r3, [pc, #500]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	4a7c      	ldr	r2, [pc, #496]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005350:	f023 0304 	bic.w	r3, r3, #4
 8005354:	6213      	str	r3, [r2, #32]
 8005356:	e020      	b.n	800539a <HAL_RCC_OscConfig+0x99a>
 8005358:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800535c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	2b05      	cmp	r3, #5
 8005366:	d10c      	bne.n	8005382 <HAL_RCC_OscConfig+0x982>
 8005368:	4b75      	ldr	r3, [pc, #468]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 800536a:	6a1b      	ldr	r3, [r3, #32]
 800536c:	4a74      	ldr	r2, [pc, #464]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 800536e:	f043 0304 	orr.w	r3, r3, #4
 8005372:	6213      	str	r3, [r2, #32]
 8005374:	4b72      	ldr	r3, [pc, #456]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005376:	6a1b      	ldr	r3, [r3, #32]
 8005378:	4a71      	ldr	r2, [pc, #452]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 800537a:	f043 0301 	orr.w	r3, r3, #1
 800537e:	6213      	str	r3, [r2, #32]
 8005380:	e00b      	b.n	800539a <HAL_RCC_OscConfig+0x99a>
 8005382:	4b6f      	ldr	r3, [pc, #444]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	4a6e      	ldr	r2, [pc, #440]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005388:	f023 0301 	bic.w	r3, r3, #1
 800538c:	6213      	str	r3, [r2, #32]
 800538e:	4b6c      	ldr	r3, [pc, #432]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005390:	6a1b      	ldr	r3, [r3, #32]
 8005392:	4a6b      	ldr	r2, [pc, #428]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005394:	f023 0304 	bic.w	r3, r3, #4
 8005398:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800539a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800539e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	f000 8081 	beq.w	80054ae <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053ac:	f7fd fda6 	bl	8002efc <HAL_GetTick>
 80053b0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053b4:	e00b      	b.n	80053ce <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053b6:	f7fd fda1 	bl	8002efc <HAL_GetTick>
 80053ba:	4602      	mov	r2, r0
 80053bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e365      	b.n	8005a9a <HAL_RCC_OscConfig+0x109a>
 80053ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053d2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80053d6:	2202      	movs	r2, #2
 80053d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053de:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	fa93 f2a3 	rbit	r2, r3
 80053e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053ec:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80053f0:	601a      	str	r2, [r3, #0]
 80053f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053f6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80053fa:	2202      	movs	r2, #2
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005402:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	fa93 f2a3 	rbit	r2, r3
 800540c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005410:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005414:	601a      	str	r2, [r3, #0]
  return result;
 8005416:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800541a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800541e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005420:	fab3 f383 	clz	r3, r3
 8005424:	b2db      	uxtb	r3, r3
 8005426:	095b      	lsrs	r3, r3, #5
 8005428:	b2db      	uxtb	r3, r3
 800542a:	f043 0302 	orr.w	r3, r3, #2
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b02      	cmp	r3, #2
 8005432:	d102      	bne.n	800543a <HAL_RCC_OscConfig+0xa3a>
 8005434:	4b42      	ldr	r3, [pc, #264]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	e013      	b.n	8005462 <HAL_RCC_OscConfig+0xa62>
 800543a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800543e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005442:	2202      	movs	r2, #2
 8005444:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005446:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800544a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	fa93 f2a3 	rbit	r2, r3
 8005454:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005458:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	4b38      	ldr	r3, [pc, #224]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005462:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005466:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800546a:	2102      	movs	r1, #2
 800546c:	6011      	str	r1, [r2, #0]
 800546e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005472:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005476:	6812      	ldr	r2, [r2, #0]
 8005478:	fa92 f1a2 	rbit	r1, r2
 800547c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005480:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8005484:	6011      	str	r1, [r2, #0]
  return result;
 8005486:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800548a:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	fab2 f282 	clz	r2, r2
 8005494:	b2d2      	uxtb	r2, r2
 8005496:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800549a:	b2d2      	uxtb	r2, r2
 800549c:	f002 021f 	and.w	r2, r2, #31
 80054a0:	2101      	movs	r1, #1
 80054a2:	fa01 f202 	lsl.w	r2, r1, r2
 80054a6:	4013      	ands	r3, r2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d084      	beq.n	80053b6 <HAL_RCC_OscConfig+0x9b6>
 80054ac:	e083      	b.n	80055b6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054ae:	f7fd fd25 	bl	8002efc <HAL_GetTick>
 80054b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054b6:	e00b      	b.n	80054d0 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054b8:	f7fd fd20 	bl	8002efc <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d901      	bls.n	80054d0 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e2e4      	b.n	8005a9a <HAL_RCC_OscConfig+0x109a>
 80054d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054d4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80054d8:	2202      	movs	r2, #2
 80054da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054e0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	fa93 f2a3 	rbit	r2, r3
 80054ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054ee:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80054f2:	601a      	str	r2, [r3, #0]
 80054f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054f8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80054fc:	2202      	movs	r2, #2
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005504:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	fa93 f2a3 	rbit	r2, r3
 800550e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005512:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005516:	601a      	str	r2, [r3, #0]
  return result;
 8005518:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800551c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005520:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005522:	fab3 f383 	clz	r3, r3
 8005526:	b2db      	uxtb	r3, r3
 8005528:	095b      	lsrs	r3, r3, #5
 800552a:	b2db      	uxtb	r3, r3
 800552c:	f043 0302 	orr.w	r3, r3, #2
 8005530:	b2db      	uxtb	r3, r3
 8005532:	2b02      	cmp	r3, #2
 8005534:	d106      	bne.n	8005544 <HAL_RCC_OscConfig+0xb44>
 8005536:	4b02      	ldr	r3, [pc, #8]	; (8005540 <HAL_RCC_OscConfig+0xb40>)
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	e017      	b.n	800556c <HAL_RCC_OscConfig+0xb6c>
 800553c:	40007000 	.word	0x40007000
 8005540:	40021000 	.word	0x40021000
 8005544:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005548:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800554c:	2202      	movs	r2, #2
 800554e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005550:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005554:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	fa93 f2a3 	rbit	r2, r3
 800555e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005562:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8005566:	601a      	str	r2, [r3, #0]
 8005568:	4bb3      	ldr	r3, [pc, #716]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 800556a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005570:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005574:	2102      	movs	r1, #2
 8005576:	6011      	str	r1, [r2, #0]
 8005578:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800557c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005580:	6812      	ldr	r2, [r2, #0]
 8005582:	fa92 f1a2 	rbit	r1, r2
 8005586:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800558a:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 800558e:	6011      	str	r1, [r2, #0]
  return result;
 8005590:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005594:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8005598:	6812      	ldr	r2, [r2, #0]
 800559a:	fab2 f282 	clz	r2, r2
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a4:	b2d2      	uxtb	r2, r2
 80055a6:	f002 021f 	and.w	r2, r2, #31
 80055aa:	2101      	movs	r1, #1
 80055ac:	fa01 f202 	lsl.w	r2, r1, r2
 80055b0:	4013      	ands	r3, r2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d180      	bne.n	80054b8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80055b6:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d105      	bne.n	80055ca <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055be:	4b9e      	ldr	r3, [pc, #632]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 80055c0:	69db      	ldr	r3, [r3, #28]
 80055c2:	4a9d      	ldr	r2, [pc, #628]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 80055c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055c8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055ce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	699b      	ldr	r3, [r3, #24]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 825e 	beq.w	8005a98 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055dc:	4b96      	ldr	r3, [pc, #600]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f003 030c 	and.w	r3, r3, #12
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	f000 821f 	beq.w	8005a28 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055ee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	f040 8170 	bne.w	80058dc <HAL_RCC_OscConfig+0xedc>
 80055fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005600:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005604:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005608:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800560a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800560e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	fa93 f2a3 	rbit	r2, r3
 8005618:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800561c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005620:	601a      	str	r2, [r3, #0]
  return result;
 8005622:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005626:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800562a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800562c:	fab3 f383 	clz	r3, r3
 8005630:	b2db      	uxtb	r3, r3
 8005632:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005636:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	461a      	mov	r2, r3
 800563e:	2300      	movs	r3, #0
 8005640:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005642:	f7fd fc5b 	bl	8002efc <HAL_GetTick>
 8005646:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800564a:	e009      	b.n	8005660 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800564c:	f7fd fc56 	bl	8002efc <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	2b02      	cmp	r3, #2
 800565a:	d901      	bls.n	8005660 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e21c      	b.n	8005a9a <HAL_RCC_OscConfig+0x109a>
 8005660:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005664:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005668:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800566c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800566e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005672:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	fa93 f2a3 	rbit	r2, r3
 800567c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005680:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005684:	601a      	str	r2, [r3, #0]
  return result;
 8005686:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800568a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800568e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005690:	fab3 f383 	clz	r3, r3
 8005694:	b2db      	uxtb	r3, r3
 8005696:	095b      	lsrs	r3, r3, #5
 8005698:	b2db      	uxtb	r3, r3
 800569a:	f043 0301 	orr.w	r3, r3, #1
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d102      	bne.n	80056aa <HAL_RCC_OscConfig+0xcaa>
 80056a4:	4b64      	ldr	r3, [pc, #400]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	e027      	b.n	80056fa <HAL_RCC_OscConfig+0xcfa>
 80056aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056ae:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80056b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056bc:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	fa93 f2a3 	rbit	r2, r3
 80056c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056ca:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056d4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80056d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056e2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	fa93 f2a3 	rbit	r2, r3
 80056ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056f0:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80056f4:	601a      	str	r2, [r3, #0]
 80056f6:	4b50      	ldr	r3, [pc, #320]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 80056f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80056fe:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005702:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005706:	6011      	str	r1, [r2, #0]
 8005708:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800570c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005710:	6812      	ldr	r2, [r2, #0]
 8005712:	fa92 f1a2 	rbit	r1, r2
 8005716:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800571a:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800571e:	6011      	str	r1, [r2, #0]
  return result;
 8005720:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005724:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005728:	6812      	ldr	r2, [r2, #0]
 800572a:	fab2 f282 	clz	r2, r2
 800572e:	b2d2      	uxtb	r2, r2
 8005730:	f042 0220 	orr.w	r2, r2, #32
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	f002 021f 	and.w	r2, r2, #31
 800573a:	2101      	movs	r1, #1
 800573c:	fa01 f202 	lsl.w	r2, r1, r2
 8005740:	4013      	ands	r3, r2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d182      	bne.n	800564c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005746:	4b3c      	ldr	r3, [pc, #240]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 8005748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800574a:	f023 020f 	bic.w	r2, r3, #15
 800574e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005752:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575a:	4937      	ldr	r1, [pc, #220]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 800575c:	4313      	orrs	r3, r2
 800575e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8005760:	4b35      	ldr	r3, [pc, #212]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8005768:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800576c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6a19      	ldr	r1, [r3, #32]
 8005774:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005778:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	430b      	orrs	r3, r1
 8005782:	492d      	ldr	r1, [pc, #180]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 8005784:	4313      	orrs	r3, r2
 8005786:	604b      	str	r3, [r1, #4]
 8005788:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800578c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005790:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005794:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005796:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800579a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	fa93 f2a3 	rbit	r2, r3
 80057a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057a8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80057ac:	601a      	str	r2, [r3, #0]
  return result;
 80057ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057b2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80057b6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057b8:	fab3 f383 	clz	r3, r3
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80057c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	461a      	mov	r2, r3
 80057ca:	2301      	movs	r3, #1
 80057cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ce:	f7fd fb95 	bl	8002efc <HAL_GetTick>
 80057d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80057d6:	e009      	b.n	80057ec <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057d8:	f7fd fb90 	bl	8002efc <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d901      	bls.n	80057ec <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e156      	b.n	8005a9a <HAL_RCC_OscConfig+0x109a>
 80057ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057f0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80057f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80057fe:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	fa93 f2a3 	rbit	r2, r3
 8005808:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800580c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005810:	601a      	str	r2, [r3, #0]
  return result;
 8005812:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005816:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800581a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800581c:	fab3 f383 	clz	r3, r3
 8005820:	b2db      	uxtb	r3, r3
 8005822:	095b      	lsrs	r3, r3, #5
 8005824:	b2db      	uxtb	r3, r3
 8005826:	f043 0301 	orr.w	r3, r3, #1
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b01      	cmp	r3, #1
 800582e:	d105      	bne.n	800583c <HAL_RCC_OscConfig+0xe3c>
 8005830:	4b01      	ldr	r3, [pc, #4]	; (8005838 <HAL_RCC_OscConfig+0xe38>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	e02a      	b.n	800588c <HAL_RCC_OscConfig+0xe8c>
 8005836:	bf00      	nop
 8005838:	40021000 	.word	0x40021000
 800583c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005840:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005844:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005848:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800584a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800584e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	fa93 f2a3 	rbit	r2, r3
 8005858:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800585c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005860:	601a      	str	r2, [r3, #0]
 8005862:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005866:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800586a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800586e:	601a      	str	r2, [r3, #0]
 8005870:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005874:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	fa93 f2a3 	rbit	r2, r3
 800587e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005882:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	4b86      	ldr	r3, [pc, #536]	; (8005aa4 <HAL_RCC_OscConfig+0x10a4>)
 800588a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005890:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005894:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005898:	6011      	str	r1, [r2, #0]
 800589a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800589e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80058a2:	6812      	ldr	r2, [r2, #0]
 80058a4:	fa92 f1a2 	rbit	r1, r2
 80058a8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80058ac:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80058b0:	6011      	str	r1, [r2, #0]
  return result;
 80058b2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80058b6:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80058ba:	6812      	ldr	r2, [r2, #0]
 80058bc:	fab2 f282 	clz	r2, r2
 80058c0:	b2d2      	uxtb	r2, r2
 80058c2:	f042 0220 	orr.w	r2, r2, #32
 80058c6:	b2d2      	uxtb	r2, r2
 80058c8:	f002 021f 	and.w	r2, r2, #31
 80058cc:	2101      	movs	r1, #1
 80058ce:	fa01 f202 	lsl.w	r2, r1, r2
 80058d2:	4013      	ands	r3, r2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f43f af7f 	beq.w	80057d8 <HAL_RCC_OscConfig+0xdd8>
 80058da:	e0dd      	b.n	8005a98 <HAL_RCC_OscConfig+0x1098>
 80058dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058e0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80058e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80058e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058ee:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	fa93 f2a3 	rbit	r2, r3
 80058f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80058fc:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005900:	601a      	str	r2, [r3, #0]
  return result;
 8005902:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005906:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800590a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800590c:	fab3 f383 	clz	r3, r3
 8005910:	b2db      	uxtb	r3, r3
 8005912:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005916:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	461a      	mov	r2, r3
 800591e:	2300      	movs	r3, #0
 8005920:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005922:	f7fd faeb 	bl	8002efc <HAL_GetTick>
 8005926:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800592a:	e009      	b.n	8005940 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800592c:	f7fd fae6 	bl	8002efc <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e0ac      	b.n	8005a9a <HAL_RCC_OscConfig+0x109a>
 8005940:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005944:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005948:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800594c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800594e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005952:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	fa93 f2a3 	rbit	r2, r3
 800595c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005960:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005964:	601a      	str	r2, [r3, #0]
  return result;
 8005966:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800596a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800596e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005970:	fab3 f383 	clz	r3, r3
 8005974:	b2db      	uxtb	r3, r3
 8005976:	095b      	lsrs	r3, r3, #5
 8005978:	b2db      	uxtb	r3, r3
 800597a:	f043 0301 	orr.w	r3, r3, #1
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b01      	cmp	r3, #1
 8005982:	d102      	bne.n	800598a <HAL_RCC_OscConfig+0xf8a>
 8005984:	4b47      	ldr	r3, [pc, #284]	; (8005aa4 <HAL_RCC_OscConfig+0x10a4>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	e027      	b.n	80059da <HAL_RCC_OscConfig+0xfda>
 800598a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800598e:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005992:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005996:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005998:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800599c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	fa93 f2a3 	rbit	r2, r3
 80059a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059aa:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059b4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80059b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059c2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	fa93 f2a3 	rbit	r2, r3
 80059cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80059d0:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	4b33      	ldr	r3, [pc, #204]	; (8005aa4 <HAL_RCC_OscConfig+0x10a4>)
 80059d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059da:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80059de:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80059e2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80059e6:	6011      	str	r1, [r2, #0]
 80059e8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80059ec:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80059f0:	6812      	ldr	r2, [r2, #0]
 80059f2:	fa92 f1a2 	rbit	r1, r2
 80059f6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80059fa:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80059fe:	6011      	str	r1, [r2, #0]
  return result;
 8005a00:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005a04:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8005a08:	6812      	ldr	r2, [r2, #0]
 8005a0a:	fab2 f282 	clz	r2, r2
 8005a0e:	b2d2      	uxtb	r2, r2
 8005a10:	f042 0220 	orr.w	r2, r2, #32
 8005a14:	b2d2      	uxtb	r2, r2
 8005a16:	f002 021f 	and.w	r2, r2, #31
 8005a1a:	2101      	movs	r1, #1
 8005a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8005a20:	4013      	ands	r3, r2
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d182      	bne.n	800592c <HAL_RCC_OscConfig+0xf2c>
 8005a26:	e037      	b.n	8005a98 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a2c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d101      	bne.n	8005a3c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e02e      	b.n	8005a9a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005a3c:	4b19      	ldr	r3, [pc, #100]	; (8005aa4 <HAL_RCC_OscConfig+0x10a4>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8005a44:	4b17      	ldr	r3, [pc, #92]	; (8005aa4 <HAL_RCC_OscConfig+0x10a4>)
 8005a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a48:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005a4c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005a50:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8005a54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a58:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	69db      	ldr	r3, [r3, #28]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d117      	bne.n	8005a94 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005a64:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005a68:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005a6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a70:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d10b      	bne.n	8005a94 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8005a7c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a80:	f003 020f 	and.w	r2, r3, #15
 8005a84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005a88:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d001      	beq.n	8005a98 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e000      	b.n	8005a9a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	40021000 	.word	0x40021000

08005aa8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b09e      	sub	sp, #120	; 0x78
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d101      	bne.n	8005ac0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e162      	b.n	8005d86 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ac0:	4b90      	ldr	r3, [pc, #576]	; (8005d04 <HAL_RCC_ClockConfig+0x25c>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0307 	and.w	r3, r3, #7
 8005ac8:	683a      	ldr	r2, [r7, #0]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d910      	bls.n	8005af0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ace:	4b8d      	ldr	r3, [pc, #564]	; (8005d04 <HAL_RCC_ClockConfig+0x25c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f023 0207 	bic.w	r2, r3, #7
 8005ad6:	498b      	ldr	r1, [pc, #556]	; (8005d04 <HAL_RCC_ClockConfig+0x25c>)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ade:	4b89      	ldr	r3, [pc, #548]	; (8005d04 <HAL_RCC_ClockConfig+0x25c>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0307 	and.w	r3, r3, #7
 8005ae6:	683a      	ldr	r2, [r7, #0]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d001      	beq.n	8005af0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e14a      	b.n	8005d86 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0302 	and.w	r3, r3, #2
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d008      	beq.n	8005b0e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005afc:	4b82      	ldr	r3, [pc, #520]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	497f      	ldr	r1, [pc, #508]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 80dc 	beq.w	8005cd4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d13c      	bne.n	8005b9e <HAL_RCC_ClockConfig+0xf6>
 8005b24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b28:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b2c:	fa93 f3a3 	rbit	r3, r3
 8005b30:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005b32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b34:	fab3 f383 	clz	r3, r3
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	095b      	lsrs	r3, r3, #5
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	f043 0301 	orr.w	r3, r3, #1
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d102      	bne.n	8005b4e <HAL_RCC_ClockConfig+0xa6>
 8005b48:	4b6f      	ldr	r3, [pc, #444]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	e00f      	b.n	8005b6e <HAL_RCC_ClockConfig+0xc6>
 8005b4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b52:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005b56:	fa93 f3a3 	rbit	r3, r3
 8005b5a:	667b      	str	r3, [r7, #100]	; 0x64
 8005b5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b60:	663b      	str	r3, [r7, #96]	; 0x60
 8005b62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b64:	fa93 f3a3 	rbit	r3, r3
 8005b68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b6a:	4b67      	ldr	r3, [pc, #412]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005b72:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b76:	fa92 f2a2 	rbit	r2, r2
 8005b7a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005b7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005b7e:	fab2 f282 	clz	r2, r2
 8005b82:	b2d2      	uxtb	r2, r2
 8005b84:	f042 0220 	orr.w	r2, r2, #32
 8005b88:	b2d2      	uxtb	r2, r2
 8005b8a:	f002 021f 	and.w	r2, r2, #31
 8005b8e:	2101      	movs	r1, #1
 8005b90:	fa01 f202 	lsl.w	r2, r1, r2
 8005b94:	4013      	ands	r3, r2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d17b      	bne.n	8005c92 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e0f3      	b.n	8005d86 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d13c      	bne.n	8005c20 <HAL_RCC_ClockConfig+0x178>
 8005ba6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005baa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bae:	fa93 f3a3 	rbit	r3, r3
 8005bb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005bb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bb6:	fab3 f383 	clz	r3, r3
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	095b      	lsrs	r3, r3, #5
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	f043 0301 	orr.w	r3, r3, #1
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d102      	bne.n	8005bd0 <HAL_RCC_ClockConfig+0x128>
 8005bca:	4b4f      	ldr	r3, [pc, #316]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	e00f      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x148>
 8005bd0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bd4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bd8:	fa93 f3a3 	rbit	r3, r3
 8005bdc:	647b      	str	r3, [r7, #68]	; 0x44
 8005bde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005be2:	643b      	str	r3, [r7, #64]	; 0x40
 8005be4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005be6:	fa93 f3a3 	rbit	r3, r3
 8005bea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bec:	4b46      	ldr	r3, [pc, #280]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005bf4:	63ba      	str	r2, [r7, #56]	; 0x38
 8005bf6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005bf8:	fa92 f2a2 	rbit	r2, r2
 8005bfc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005bfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c00:	fab2 f282 	clz	r2, r2
 8005c04:	b2d2      	uxtb	r2, r2
 8005c06:	f042 0220 	orr.w	r2, r2, #32
 8005c0a:	b2d2      	uxtb	r2, r2
 8005c0c:	f002 021f 	and.w	r2, r2, #31
 8005c10:	2101      	movs	r1, #1
 8005c12:	fa01 f202 	lsl.w	r2, r1, r2
 8005c16:	4013      	ands	r3, r2
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d13a      	bne.n	8005c92 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e0b2      	b.n	8005d86 <HAL_RCC_ClockConfig+0x2de>
 8005c20:	2302      	movs	r3, #2
 8005c22:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c26:	fa93 f3a3 	rbit	r3, r3
 8005c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c2e:	fab3 f383 	clz	r3, r3
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	095b      	lsrs	r3, r3, #5
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	f043 0301 	orr.w	r3, r3, #1
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d102      	bne.n	8005c48 <HAL_RCC_ClockConfig+0x1a0>
 8005c42:	4b31      	ldr	r3, [pc, #196]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	e00d      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1bc>
 8005c48:	2302      	movs	r3, #2
 8005c4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c4e:	fa93 f3a3 	rbit	r3, r3
 8005c52:	627b      	str	r3, [r7, #36]	; 0x24
 8005c54:	2302      	movs	r3, #2
 8005c56:	623b      	str	r3, [r7, #32]
 8005c58:	6a3b      	ldr	r3, [r7, #32]
 8005c5a:	fa93 f3a3 	rbit	r3, r3
 8005c5e:	61fb      	str	r3, [r7, #28]
 8005c60:	4b29      	ldr	r3, [pc, #164]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c64:	2202      	movs	r2, #2
 8005c66:	61ba      	str	r2, [r7, #24]
 8005c68:	69ba      	ldr	r2, [r7, #24]
 8005c6a:	fa92 f2a2 	rbit	r2, r2
 8005c6e:	617a      	str	r2, [r7, #20]
  return result;
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	fab2 f282 	clz	r2, r2
 8005c76:	b2d2      	uxtb	r2, r2
 8005c78:	f042 0220 	orr.w	r2, r2, #32
 8005c7c:	b2d2      	uxtb	r2, r2
 8005c7e:	f002 021f 	and.w	r2, r2, #31
 8005c82:	2101      	movs	r1, #1
 8005c84:	fa01 f202 	lsl.w	r2, r1, r2
 8005c88:	4013      	ands	r3, r2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d101      	bne.n	8005c92 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e079      	b.n	8005d86 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c92:	4b1d      	ldr	r3, [pc, #116]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f023 0203 	bic.w	r2, r3, #3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	491a      	ldr	r1, [pc, #104]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ca4:	f7fd f92a 	bl	8002efc <HAL_GetTick>
 8005ca8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005caa:	e00a      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cac:	f7fd f926 	bl	8002efc <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e061      	b.n	8005d86 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cc2:	4b11      	ldr	r3, [pc, #68]	; (8005d08 <HAL_RCC_ClockConfig+0x260>)
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f003 020c 	and.w	r2, r3, #12
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d1eb      	bne.n	8005cac <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd4:	4b0b      	ldr	r3, [pc, #44]	; (8005d04 <HAL_RCC_ClockConfig+0x25c>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0307 	and.w	r3, r3, #7
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d214      	bcs.n	8005d0c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce2:	4b08      	ldr	r3, [pc, #32]	; (8005d04 <HAL_RCC_ClockConfig+0x25c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f023 0207 	bic.w	r2, r3, #7
 8005cea:	4906      	ldr	r1, [pc, #24]	; (8005d04 <HAL_RCC_ClockConfig+0x25c>)
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cf2:	4b04      	ldr	r3, [pc, #16]	; (8005d04 <HAL_RCC_ClockConfig+0x25c>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d005      	beq.n	8005d0c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e040      	b.n	8005d86 <HAL_RCC_ClockConfig+0x2de>
 8005d04:	40022000 	.word	0x40022000
 8005d08:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d008      	beq.n	8005d2a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d18:	4b1d      	ldr	r3, [pc, #116]	; (8005d90 <HAL_RCC_ClockConfig+0x2e8>)
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	491a      	ldr	r1, [pc, #104]	; (8005d90 <HAL_RCC_ClockConfig+0x2e8>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 0308 	and.w	r3, r3, #8
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d009      	beq.n	8005d4a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d36:	4b16      	ldr	r3, [pc, #88]	; (8005d90 <HAL_RCC_ClockConfig+0x2e8>)
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	00db      	lsls	r3, r3, #3
 8005d44:	4912      	ldr	r1, [pc, #72]	; (8005d90 <HAL_RCC_ClockConfig+0x2e8>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005d4a:	f000 f829 	bl	8005da0 <HAL_RCC_GetSysClockFreq>
 8005d4e:	4601      	mov	r1, r0
 8005d50:	4b0f      	ldr	r3, [pc, #60]	; (8005d90 <HAL_RCC_ClockConfig+0x2e8>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d58:	22f0      	movs	r2, #240	; 0xf0
 8005d5a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	fa92 f2a2 	rbit	r2, r2
 8005d62:	60fa      	str	r2, [r7, #12]
  return result;
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	fab2 f282 	clz	r2, r2
 8005d6a:	b2d2      	uxtb	r2, r2
 8005d6c:	40d3      	lsrs	r3, r2
 8005d6e:	4a09      	ldr	r2, [pc, #36]	; (8005d94 <HAL_RCC_ClockConfig+0x2ec>)
 8005d70:	5cd3      	ldrb	r3, [r2, r3]
 8005d72:	fa21 f303 	lsr.w	r3, r1, r3
 8005d76:	4a08      	ldr	r2, [pc, #32]	; (8005d98 <HAL_RCC_ClockConfig+0x2f0>)
 8005d78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005d7a:	4b08      	ldr	r3, [pc, #32]	; (8005d9c <HAL_RCC_ClockConfig+0x2f4>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fd f878 	bl	8002e74 <HAL_InitTick>
  
  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3778      	adds	r7, #120	; 0x78
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	40021000 	.word	0x40021000
 8005d94:	0800a35c 	.word	0x0800a35c
 8005d98:	2000006c 	.word	0x2000006c
 8005d9c:	20000070 	.word	0x20000070

08005da0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b08b      	sub	sp, #44	; 0x2c
 8005da4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005da6:	2300      	movs	r3, #0
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	2300      	movs	r3, #0
 8005dac:	61bb      	str	r3, [r7, #24]
 8005dae:	2300      	movs	r3, #0
 8005db0:	627b      	str	r3, [r7, #36]	; 0x24
 8005db2:	2300      	movs	r3, #0
 8005db4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005db6:	2300      	movs	r3, #0
 8005db8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005dba:	4b2a      	ldr	r3, [pc, #168]	; (8005e64 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	f003 030c 	and.w	r3, r3, #12
 8005dc6:	2b04      	cmp	r3, #4
 8005dc8:	d002      	beq.n	8005dd0 <HAL_RCC_GetSysClockFreq+0x30>
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d003      	beq.n	8005dd6 <HAL_RCC_GetSysClockFreq+0x36>
 8005dce:	e03f      	b.n	8005e50 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005dd0:	4b25      	ldr	r3, [pc, #148]	; (8005e68 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005dd2:	623b      	str	r3, [r7, #32]
      break;
 8005dd4:	e03f      	b.n	8005e56 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005dd6:	69fb      	ldr	r3, [r7, #28]
 8005dd8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005ddc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005de0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	fa92 f2a2 	rbit	r2, r2
 8005de8:	607a      	str	r2, [r7, #4]
  return result;
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	fab2 f282 	clz	r2, r2
 8005df0:	b2d2      	uxtb	r2, r2
 8005df2:	40d3      	lsrs	r3, r2
 8005df4:	4a1d      	ldr	r2, [pc, #116]	; (8005e6c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005df6:	5cd3      	ldrb	r3, [r2, r3]
 8005df8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005dfa:	4b1a      	ldr	r3, [pc, #104]	; (8005e64 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dfe:	f003 030f 	and.w	r3, r3, #15
 8005e02:	220f      	movs	r2, #15
 8005e04:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	fa92 f2a2 	rbit	r2, r2
 8005e0c:	60fa      	str	r2, [r7, #12]
  return result;
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	fab2 f282 	clz	r2, r2
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	40d3      	lsrs	r3, r2
 8005e18:	4a15      	ldr	r2, [pc, #84]	; (8005e70 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005e1a:	5cd3      	ldrb	r3, [r2, r3]
 8005e1c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d008      	beq.n	8005e3a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e28:	4a0f      	ldr	r2, [pc, #60]	; (8005e68 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005e2a:	69bb      	ldr	r3, [r7, #24]
 8005e2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	fb02 f303 	mul.w	r3, r2, r3
 8005e36:	627b      	str	r3, [r7, #36]	; 0x24
 8005e38:	e007      	b.n	8005e4a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e3a:	4a0b      	ldr	r2, [pc, #44]	; (8005e68 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	fb02 f303 	mul.w	r3, r2, r3
 8005e48:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4c:	623b      	str	r3, [r7, #32]
      break;
 8005e4e:	e002      	b.n	8005e56 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005e50:	4b05      	ldr	r3, [pc, #20]	; (8005e68 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005e52:	623b      	str	r3, [r7, #32]
      break;
 8005e54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e56:	6a3b      	ldr	r3, [r7, #32]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	372c      	adds	r7, #44	; 0x2c
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	40021000 	.word	0x40021000
 8005e68:	007a1200 	.word	0x007a1200
 8005e6c:	0800a374 	.word	0x0800a374
 8005e70:	0800a384 	.word	0x0800a384

08005e74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e74:	b480      	push	{r7}
 8005e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e78:	4b03      	ldr	r3, [pc, #12]	; (8005e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	2000006c 	.word	0x2000006c

08005e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005e92:	f7ff ffef 	bl	8005e74 <HAL_RCC_GetHCLKFreq>
 8005e96:	4601      	mov	r1, r0
 8005e98:	4b0b      	ldr	r3, [pc, #44]	; (8005ec8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005ea0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005ea4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	fa92 f2a2 	rbit	r2, r2
 8005eac:	603a      	str	r2, [r7, #0]
  return result;
 8005eae:	683a      	ldr	r2, [r7, #0]
 8005eb0:	fab2 f282 	clz	r2, r2
 8005eb4:	b2d2      	uxtb	r2, r2
 8005eb6:	40d3      	lsrs	r3, r2
 8005eb8:	4a04      	ldr	r2, [pc, #16]	; (8005ecc <HAL_RCC_GetPCLK1Freq+0x40>)
 8005eba:	5cd3      	ldrb	r3, [r2, r3]
 8005ebc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3708      	adds	r7, #8
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	40021000 	.word	0x40021000
 8005ecc:	0800a36c 	.word	0x0800a36c

08005ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005ed6:	f7ff ffcd 	bl	8005e74 <HAL_RCC_GetHCLKFreq>
 8005eda:	4601      	mov	r1, r0
 8005edc:	4b0b      	ldr	r3, [pc, #44]	; (8005f0c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005ee4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005ee8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	fa92 f2a2 	rbit	r2, r2
 8005ef0:	603a      	str	r2, [r7, #0]
  return result;
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	fab2 f282 	clz	r2, r2
 8005ef8:	b2d2      	uxtb	r2, r2
 8005efa:	40d3      	lsrs	r3, r2
 8005efc:	4a04      	ldr	r2, [pc, #16]	; (8005f10 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005efe:	5cd3      	ldrb	r3, [r2, r3]
 8005f00:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005f04:	4618      	mov	r0, r3
 8005f06:	3708      	adds	r7, #8
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	40021000 	.word	0x40021000
 8005f10:	0800a36c 	.word	0x0800a36c

08005f14 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b092      	sub	sp, #72	; 0x48
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005f20:	2300      	movs	r3, #0
 8005f22:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005f24:	2300      	movs	r3, #0
 8005f26:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 80d4 	beq.w	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f38:	4b4e      	ldr	r3, [pc, #312]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f3a:	69db      	ldr	r3, [r3, #28]
 8005f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10e      	bne.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f44:	4b4b      	ldr	r3, [pc, #300]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	4a4a      	ldr	r2, [pc, #296]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f4e:	61d3      	str	r3, [r2, #28]
 8005f50:	4b48      	ldr	r3, [pc, #288]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f52:	69db      	ldr	r3, [r3, #28]
 8005f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f58:	60bb      	str	r3, [r7, #8]
 8005f5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f62:	4b45      	ldr	r3, [pc, #276]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d118      	bne.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f6e:	4b42      	ldr	r3, [pc, #264]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a41      	ldr	r2, [pc, #260]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f78:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f7a:	f7fc ffbf 	bl	8002efc <HAL_GetTick>
 8005f7e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f80:	e008      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f82:	f7fc ffbb 	bl	8002efc <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	2b64      	cmp	r3, #100	; 0x64
 8005f8e:	d901      	bls.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e1d6      	b.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f94:	4b38      	ldr	r3, [pc, #224]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d0f0      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005fa0:	4b34      	ldr	r3, [pc, #208]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 8084 	beq.w	80060ba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d07c      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fc0:	4b2c      	ldr	r3, [pc, #176]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005fce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd2:	fa93 f3a3 	rbit	r3, r3
 8005fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005fda:	fab3 f383 	clz	r3, r3
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	4b26      	ldr	r3, [pc, #152]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005fe4:	4413      	add	r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	461a      	mov	r2, r3
 8005fea:	2301      	movs	r3, #1
 8005fec:	6013      	str	r3, [r2, #0]
 8005fee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ff2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff6:	fa93 f3a3 	rbit	r3, r3
 8005ffa:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005ffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ffe:	fab3 f383 	clz	r3, r3
 8006002:	b2db      	uxtb	r3, r3
 8006004:	461a      	mov	r2, r3
 8006006:	4b1d      	ldr	r3, [pc, #116]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006008:	4413      	add	r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	461a      	mov	r2, r3
 800600e:	2300      	movs	r3, #0
 8006010:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006012:	4a18      	ldr	r2, [pc, #96]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006016:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800601a:	f003 0301 	and.w	r3, r3, #1
 800601e:	2b00      	cmp	r3, #0
 8006020:	d04b      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006022:	f7fc ff6b 	bl	8002efc <HAL_GetTick>
 8006026:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006028:	e00a      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800602a:	f7fc ff67 	bl	8002efc <HAL_GetTick>
 800602e:	4602      	mov	r2, r0
 8006030:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006032:	1ad3      	subs	r3, r2, r3
 8006034:	f241 3288 	movw	r2, #5000	; 0x1388
 8006038:	4293      	cmp	r3, r2
 800603a:	d901      	bls.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e180      	b.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006040:	2302      	movs	r3, #2
 8006042:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006046:	fa93 f3a3 	rbit	r3, r3
 800604a:	627b      	str	r3, [r7, #36]	; 0x24
 800604c:	2302      	movs	r3, #2
 800604e:	623b      	str	r3, [r7, #32]
 8006050:	6a3b      	ldr	r3, [r7, #32]
 8006052:	fa93 f3a3 	rbit	r3, r3
 8006056:	61fb      	str	r3, [r7, #28]
  return result;
 8006058:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800605a:	fab3 f383 	clz	r3, r3
 800605e:	b2db      	uxtb	r3, r3
 8006060:	095b      	lsrs	r3, r3, #5
 8006062:	b2db      	uxtb	r3, r3
 8006064:	f043 0302 	orr.w	r3, r3, #2
 8006068:	b2db      	uxtb	r3, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d108      	bne.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800606e:	4b01      	ldr	r3, [pc, #4]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	e00d      	b.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006074:	40021000 	.word	0x40021000
 8006078:	40007000 	.word	0x40007000
 800607c:	10908100 	.word	0x10908100
 8006080:	2302      	movs	r3, #2
 8006082:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006084:	69bb      	ldr	r3, [r7, #24]
 8006086:	fa93 f3a3 	rbit	r3, r3
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	4b9a      	ldr	r3, [pc, #616]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800608e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006090:	2202      	movs	r2, #2
 8006092:	613a      	str	r2, [r7, #16]
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	fa92 f2a2 	rbit	r2, r2
 800609a:	60fa      	str	r2, [r7, #12]
  return result;
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	fab2 f282 	clz	r2, r2
 80060a2:	b2d2      	uxtb	r2, r2
 80060a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060a8:	b2d2      	uxtb	r2, r2
 80060aa:	f002 021f 	and.w	r2, r2, #31
 80060ae:	2101      	movs	r1, #1
 80060b0:	fa01 f202 	lsl.w	r2, r1, r2
 80060b4:	4013      	ands	r3, r2
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d0b7      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80060ba:	4b8f      	ldr	r3, [pc, #572]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060bc:	6a1b      	ldr	r3, [r3, #32]
 80060be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	498c      	ldr	r1, [pc, #560]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80060cc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d105      	bne.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060d4:	4b88      	ldr	r3, [pc, #544]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060d6:	69db      	ldr	r3, [r3, #28]
 80060d8:	4a87      	ldr	r2, [pc, #540]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060de:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d008      	beq.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060ec:	4b82      	ldr	r3, [pc, #520]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060f0:	f023 0203 	bic.w	r2, r3, #3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	497f      	ldr	r1, [pc, #508]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0302 	and.w	r3, r3, #2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d008      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800610a:	4b7b      	ldr	r3, [pc, #492]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800610c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	4978      	ldr	r1, [pc, #480]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006118:	4313      	orrs	r3, r2
 800611a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	2b00      	cmp	r3, #0
 8006126:	d008      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006128:	4b73      	ldr	r3, [pc, #460]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800612a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800612c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	4970      	ldr	r1, [pc, #448]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006136:	4313      	orrs	r3, r2
 8006138:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0320 	and.w	r3, r3, #32
 8006142:	2b00      	cmp	r3, #0
 8006144:	d008      	beq.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006146:	4b6c      	ldr	r3, [pc, #432]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614a:	f023 0210 	bic.w	r2, r3, #16
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	4969      	ldr	r1, [pc, #420]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006154:	4313      	orrs	r3, r2
 8006156:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d008      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006164:	4b64      	ldr	r3, [pc, #400]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006170:	4961      	ldr	r1, [pc, #388]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006172:	4313      	orrs	r3, r2
 8006174:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800617e:	2b00      	cmp	r3, #0
 8006180:	d008      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006182:	4b5d      	ldr	r3, [pc, #372]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006186:	f023 0220 	bic.w	r2, r3, #32
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	495a      	ldr	r1, [pc, #360]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006190:	4313      	orrs	r3, r2
 8006192:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800619c:	2b00      	cmp	r3, #0
 800619e:	d008      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80061a0:	4b55      	ldr	r3, [pc, #340]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ac:	4952      	ldr	r1, [pc, #328]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061ae:	4313      	orrs	r3, r2
 80061b0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0308 	and.w	r3, r3, #8
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d008      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80061be:	4b4e      	ldr	r3, [pc, #312]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	494b      	ldr	r1, [pc, #300]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061cc:	4313      	orrs	r3, r2
 80061ce:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0310 	and.w	r3, r3, #16
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d008      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80061dc:	4b46      	ldr	r3, [pc, #280]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	4943      	ldr	r1, [pc, #268]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d008      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80061fa:	4b3f      	ldr	r3, [pc, #252]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006206:	493c      	ldr	r1, [pc, #240]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006208:	4313      	orrs	r3, r2
 800620a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006214:	2b00      	cmp	r3, #0
 8006216:	d008      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006218:	4b37      	ldr	r3, [pc, #220]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800621a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006224:	4934      	ldr	r1, [pc, #208]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006226:	4313      	orrs	r3, r2
 8006228:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006232:	2b00      	cmp	r3, #0
 8006234:	d008      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006236:	4b30      	ldr	r3, [pc, #192]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006242:	492d      	ldr	r1, [pc, #180]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006244:	4313      	orrs	r3, r2
 8006246:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d008      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006254:	4b28      	ldr	r3, [pc, #160]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006258:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006260:	4925      	ldr	r1, [pc, #148]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006262:	4313      	orrs	r3, r2
 8006264:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d008      	beq.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006272:	4b21      	ldr	r3, [pc, #132]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006276:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627e:	491e      	ldr	r1, [pc, #120]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006280:	4313      	orrs	r3, r2
 8006282:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800628c:	2b00      	cmp	r3, #0
 800628e:	d008      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8006290:	4b19      	ldr	r3, [pc, #100]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006294:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629c:	4916      	ldr	r1, [pc, #88]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d008      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80062ae:	4b12      	ldr	r3, [pc, #72]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062ba:	490f      	ldr	r1, [pc, #60]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d008      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80062cc:	4b0a      	ldr	r3, [pc, #40]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062d8:	4907      	ldr	r1, [pc, #28]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00c      	beq.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80062ea:	4b03      	ldr	r3, [pc, #12]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80062ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ee:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	e002      	b.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80062f6:	bf00      	nop
 80062f8:	40021000 	.word	0x40021000
 80062fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062fe:	4913      	ldr	r1, [pc, #76]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006300:	4313      	orrs	r3, r2
 8006302:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800630c:	2b00      	cmp	r3, #0
 800630e:	d008      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006310:	4b0e      	ldr	r3, [pc, #56]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006314:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800631c:	490b      	ldr	r1, [pc, #44]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800631e:	4313      	orrs	r3, r2
 8006320:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d008      	beq.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800632e:	4b07      	ldr	r3, [pc, #28]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006332:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800633a:	4904      	ldr	r1, [pc, #16]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800633c:	4313      	orrs	r3, r2
 800633e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3748      	adds	r7, #72	; 0x48
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	40021000 	.word	0x40021000

08006350 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d101      	bne.n	8006362 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e049      	b.n	80063f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d106      	bne.n	800637c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f7fc fa40 	bl	80027fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	3304      	adds	r3, #4
 800638c:	4619      	mov	r1, r3
 800638e:	4610      	mov	r0, r2
 8006390:	f000 fb80 	bl	8006a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3708      	adds	r7, #8
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}

080063fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80063fe:	b580      	push	{r7, lr}
 8006400:	b082      	sub	sp, #8
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d101      	bne.n	8006410 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e049      	b.n	80064a4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b00      	cmp	r3, #0
 800641a:	d106      	bne.n	800642a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 f841 	bl	80064ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2202      	movs	r2, #2
 800642e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	3304      	adds	r3, #4
 800643a:	4619      	mov	r1, r3
 800643c:	4610      	mov	r0, r2
 800643e:	f000 fb29 	bl	8006a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2201      	movs	r2, #1
 800646e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2201      	movs	r2, #1
 800649e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3708      	adds	r7, #8
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d109      	bne.n	80064e4 <HAL_TIM_PWM_Start+0x24>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b01      	cmp	r3, #1
 80064da:	bf14      	ite	ne
 80064dc:	2301      	movne	r3, #1
 80064de:	2300      	moveq	r3, #0
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	e03c      	b.n	800655e <HAL_TIM_PWM_Start+0x9e>
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	2b04      	cmp	r3, #4
 80064e8:	d109      	bne.n	80064fe <HAL_TIM_PWM_Start+0x3e>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	bf14      	ite	ne
 80064f6:	2301      	movne	r3, #1
 80064f8:	2300      	moveq	r3, #0
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	e02f      	b.n	800655e <HAL_TIM_PWM_Start+0x9e>
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	2b08      	cmp	r3, #8
 8006502:	d109      	bne.n	8006518 <HAL_TIM_PWM_Start+0x58>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800650a:	b2db      	uxtb	r3, r3
 800650c:	2b01      	cmp	r3, #1
 800650e:	bf14      	ite	ne
 8006510:	2301      	movne	r3, #1
 8006512:	2300      	moveq	r3, #0
 8006514:	b2db      	uxtb	r3, r3
 8006516:	e022      	b.n	800655e <HAL_TIM_PWM_Start+0x9e>
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	2b0c      	cmp	r3, #12
 800651c:	d109      	bne.n	8006532 <HAL_TIM_PWM_Start+0x72>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2b01      	cmp	r3, #1
 8006528:	bf14      	ite	ne
 800652a:	2301      	movne	r3, #1
 800652c:	2300      	moveq	r3, #0
 800652e:	b2db      	uxtb	r3, r3
 8006530:	e015      	b.n	800655e <HAL_TIM_PWM_Start+0x9e>
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	2b10      	cmp	r3, #16
 8006536:	d109      	bne.n	800654c <HAL_TIM_PWM_Start+0x8c>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800653e:	b2db      	uxtb	r3, r3
 8006540:	2b01      	cmp	r3, #1
 8006542:	bf14      	ite	ne
 8006544:	2301      	movne	r3, #1
 8006546:	2300      	moveq	r3, #0
 8006548:	b2db      	uxtb	r3, r3
 800654a:	e008      	b.n	800655e <HAL_TIM_PWM_Start+0x9e>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b01      	cmp	r3, #1
 8006556:	bf14      	ite	ne
 8006558:	2301      	movne	r3, #1
 800655a:	2300      	moveq	r3, #0
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d001      	beq.n	8006566 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e0a1      	b.n	80066aa <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d104      	bne.n	8006576 <HAL_TIM_PWM_Start+0xb6>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2202      	movs	r2, #2
 8006570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006574:	e023      	b.n	80065be <HAL_TIM_PWM_Start+0xfe>
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	2b04      	cmp	r3, #4
 800657a:	d104      	bne.n	8006586 <HAL_TIM_PWM_Start+0xc6>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006584:	e01b      	b.n	80065be <HAL_TIM_PWM_Start+0xfe>
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b08      	cmp	r3, #8
 800658a:	d104      	bne.n	8006596 <HAL_TIM_PWM_Start+0xd6>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006594:	e013      	b.n	80065be <HAL_TIM_PWM_Start+0xfe>
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	2b0c      	cmp	r3, #12
 800659a:	d104      	bne.n	80065a6 <HAL_TIM_PWM_Start+0xe6>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2202      	movs	r2, #2
 80065a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80065a4:	e00b      	b.n	80065be <HAL_TIM_PWM_Start+0xfe>
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	2b10      	cmp	r3, #16
 80065aa:	d104      	bne.n	80065b6 <HAL_TIM_PWM_Start+0xf6>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065b4:	e003      	b.n	80065be <HAL_TIM_PWM_Start+0xfe>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2202      	movs	r2, #2
 80065ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2201      	movs	r2, #1
 80065c4:	6839      	ldr	r1, [r7, #0]
 80065c6:	4618      	mov	r0, r3
 80065c8:	f000 fea2 	bl	8007310 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a38      	ldr	r2, [pc, #224]	; (80066b4 <HAL_TIM_PWM_Start+0x1f4>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d018      	beq.n	8006608 <HAL_TIM_PWM_Start+0x148>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a37      	ldr	r2, [pc, #220]	; (80066b8 <HAL_TIM_PWM_Start+0x1f8>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d013      	beq.n	8006608 <HAL_TIM_PWM_Start+0x148>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a35      	ldr	r2, [pc, #212]	; (80066bc <HAL_TIM_PWM_Start+0x1fc>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d00e      	beq.n	8006608 <HAL_TIM_PWM_Start+0x148>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a34      	ldr	r2, [pc, #208]	; (80066c0 <HAL_TIM_PWM_Start+0x200>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d009      	beq.n	8006608 <HAL_TIM_PWM_Start+0x148>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a32      	ldr	r2, [pc, #200]	; (80066c4 <HAL_TIM_PWM_Start+0x204>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d004      	beq.n	8006608 <HAL_TIM_PWM_Start+0x148>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a31      	ldr	r2, [pc, #196]	; (80066c8 <HAL_TIM_PWM_Start+0x208>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d101      	bne.n	800660c <HAL_TIM_PWM_Start+0x14c>
 8006608:	2301      	movs	r3, #1
 800660a:	e000      	b.n	800660e <HAL_TIM_PWM_Start+0x14e>
 800660c:	2300      	movs	r3, #0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d007      	beq.n	8006622 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006620:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a23      	ldr	r2, [pc, #140]	; (80066b4 <HAL_TIM_PWM_Start+0x1f4>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d01d      	beq.n	8006668 <HAL_TIM_PWM_Start+0x1a8>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006634:	d018      	beq.n	8006668 <HAL_TIM_PWM_Start+0x1a8>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a24      	ldr	r2, [pc, #144]	; (80066cc <HAL_TIM_PWM_Start+0x20c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d013      	beq.n	8006668 <HAL_TIM_PWM_Start+0x1a8>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a22      	ldr	r2, [pc, #136]	; (80066d0 <HAL_TIM_PWM_Start+0x210>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d00e      	beq.n	8006668 <HAL_TIM_PWM_Start+0x1a8>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a1a      	ldr	r2, [pc, #104]	; (80066b8 <HAL_TIM_PWM_Start+0x1f8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d009      	beq.n	8006668 <HAL_TIM_PWM_Start+0x1a8>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a18      	ldr	r2, [pc, #96]	; (80066bc <HAL_TIM_PWM_Start+0x1fc>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d004      	beq.n	8006668 <HAL_TIM_PWM_Start+0x1a8>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a19      	ldr	r2, [pc, #100]	; (80066c8 <HAL_TIM_PWM_Start+0x208>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d115      	bne.n	8006694 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689a      	ldr	r2, [r3, #8]
 800666e:	4b19      	ldr	r3, [pc, #100]	; (80066d4 <HAL_TIM_PWM_Start+0x214>)
 8006670:	4013      	ands	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2b06      	cmp	r3, #6
 8006678:	d015      	beq.n	80066a6 <HAL_TIM_PWM_Start+0x1e6>
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006680:	d011      	beq.n	80066a6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f042 0201 	orr.w	r2, r2, #1
 8006690:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006692:	e008      	b.n	80066a6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f042 0201 	orr.w	r2, r2, #1
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	e000      	b.n	80066a8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066a8:	2300      	movs	r3, #0
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	40012c00 	.word	0x40012c00
 80066b8:	40013400 	.word	0x40013400
 80066bc:	40014000 	.word	0x40014000
 80066c0:	40014400 	.word	0x40014400
 80066c4:	40014800 	.word	0x40014800
 80066c8:	40015000 	.word	0x40015000
 80066cc:	40000400 	.word	0x40000400
 80066d0:	40000800 	.word	0x40000800
 80066d4:	00010007 	.word	0x00010007

080066d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af00      	add	r7, sp, #0
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	60b9      	str	r1, [r7, #8]
 80066e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066e4:	2300      	movs	r3, #0
 80066e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d101      	bne.n	80066f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066f2:	2302      	movs	r3, #2
 80066f4:	e0ff      	b.n	80068f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b14      	cmp	r3, #20
 8006702:	f200 80f0 	bhi.w	80068e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006706:	a201      	add	r2, pc, #4	; (adr r2, 800670c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800670c:	08006761 	.word	0x08006761
 8006710:	080068e7 	.word	0x080068e7
 8006714:	080068e7 	.word	0x080068e7
 8006718:	080068e7 	.word	0x080068e7
 800671c:	080067a1 	.word	0x080067a1
 8006720:	080068e7 	.word	0x080068e7
 8006724:	080068e7 	.word	0x080068e7
 8006728:	080068e7 	.word	0x080068e7
 800672c:	080067e3 	.word	0x080067e3
 8006730:	080068e7 	.word	0x080068e7
 8006734:	080068e7 	.word	0x080068e7
 8006738:	080068e7 	.word	0x080068e7
 800673c:	08006823 	.word	0x08006823
 8006740:	080068e7 	.word	0x080068e7
 8006744:	080068e7 	.word	0x080068e7
 8006748:	080068e7 	.word	0x080068e7
 800674c:	08006865 	.word	0x08006865
 8006750:	080068e7 	.word	0x080068e7
 8006754:	080068e7 	.word	0x080068e7
 8006758:	080068e7 	.word	0x080068e7
 800675c:	080068a5 	.word	0x080068a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68b9      	ldr	r1, [r7, #8]
 8006766:	4618      	mov	r0, r3
 8006768:	f000 fa32 	bl	8006bd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	699a      	ldr	r2, [r3, #24]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f042 0208 	orr.w	r2, r2, #8
 800677a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	699a      	ldr	r2, [r3, #24]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f022 0204 	bic.w	r2, r2, #4
 800678a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6999      	ldr	r1, [r3, #24]
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	691a      	ldr	r2, [r3, #16]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	619a      	str	r2, [r3, #24]
      break;
 800679e:	e0a5      	b.n	80068ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68b9      	ldr	r1, [r7, #8]
 80067a6:	4618      	mov	r0, r3
 80067a8:	f000 faac 	bl	8006d04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	699a      	ldr	r2, [r3, #24]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	699a      	ldr	r2, [r3, #24]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	6999      	ldr	r1, [r3, #24]
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	021a      	lsls	r2, r3, #8
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	619a      	str	r2, [r3, #24]
      break;
 80067e0:	e084      	b.n	80068ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68b9      	ldr	r1, [r7, #8]
 80067e8:	4618      	mov	r0, r3
 80067ea:	f000 fb1f 	bl	8006e2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	69da      	ldr	r2, [r3, #28]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f042 0208 	orr.w	r2, r2, #8
 80067fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	69da      	ldr	r2, [r3, #28]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f022 0204 	bic.w	r2, r2, #4
 800680c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	69d9      	ldr	r1, [r3, #28]
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	691a      	ldr	r2, [r3, #16]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	430a      	orrs	r2, r1
 800681e:	61da      	str	r2, [r3, #28]
      break;
 8006820:	e064      	b.n	80068ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68b9      	ldr	r1, [r7, #8]
 8006828:	4618      	mov	r0, r3
 800682a:	f000 fb91 	bl	8006f50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	69da      	ldr	r2, [r3, #28]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800683c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	69da      	ldr	r2, [r3, #28]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800684c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	69d9      	ldr	r1, [r3, #28]
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	021a      	lsls	r2, r3, #8
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	61da      	str	r2, [r3, #28]
      break;
 8006862:	e043      	b.n	80068ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68b9      	ldr	r1, [r7, #8]
 800686a:	4618      	mov	r0, r3
 800686c:	f000 fbe0 	bl	8007030 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f042 0208 	orr.w	r2, r2, #8
 800687e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 0204 	bic.w	r2, r2, #4
 800688e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	691a      	ldr	r2, [r3, #16]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	430a      	orrs	r2, r1
 80068a0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80068a2:	e023      	b.n	80068ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68b9      	ldr	r1, [r7, #8]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f000 fc2a 	bl	8007104 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	021a      	lsls	r2, r3, #8
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80068e4:	e002      	b.n	80068ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	75fb      	strb	r3, [r7, #23]
      break;
 80068ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3718      	adds	r7, #24
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop

08006900 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800690a:	2300      	movs	r3, #0
 800690c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006914:	2b01      	cmp	r3, #1
 8006916:	d101      	bne.n	800691c <HAL_TIM_ConfigClockSource+0x1c>
 8006918:	2302      	movs	r3, #2
 800691a:	e0b6      	b.n	8006a8a <HAL_TIM_ConfigClockSource+0x18a>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2202      	movs	r2, #2
 8006928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800693a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800693e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006946:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006958:	d03e      	beq.n	80069d8 <HAL_TIM_ConfigClockSource+0xd8>
 800695a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800695e:	f200 8087 	bhi.w	8006a70 <HAL_TIM_ConfigClockSource+0x170>
 8006962:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006966:	f000 8086 	beq.w	8006a76 <HAL_TIM_ConfigClockSource+0x176>
 800696a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800696e:	d87f      	bhi.n	8006a70 <HAL_TIM_ConfigClockSource+0x170>
 8006970:	2b70      	cmp	r3, #112	; 0x70
 8006972:	d01a      	beq.n	80069aa <HAL_TIM_ConfigClockSource+0xaa>
 8006974:	2b70      	cmp	r3, #112	; 0x70
 8006976:	d87b      	bhi.n	8006a70 <HAL_TIM_ConfigClockSource+0x170>
 8006978:	2b60      	cmp	r3, #96	; 0x60
 800697a:	d050      	beq.n	8006a1e <HAL_TIM_ConfigClockSource+0x11e>
 800697c:	2b60      	cmp	r3, #96	; 0x60
 800697e:	d877      	bhi.n	8006a70 <HAL_TIM_ConfigClockSource+0x170>
 8006980:	2b50      	cmp	r3, #80	; 0x50
 8006982:	d03c      	beq.n	80069fe <HAL_TIM_ConfigClockSource+0xfe>
 8006984:	2b50      	cmp	r3, #80	; 0x50
 8006986:	d873      	bhi.n	8006a70 <HAL_TIM_ConfigClockSource+0x170>
 8006988:	2b40      	cmp	r3, #64	; 0x40
 800698a:	d058      	beq.n	8006a3e <HAL_TIM_ConfigClockSource+0x13e>
 800698c:	2b40      	cmp	r3, #64	; 0x40
 800698e:	d86f      	bhi.n	8006a70 <HAL_TIM_ConfigClockSource+0x170>
 8006990:	2b30      	cmp	r3, #48	; 0x30
 8006992:	d064      	beq.n	8006a5e <HAL_TIM_ConfigClockSource+0x15e>
 8006994:	2b30      	cmp	r3, #48	; 0x30
 8006996:	d86b      	bhi.n	8006a70 <HAL_TIM_ConfigClockSource+0x170>
 8006998:	2b20      	cmp	r3, #32
 800699a:	d060      	beq.n	8006a5e <HAL_TIM_ConfigClockSource+0x15e>
 800699c:	2b20      	cmp	r3, #32
 800699e:	d867      	bhi.n	8006a70 <HAL_TIM_ConfigClockSource+0x170>
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d05c      	beq.n	8006a5e <HAL_TIM_ConfigClockSource+0x15e>
 80069a4:	2b10      	cmp	r3, #16
 80069a6:	d05a      	beq.n	8006a5e <HAL_TIM_ConfigClockSource+0x15e>
 80069a8:	e062      	b.n	8006a70 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6818      	ldr	r0, [r3, #0]
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	6899      	ldr	r1, [r3, #8]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	f000 fc89 	bl	80072d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	68ba      	ldr	r2, [r7, #8]
 80069d4:	609a      	str	r2, [r3, #8]
      break;
 80069d6:	e04f      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6818      	ldr	r0, [r3, #0]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	6899      	ldr	r1, [r3, #8]
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f000 fc72 	bl	80072d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689a      	ldr	r2, [r3, #8]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069fa:	609a      	str	r2, [r3, #8]
      break;
 80069fc:	e03c      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6818      	ldr	r0, [r3, #0]
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	6859      	ldr	r1, [r3, #4]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f000 fbe6 	bl	80071dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2150      	movs	r1, #80	; 0x50
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 fc3f 	bl	800729a <TIM_ITRx_SetConfig>
      break;
 8006a1c:	e02c      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6818      	ldr	r0, [r3, #0]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	6859      	ldr	r1, [r3, #4]
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	f000 fc05 	bl	800723a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2160      	movs	r1, #96	; 0x60
 8006a36:	4618      	mov	r0, r3
 8006a38:	f000 fc2f 	bl	800729a <TIM_ITRx_SetConfig>
      break;
 8006a3c:	e01c      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6818      	ldr	r0, [r3, #0]
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	6859      	ldr	r1, [r3, #4]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	f000 fbc6 	bl	80071dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	2140      	movs	r1, #64	; 0x40
 8006a56:	4618      	mov	r0, r3
 8006a58:	f000 fc1f 	bl	800729a <TIM_ITRx_SetConfig>
      break;
 8006a5c:	e00c      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4619      	mov	r1, r3
 8006a68:	4610      	mov	r0, r2
 8006a6a:	f000 fc16 	bl	800729a <TIM_ITRx_SetConfig>
      break;
 8006a6e:	e003      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	73fb      	strb	r3, [r7, #15]
      break;
 8006a74:	e000      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006a76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3710      	adds	r7, #16
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
	...

08006a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a42      	ldr	r2, [pc, #264]	; (8006bb0 <TIM_Base_SetConfig+0x11c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d013      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ab2:	d00f      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a3f      	ldr	r2, [pc, #252]	; (8006bb4 <TIM_Base_SetConfig+0x120>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d00b      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a3e      	ldr	r2, [pc, #248]	; (8006bb8 <TIM_Base_SetConfig+0x124>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d007      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a3d      	ldr	r2, [pc, #244]	; (8006bbc <TIM_Base_SetConfig+0x128>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d003      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a3c      	ldr	r2, [pc, #240]	; (8006bc0 <TIM_Base_SetConfig+0x12c>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d108      	bne.n	8006ae6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ada:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a31      	ldr	r2, [pc, #196]	; (8006bb0 <TIM_Base_SetConfig+0x11c>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d01f      	beq.n	8006b2e <TIM_Base_SetConfig+0x9a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006af4:	d01b      	beq.n	8006b2e <TIM_Base_SetConfig+0x9a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a2e      	ldr	r2, [pc, #184]	; (8006bb4 <TIM_Base_SetConfig+0x120>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d017      	beq.n	8006b2e <TIM_Base_SetConfig+0x9a>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a2d      	ldr	r2, [pc, #180]	; (8006bb8 <TIM_Base_SetConfig+0x124>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d013      	beq.n	8006b2e <TIM_Base_SetConfig+0x9a>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a2c      	ldr	r2, [pc, #176]	; (8006bbc <TIM_Base_SetConfig+0x128>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d00f      	beq.n	8006b2e <TIM_Base_SetConfig+0x9a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a2c      	ldr	r2, [pc, #176]	; (8006bc4 <TIM_Base_SetConfig+0x130>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d00b      	beq.n	8006b2e <TIM_Base_SetConfig+0x9a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a2b      	ldr	r2, [pc, #172]	; (8006bc8 <TIM_Base_SetConfig+0x134>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d007      	beq.n	8006b2e <TIM_Base_SetConfig+0x9a>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a2a      	ldr	r2, [pc, #168]	; (8006bcc <TIM_Base_SetConfig+0x138>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d003      	beq.n	8006b2e <TIM_Base_SetConfig+0x9a>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a25      	ldr	r2, [pc, #148]	; (8006bc0 <TIM_Base_SetConfig+0x12c>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d108      	bne.n	8006b40 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	689a      	ldr	r2, [r3, #8]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a12      	ldr	r2, [pc, #72]	; (8006bb0 <TIM_Base_SetConfig+0x11c>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d013      	beq.n	8006b94 <TIM_Base_SetConfig+0x100>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a13      	ldr	r2, [pc, #76]	; (8006bbc <TIM_Base_SetConfig+0x128>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d00f      	beq.n	8006b94 <TIM_Base_SetConfig+0x100>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a13      	ldr	r2, [pc, #76]	; (8006bc4 <TIM_Base_SetConfig+0x130>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d00b      	beq.n	8006b94 <TIM_Base_SetConfig+0x100>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a12      	ldr	r2, [pc, #72]	; (8006bc8 <TIM_Base_SetConfig+0x134>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d007      	beq.n	8006b94 <TIM_Base_SetConfig+0x100>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a11      	ldr	r2, [pc, #68]	; (8006bcc <TIM_Base_SetConfig+0x138>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d003      	beq.n	8006b94 <TIM_Base_SetConfig+0x100>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a0c      	ldr	r2, [pc, #48]	; (8006bc0 <TIM_Base_SetConfig+0x12c>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d103      	bne.n	8006b9c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	691a      	ldr	r2, [r3, #16]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	615a      	str	r2, [r3, #20]
}
 8006ba2:	bf00      	nop
 8006ba4:	3714      	adds	r7, #20
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	40012c00 	.word	0x40012c00
 8006bb4:	40000400 	.word	0x40000400
 8006bb8:	40000800 	.word	0x40000800
 8006bbc:	40013400 	.word	0x40013400
 8006bc0:	40015000 	.word	0x40015000
 8006bc4:	40014000 	.word	0x40014000
 8006bc8:	40014400 	.word	0x40014400
 8006bcc:	40014800 	.word	0x40014800

08006bd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b087      	sub	sp, #28
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	f023 0201 	bic.w	r2, r3, #1
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 0303 	bic.w	r3, r3, #3
 8006c0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f023 0302 	bic.w	r3, r3, #2
 8006c1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	697a      	ldr	r2, [r7, #20]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a30      	ldr	r2, [pc, #192]	; (8006cec <TIM_OC1_SetConfig+0x11c>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d013      	beq.n	8006c58 <TIM_OC1_SetConfig+0x88>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4a2f      	ldr	r2, [pc, #188]	; (8006cf0 <TIM_OC1_SetConfig+0x120>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d00f      	beq.n	8006c58 <TIM_OC1_SetConfig+0x88>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	4a2e      	ldr	r2, [pc, #184]	; (8006cf4 <TIM_OC1_SetConfig+0x124>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d00b      	beq.n	8006c58 <TIM_OC1_SetConfig+0x88>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a2d      	ldr	r2, [pc, #180]	; (8006cf8 <TIM_OC1_SetConfig+0x128>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d007      	beq.n	8006c58 <TIM_OC1_SetConfig+0x88>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a2c      	ldr	r2, [pc, #176]	; (8006cfc <TIM_OC1_SetConfig+0x12c>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d003      	beq.n	8006c58 <TIM_OC1_SetConfig+0x88>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a2b      	ldr	r2, [pc, #172]	; (8006d00 <TIM_OC1_SetConfig+0x130>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d10c      	bne.n	8006c72 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	f023 0308 	bic.w	r3, r3, #8
 8006c5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f023 0304 	bic.w	r3, r3, #4
 8006c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a1d      	ldr	r2, [pc, #116]	; (8006cec <TIM_OC1_SetConfig+0x11c>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d013      	beq.n	8006ca2 <TIM_OC1_SetConfig+0xd2>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a1c      	ldr	r2, [pc, #112]	; (8006cf0 <TIM_OC1_SetConfig+0x120>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d00f      	beq.n	8006ca2 <TIM_OC1_SetConfig+0xd2>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a1b      	ldr	r2, [pc, #108]	; (8006cf4 <TIM_OC1_SetConfig+0x124>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d00b      	beq.n	8006ca2 <TIM_OC1_SetConfig+0xd2>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a1a      	ldr	r2, [pc, #104]	; (8006cf8 <TIM_OC1_SetConfig+0x128>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d007      	beq.n	8006ca2 <TIM_OC1_SetConfig+0xd2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a19      	ldr	r2, [pc, #100]	; (8006cfc <TIM_OC1_SetConfig+0x12c>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d003      	beq.n	8006ca2 <TIM_OC1_SetConfig+0xd2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a18      	ldr	r2, [pc, #96]	; (8006d00 <TIM_OC1_SetConfig+0x130>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d111      	bne.n	8006cc6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ca8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	699b      	ldr	r3, [r3, #24]
 8006cc0:	693a      	ldr	r2, [r7, #16]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68fa      	ldr	r2, [r7, #12]
 8006cd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	621a      	str	r2, [r3, #32]
}
 8006ce0:	bf00      	nop
 8006ce2:	371c      	adds	r7, #28
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	40012c00 	.word	0x40012c00
 8006cf0:	40013400 	.word	0x40013400
 8006cf4:	40014000 	.word	0x40014000
 8006cf8:	40014400 	.word	0x40014400
 8006cfc:	40014800 	.word	0x40014800
 8006d00:	40015000 	.word	0x40015000

08006d04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b087      	sub	sp, #28
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	f023 0210 	bic.w	r2, r3, #16
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	699b      	ldr	r3, [r3, #24]
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	021b      	lsls	r3, r3, #8
 8006d46:	68fa      	ldr	r2, [r7, #12]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f023 0320 	bic.w	r3, r3, #32
 8006d52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	011b      	lsls	r3, r3, #4
 8006d5a:	697a      	ldr	r2, [r7, #20]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a2c      	ldr	r2, [pc, #176]	; (8006e14 <TIM_OC2_SetConfig+0x110>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d007      	beq.n	8006d78 <TIM_OC2_SetConfig+0x74>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a2b      	ldr	r2, [pc, #172]	; (8006e18 <TIM_OC2_SetConfig+0x114>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d003      	beq.n	8006d78 <TIM_OC2_SetConfig+0x74>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a2a      	ldr	r2, [pc, #168]	; (8006e1c <TIM_OC2_SetConfig+0x118>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d10d      	bne.n	8006d94 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	011b      	lsls	r3, r3, #4
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4a1f      	ldr	r2, [pc, #124]	; (8006e14 <TIM_OC2_SetConfig+0x110>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d013      	beq.n	8006dc4 <TIM_OC2_SetConfig+0xc0>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a1e      	ldr	r2, [pc, #120]	; (8006e18 <TIM_OC2_SetConfig+0x114>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d00f      	beq.n	8006dc4 <TIM_OC2_SetConfig+0xc0>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a1e      	ldr	r2, [pc, #120]	; (8006e20 <TIM_OC2_SetConfig+0x11c>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d00b      	beq.n	8006dc4 <TIM_OC2_SetConfig+0xc0>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a1d      	ldr	r2, [pc, #116]	; (8006e24 <TIM_OC2_SetConfig+0x120>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d007      	beq.n	8006dc4 <TIM_OC2_SetConfig+0xc0>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4a1c      	ldr	r2, [pc, #112]	; (8006e28 <TIM_OC2_SetConfig+0x124>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d003      	beq.n	8006dc4 <TIM_OC2_SetConfig+0xc0>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a17      	ldr	r2, [pc, #92]	; (8006e1c <TIM_OC2_SetConfig+0x118>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d113      	bne.n	8006dec <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006dca:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006dd2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	695b      	ldr	r3, [r3, #20]
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	693a      	ldr	r2, [r7, #16]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	621a      	str	r2, [r3, #32]
}
 8006e06:	bf00      	nop
 8006e08:	371c      	adds	r7, #28
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	40012c00 	.word	0x40012c00
 8006e18:	40013400 	.word	0x40013400
 8006e1c:	40015000 	.word	0x40015000
 8006e20:	40014000 	.word	0x40014000
 8006e24:	40014400 	.word	0x40014400
 8006e28:	40014800 	.word	0x40014800

08006e2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b087      	sub	sp, #28
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a1b      	ldr	r3, [r3, #32]
 8006e3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6a1b      	ldr	r3, [r3, #32]
 8006e46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	69db      	ldr	r3, [r3, #28]
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f023 0303 	bic.w	r3, r3, #3
 8006e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	021b      	lsls	r3, r3, #8
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a2b      	ldr	r2, [pc, #172]	; (8006f38 <TIM_OC3_SetConfig+0x10c>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d007      	beq.n	8006e9e <TIM_OC3_SetConfig+0x72>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a2a      	ldr	r2, [pc, #168]	; (8006f3c <TIM_OC3_SetConfig+0x110>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d003      	beq.n	8006e9e <TIM_OC3_SetConfig+0x72>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a29      	ldr	r2, [pc, #164]	; (8006f40 <TIM_OC3_SetConfig+0x114>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d10d      	bne.n	8006eba <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ea4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	021b      	lsls	r3, r3, #8
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006eb8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a1e      	ldr	r2, [pc, #120]	; (8006f38 <TIM_OC3_SetConfig+0x10c>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d013      	beq.n	8006eea <TIM_OC3_SetConfig+0xbe>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a1d      	ldr	r2, [pc, #116]	; (8006f3c <TIM_OC3_SetConfig+0x110>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d00f      	beq.n	8006eea <TIM_OC3_SetConfig+0xbe>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a1d      	ldr	r2, [pc, #116]	; (8006f44 <TIM_OC3_SetConfig+0x118>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d00b      	beq.n	8006eea <TIM_OC3_SetConfig+0xbe>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a1c      	ldr	r2, [pc, #112]	; (8006f48 <TIM_OC3_SetConfig+0x11c>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d007      	beq.n	8006eea <TIM_OC3_SetConfig+0xbe>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a1b      	ldr	r2, [pc, #108]	; (8006f4c <TIM_OC3_SetConfig+0x120>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d003      	beq.n	8006eea <TIM_OC3_SetConfig+0xbe>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a16      	ldr	r2, [pc, #88]	; (8006f40 <TIM_OC3_SetConfig+0x114>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d113      	bne.n	8006f12 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ef0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ef8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	695b      	ldr	r3, [r3, #20]
 8006efe:	011b      	lsls	r3, r3, #4
 8006f00:	693a      	ldr	r2, [r7, #16]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	011b      	lsls	r3, r3, #4
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	68fa      	ldr	r2, [r7, #12]
 8006f1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	621a      	str	r2, [r3, #32]
}
 8006f2c:	bf00      	nop
 8006f2e:	371c      	adds	r7, #28
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr
 8006f38:	40012c00 	.word	0x40012c00
 8006f3c:	40013400 	.word	0x40013400
 8006f40:	40015000 	.word	0x40015000
 8006f44:	40014000 	.word	0x40014000
 8006f48:	40014400 	.word	0x40014400
 8006f4c:	40014800 	.word	0x40014800

08006f50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b087      	sub	sp, #28
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a1b      	ldr	r3, [r3, #32]
 8006f6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	021b      	lsls	r3, r3, #8
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	031b      	lsls	r3, r3, #12
 8006fa6:	693a      	ldr	r2, [r7, #16]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a1a      	ldr	r2, [pc, #104]	; (8007018 <TIM_OC4_SetConfig+0xc8>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d013      	beq.n	8006fdc <TIM_OC4_SetConfig+0x8c>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a19      	ldr	r2, [pc, #100]	; (800701c <TIM_OC4_SetConfig+0xcc>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d00f      	beq.n	8006fdc <TIM_OC4_SetConfig+0x8c>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a18      	ldr	r2, [pc, #96]	; (8007020 <TIM_OC4_SetConfig+0xd0>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d00b      	beq.n	8006fdc <TIM_OC4_SetConfig+0x8c>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a17      	ldr	r2, [pc, #92]	; (8007024 <TIM_OC4_SetConfig+0xd4>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d007      	beq.n	8006fdc <TIM_OC4_SetConfig+0x8c>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a16      	ldr	r2, [pc, #88]	; (8007028 <TIM_OC4_SetConfig+0xd8>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d003      	beq.n	8006fdc <TIM_OC4_SetConfig+0x8c>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a15      	ldr	r2, [pc, #84]	; (800702c <TIM_OC4_SetConfig+0xdc>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d109      	bne.n	8006ff0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fe2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	019b      	lsls	r3, r3, #6
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	697a      	ldr	r2, [r7, #20]
 8006ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68fa      	ldr	r2, [r7, #12]
 8006ffa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	685a      	ldr	r2, [r3, #4]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	621a      	str	r2, [r3, #32]
}
 800700a:	bf00      	nop
 800700c:	371c      	adds	r7, #28
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	40012c00 	.word	0x40012c00
 800701c:	40013400 	.word	0x40013400
 8007020:	40014000 	.word	0x40014000
 8007024:	40014400 	.word	0x40014400
 8007028:	40014800 	.word	0x40014800
 800702c:	40015000 	.word	0x40015000

08007030 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007030:	b480      	push	{r7}
 8007032:	b087      	sub	sp, #28
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800705e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	4313      	orrs	r3, r2
 800706c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007074:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	041b      	lsls	r3, r3, #16
 800707c:	693a      	ldr	r2, [r7, #16]
 800707e:	4313      	orrs	r3, r2
 8007080:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a19      	ldr	r2, [pc, #100]	; (80070ec <TIM_OC5_SetConfig+0xbc>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d013      	beq.n	80070b2 <TIM_OC5_SetConfig+0x82>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a18      	ldr	r2, [pc, #96]	; (80070f0 <TIM_OC5_SetConfig+0xc0>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d00f      	beq.n	80070b2 <TIM_OC5_SetConfig+0x82>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a17      	ldr	r2, [pc, #92]	; (80070f4 <TIM_OC5_SetConfig+0xc4>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d00b      	beq.n	80070b2 <TIM_OC5_SetConfig+0x82>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a16      	ldr	r2, [pc, #88]	; (80070f8 <TIM_OC5_SetConfig+0xc8>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d007      	beq.n	80070b2 <TIM_OC5_SetConfig+0x82>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a15      	ldr	r2, [pc, #84]	; (80070fc <TIM_OC5_SetConfig+0xcc>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d003      	beq.n	80070b2 <TIM_OC5_SetConfig+0x82>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a14      	ldr	r2, [pc, #80]	; (8007100 <TIM_OC5_SetConfig+0xd0>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d109      	bne.n	80070c6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	021b      	lsls	r3, r3, #8
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	621a      	str	r2, [r3, #32]
}
 80070e0:	bf00      	nop
 80070e2:	371c      	adds	r7, #28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	40012c00 	.word	0x40012c00
 80070f0:	40013400 	.word	0x40013400
 80070f4:	40014000 	.word	0x40014000
 80070f8:	40014400 	.word	0x40014400
 80070fc:	40014800 	.word	0x40014800
 8007100:	40015000 	.word	0x40015000

08007104 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800712a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007132:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007136:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	021b      	lsls	r3, r3, #8
 800713e:	68fa      	ldr	r2, [r7, #12]
 8007140:	4313      	orrs	r3, r2
 8007142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800714a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	051b      	lsls	r3, r3, #20
 8007152:	693a      	ldr	r2, [r7, #16]
 8007154:	4313      	orrs	r3, r2
 8007156:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a1a      	ldr	r2, [pc, #104]	; (80071c4 <TIM_OC6_SetConfig+0xc0>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d013      	beq.n	8007188 <TIM_OC6_SetConfig+0x84>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a19      	ldr	r2, [pc, #100]	; (80071c8 <TIM_OC6_SetConfig+0xc4>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d00f      	beq.n	8007188 <TIM_OC6_SetConfig+0x84>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4a18      	ldr	r2, [pc, #96]	; (80071cc <TIM_OC6_SetConfig+0xc8>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d00b      	beq.n	8007188 <TIM_OC6_SetConfig+0x84>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a17      	ldr	r2, [pc, #92]	; (80071d0 <TIM_OC6_SetConfig+0xcc>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d007      	beq.n	8007188 <TIM_OC6_SetConfig+0x84>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	4a16      	ldr	r2, [pc, #88]	; (80071d4 <TIM_OC6_SetConfig+0xd0>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d003      	beq.n	8007188 <TIM_OC6_SetConfig+0x84>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a15      	ldr	r2, [pc, #84]	; (80071d8 <TIM_OC6_SetConfig+0xd4>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d109      	bne.n	800719c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800718e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	695b      	ldr	r3, [r3, #20]
 8007194:	029b      	lsls	r3, r3, #10
 8007196:	697a      	ldr	r2, [r7, #20]
 8007198:	4313      	orrs	r3, r2
 800719a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	693a      	ldr	r2, [r7, #16]
 80071b4:	621a      	str	r2, [r3, #32]
}
 80071b6:	bf00      	nop
 80071b8:	371c      	adds	r7, #28
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	40012c00 	.word	0x40012c00
 80071c8:	40013400 	.word	0x40013400
 80071cc:	40014000 	.word	0x40014000
 80071d0:	40014400 	.word	0x40014400
 80071d4:	40014800 	.word	0x40014800
 80071d8:	40015000 	.word	0x40015000

080071dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071dc:	b480      	push	{r7}
 80071de:	b087      	sub	sp, #28
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
 80071ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6a1b      	ldr	r3, [r3, #32]
 80071f2:	f023 0201 	bic.w	r2, r3, #1
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007206:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	011b      	lsls	r3, r3, #4
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	4313      	orrs	r3, r2
 8007210:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f023 030a 	bic.w	r3, r3, #10
 8007218:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	4313      	orrs	r3, r2
 8007220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	697a      	ldr	r2, [r7, #20]
 800722c:	621a      	str	r2, [r3, #32]
}
 800722e:	bf00      	nop
 8007230:	371c      	adds	r7, #28
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr

0800723a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800723a:	b480      	push	{r7}
 800723c:	b087      	sub	sp, #28
 800723e:	af00      	add	r7, sp, #0
 8007240:	60f8      	str	r0, [r7, #12]
 8007242:	60b9      	str	r1, [r7, #8]
 8007244:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6a1b      	ldr	r3, [r3, #32]
 800724a:	f023 0210 	bic.w	r2, r3, #16
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	699b      	ldr	r3, [r3, #24]
 8007256:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6a1b      	ldr	r3, [r3, #32]
 800725c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007264:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	031b      	lsls	r3, r3, #12
 800726a:	697a      	ldr	r2, [r7, #20]
 800726c:	4313      	orrs	r3, r2
 800726e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007276:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	011b      	lsls	r3, r3, #4
 800727c:	693a      	ldr	r2, [r7, #16]
 800727e:	4313      	orrs	r3, r2
 8007280:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	697a      	ldr	r2, [r7, #20]
 8007286:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	693a      	ldr	r2, [r7, #16]
 800728c:	621a      	str	r2, [r3, #32]
}
 800728e:	bf00      	nop
 8007290:	371c      	adds	r7, #28
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr

0800729a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800729a:	b480      	push	{r7}
 800729c:	b085      	sub	sp, #20
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
 80072a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072b2:	683a      	ldr	r2, [r7, #0]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	f043 0307 	orr.w	r3, r3, #7
 80072bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68fa      	ldr	r2, [r7, #12]
 80072c2:	609a      	str	r2, [r3, #8]
}
 80072c4:	bf00      	nop
 80072c6:	3714      	adds	r7, #20
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b087      	sub	sp, #28
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	60b9      	str	r1, [r7, #8]
 80072da:	607a      	str	r2, [r7, #4]
 80072dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	021a      	lsls	r2, r3, #8
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	431a      	orrs	r2, r3
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	697a      	ldr	r2, [r7, #20]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	697a      	ldr	r2, [r7, #20]
 8007302:	609a      	str	r2, [r3, #8]
}
 8007304:	bf00      	nop
 8007306:	371c      	adds	r7, #28
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007310:	b480      	push	{r7}
 8007312:	b087      	sub	sp, #28
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	f003 031f 	and.w	r3, r3, #31
 8007322:	2201      	movs	r2, #1
 8007324:	fa02 f303 	lsl.w	r3, r2, r3
 8007328:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6a1a      	ldr	r2, [r3, #32]
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	43db      	mvns	r3, r3
 8007332:	401a      	ands	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6a1a      	ldr	r2, [r3, #32]
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	f003 031f 	and.w	r3, r3, #31
 8007342:	6879      	ldr	r1, [r7, #4]
 8007344:	fa01 f303 	lsl.w	r3, r1, r3
 8007348:	431a      	orrs	r2, r3
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	621a      	str	r2, [r3, #32]
}
 800734e:	bf00      	nop
 8007350:	371c      	adds	r7, #28
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
	...

0800735c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800736c:	2b01      	cmp	r3, #1
 800736e:	d101      	bne.n	8007374 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007370:	2302      	movs	r3, #2
 8007372:	e06d      	b.n	8007450 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2202      	movs	r2, #2
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a30      	ldr	r2, [pc, #192]	; (800745c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d009      	beq.n	80073b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a2f      	ldr	r2, [pc, #188]	; (8007460 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d004      	beq.n	80073b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a2d      	ldr	r2, [pc, #180]	; (8007464 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d108      	bne.n	80073c4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80073b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a1e      	ldr	r2, [pc, #120]	; (800745c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d01d      	beq.n	8007424 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f0:	d018      	beq.n	8007424 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a1c      	ldr	r2, [pc, #112]	; (8007468 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d013      	beq.n	8007424 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a1a      	ldr	r2, [pc, #104]	; (800746c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d00e      	beq.n	8007424 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a15      	ldr	r2, [pc, #84]	; (8007460 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d009      	beq.n	8007424 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a16      	ldr	r2, [pc, #88]	; (8007470 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d004      	beq.n	8007424 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a11      	ldr	r2, [pc, #68]	; (8007464 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d10c      	bne.n	800743e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800742a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	4313      	orrs	r3, r2
 8007434:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2201      	movs	r2, #1
 8007442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3714      	adds	r7, #20
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr
 800745c:	40012c00 	.word	0x40012c00
 8007460:	40013400 	.word	0x40013400
 8007464:	40015000 	.word	0x40015000
 8007468:	40000400 	.word	0x40000400
 800746c:	40000800 	.word	0x40000800
 8007470:	40014000 	.word	0x40014000

08007474 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d101      	bne.n	8007486 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e040      	b.n	8007508 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800748a:	2b00      	cmp	r3, #0
 800748c:	d106      	bne.n	800749c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f7fb fa94 	bl	80029c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2224      	movs	r2, #36	; 0x24
 80074a0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f022 0201 	bic.w	r2, r2, #1
 80074b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 fc5e 	bl	8007d74 <UART_SetConfig>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d101      	bne.n	80074c2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e022      	b.n	8007508 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d002      	beq.n	80074d0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fe26 	bl	800811c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	685a      	ldr	r2, [r3, #4]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80074de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	689a      	ldr	r2, [r3, #8]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80074ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f042 0201 	orr.w	r2, r2, #1
 80074fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f000 fead 	bl	8008260 <UART_CheckIdleState>
 8007506:	4603      	mov	r3, r0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3708      	adds	r7, #8
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b08a      	sub	sp, #40	; 0x28
 8007514:	af02      	add	r7, sp, #8
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	603b      	str	r3, [r7, #0]
 800751c:	4613      	mov	r3, r2
 800751e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007524:	2b20      	cmp	r3, #32
 8007526:	d178      	bne.n	800761a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d002      	beq.n	8007534 <HAL_UART_Transmit+0x24>
 800752e:	88fb      	ldrh	r3, [r7, #6]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d101      	bne.n	8007538 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e071      	b.n	800761c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2221      	movs	r2, #33	; 0x21
 8007544:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007546:	f7fb fcd9 	bl	8002efc <HAL_GetTick>
 800754a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	88fa      	ldrh	r2, [r7, #6]
 8007550:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	88fa      	ldrh	r2, [r7, #6]
 8007558:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007564:	d108      	bne.n	8007578 <HAL_UART_Transmit+0x68>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d104      	bne.n	8007578 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800756e:	2300      	movs	r3, #0
 8007570:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	61bb      	str	r3, [r7, #24]
 8007576:	e003      	b.n	8007580 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800757c:	2300      	movs	r3, #0
 800757e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007580:	e030      	b.n	80075e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	2200      	movs	r2, #0
 800758a:	2180      	movs	r1, #128	; 0x80
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f000 ff0f 	bl	80083b0 <UART_WaitOnFlagUntilTimeout>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d004      	beq.n	80075a2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2220      	movs	r2, #32
 800759c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e03c      	b.n	800761c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80075a2:	69fb      	ldr	r3, [r7, #28]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10b      	bne.n	80075c0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	881a      	ldrh	r2, [r3, #0]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075b4:	b292      	uxth	r2, r2
 80075b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80075b8:	69bb      	ldr	r3, [r7, #24]
 80075ba:	3302      	adds	r3, #2
 80075bc:	61bb      	str	r3, [r7, #24]
 80075be:	e008      	b.n	80075d2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	781a      	ldrb	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	b292      	uxth	r2, r2
 80075ca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	3301      	adds	r3, #1
 80075d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80075d8:	b29b      	uxth	r3, r3
 80075da:	3b01      	subs	r3, #1
 80075dc:	b29a      	uxth	r2, r3
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1c8      	bne.n	8007582 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	9300      	str	r3, [sp, #0]
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	2200      	movs	r2, #0
 80075f8:	2140      	movs	r1, #64	; 0x40
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 fed8 	bl	80083b0 <UART_WaitOnFlagUntilTimeout>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d004      	beq.n	8007610 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2220      	movs	r2, #32
 800760a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e005      	b.n	800761c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2220      	movs	r2, #32
 8007614:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	e000      	b.n	800761c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800761a:	2302      	movs	r3, #2
  }
}
 800761c:	4618      	mov	r0, r3
 800761e:	3720      	adds	r7, #32
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007624:	b480      	push	{r7}
 8007626:	b08b      	sub	sp, #44	; 0x2c
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	4613      	mov	r3, r2
 8007630:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007636:	2b20      	cmp	r3, #32
 8007638:	d147      	bne.n	80076ca <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d002      	beq.n	8007646 <HAL_UART_Transmit_IT+0x22>
 8007640:	88fb      	ldrh	r3, [r7, #6]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d101      	bne.n	800764a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e040      	b.n	80076cc <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	88fa      	ldrh	r2, [r7, #6]
 8007654:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	88fa      	ldrh	r2, [r7, #6]
 800765c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2221      	movs	r2, #33	; 0x21
 8007672:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800767c:	d107      	bne.n	800768e <HAL_UART_Transmit_IT+0x6a>
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	691b      	ldr	r3, [r3, #16]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d103      	bne.n	800768e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	4a13      	ldr	r2, [pc, #76]	; (80076d8 <HAL_UART_Transmit_IT+0xb4>)
 800768a:	66da      	str	r2, [r3, #108]	; 0x6c
 800768c:	e002      	b.n	8007694 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	4a12      	ldr	r2, [pc, #72]	; (80076dc <HAL_UART_Transmit_IT+0xb8>)
 8007692:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	e853 3f00 	ldrex	r3, [r3]
 80076a0:	613b      	str	r3, [r7, #16]
   return(result);
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076a8:	627b      	str	r3, [r7, #36]	; 0x24
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	461a      	mov	r2, r3
 80076b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b2:	623b      	str	r3, [r7, #32]
 80076b4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b6:	69f9      	ldr	r1, [r7, #28]
 80076b8:	6a3a      	ldr	r2, [r7, #32]
 80076ba:	e841 2300 	strex	r3, r2, [r1]
 80076be:	61bb      	str	r3, [r7, #24]
   return(result);
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1e6      	bne.n	8007694 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 80076c6:	2300      	movs	r3, #0
 80076c8:	e000      	b.n	80076cc <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80076ca:	2302      	movs	r3, #2
  }
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	372c      	adds	r7, #44	; 0x2c
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr
 80076d8:	080087b9 	.word	0x080087b9
 80076dc:	08008701 	.word	0x08008701

080076e0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b08a      	sub	sp, #40	; 0x28
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	4613      	mov	r3, r2
 80076ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076f4:	2b20      	cmp	r3, #32
 80076f6:	d132      	bne.n	800775e <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <HAL_UART_Receive_IT+0x24>
 80076fe:	88fb      	ldrh	r3, [r7, #6]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e02b      	b.n	8007760 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d018      	beq.n	800774e <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	e853 3f00 	ldrex	r3, [r3]
 8007728:	613b      	str	r3, [r7, #16]
   return(result);
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007730:	627b      	str	r3, [r7, #36]	; 0x24
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	461a      	mov	r2, r3
 8007738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773a:	623b      	str	r3, [r7, #32]
 800773c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773e:	69f9      	ldr	r1, [r7, #28]
 8007740:	6a3a      	ldr	r2, [r7, #32]
 8007742:	e841 2300 	strex	r3, r2, [r1]
 8007746:	61bb      	str	r3, [r7, #24]
   return(result);
 8007748:	69bb      	ldr	r3, [r7, #24]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1e6      	bne.n	800771c <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800774e:	88fb      	ldrh	r3, [r7, #6]
 8007750:	461a      	mov	r2, r3
 8007752:	68b9      	ldr	r1, [r7, #8]
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f000 fe93 	bl	8008480 <UART_Start_Receive_IT>
 800775a:	4603      	mov	r3, r0
 800775c:	e000      	b.n	8007760 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800775e:	2302      	movs	r3, #2
  }
}
 8007760:	4618      	mov	r0, r3
 8007762:	3728      	adds	r7, #40	; 0x28
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b0ba      	sub	sp, #232	; 0xe8
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800778e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007792:	f640 030f 	movw	r3, #2063	; 0x80f
 8007796:	4013      	ands	r3, r2
 8007798:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800779c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d115      	bne.n	80077d0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80077a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077a8:	f003 0320 	and.w	r3, r3, #32
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00f      	beq.n	80077d0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80077b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077b4:	f003 0320 	and.w	r3, r3, #32
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d009      	beq.n	80077d0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f000 82ab 	beq.w	8007d1c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	4798      	blx	r3
      }
      return;
 80077ce:	e2a5      	b.n	8007d1c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80077d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	f000 8117 	beq.w	8007a08 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80077da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077de:	f003 0301 	and.w	r3, r3, #1
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d106      	bne.n	80077f4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80077e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80077ea:	4b85      	ldr	r3, [pc, #532]	; (8007a00 <HAL_UART_IRQHandler+0x298>)
 80077ec:	4013      	ands	r3, r2
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	f000 810a 	beq.w	8007a08 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80077f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077f8:	f003 0301 	and.w	r3, r3, #1
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d011      	beq.n	8007824 <HAL_UART_IRQHandler+0xbc>
 8007800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007808:	2b00      	cmp	r3, #0
 800780a:	d00b      	beq.n	8007824 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2201      	movs	r2, #1
 8007812:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800781a:	f043 0201 	orr.w	r2, r3, #1
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007828:	f003 0302 	and.w	r3, r3, #2
 800782c:	2b00      	cmp	r3, #0
 800782e:	d011      	beq.n	8007854 <HAL_UART_IRQHandler+0xec>
 8007830:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007834:	f003 0301 	and.w	r3, r3, #1
 8007838:	2b00      	cmp	r3, #0
 800783a:	d00b      	beq.n	8007854 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2202      	movs	r2, #2
 8007842:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800784a:	f043 0204 	orr.w	r2, r3, #4
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007858:	f003 0304 	and.w	r3, r3, #4
 800785c:	2b00      	cmp	r3, #0
 800785e:	d011      	beq.n	8007884 <HAL_UART_IRQHandler+0x11c>
 8007860:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007864:	f003 0301 	and.w	r3, r3, #1
 8007868:	2b00      	cmp	r3, #0
 800786a:	d00b      	beq.n	8007884 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2204      	movs	r2, #4
 8007872:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800787a:	f043 0202 	orr.w	r2, r3, #2
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007888:	f003 0308 	and.w	r3, r3, #8
 800788c:	2b00      	cmp	r3, #0
 800788e:	d017      	beq.n	80078c0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007894:	f003 0320 	and.w	r3, r3, #32
 8007898:	2b00      	cmp	r3, #0
 800789a:	d105      	bne.n	80078a8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800789c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078a0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d00b      	beq.n	80078c0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2208      	movs	r2, #8
 80078ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078b6:	f043 0208 	orr.w	r2, r3, #8
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80078c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d012      	beq.n	80078f2 <HAL_UART_IRQHandler+0x18a>
 80078cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00c      	beq.n	80078f2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80078e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078e8:	f043 0220 	orr.w	r2, r3, #32
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f000 8211 	beq.w	8007d20 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80078fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007902:	f003 0320 	and.w	r3, r3, #32
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00d      	beq.n	8007926 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800790a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800790e:	f003 0320 	and.w	r3, r3, #32
 8007912:	2b00      	cmp	r3, #0
 8007914:	d007      	beq.n	8007926 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800791a:	2b00      	cmp	r3, #0
 800791c:	d003      	beq.n	8007926 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800792c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800793a:	2b40      	cmp	r3, #64	; 0x40
 800793c:	d005      	beq.n	800794a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800793e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007942:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007946:	2b00      	cmp	r3, #0
 8007948:	d04f      	beq.n	80079ea <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 fe5e 	bl	800860c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800795a:	2b40      	cmp	r3, #64	; 0x40
 800795c:	d141      	bne.n	80079e2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	3308      	adds	r3, #8
 8007964:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007968:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800796c:	e853 3f00 	ldrex	r3, [r3]
 8007970:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007974:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007978:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800797c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	3308      	adds	r3, #8
 8007986:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800798a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800798e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007992:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007996:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800799a:	e841 2300 	strex	r3, r2, [r1]
 800799e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80079a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d1d9      	bne.n	800795e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d013      	beq.n	80079da <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079b6:	4a13      	ldr	r2, [pc, #76]	; (8007a04 <HAL_UART_IRQHandler+0x29c>)
 80079b8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079be:	4618      	mov	r0, r3
 80079c0:	f7fc fcf4 	bl	80043ac <HAL_DMA_Abort_IT>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d017      	beq.n	80079fa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80079d4:	4610      	mov	r0, r2
 80079d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079d8:	e00f      	b.n	80079fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f9b4 	bl	8007d48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079e0:	e00b      	b.n	80079fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f9b0 	bl	8007d48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079e8:	e007      	b.n	80079fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f000 f9ac 	bl	8007d48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80079f8:	e192      	b.n	8007d20 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079fa:	bf00      	nop
    return;
 80079fc:	e190      	b.n	8007d20 <HAL_UART_IRQHandler+0x5b8>
 80079fe:	bf00      	nop
 8007a00:	04000120 	.word	0x04000120
 8007a04:	080086d5 	.word	0x080086d5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	f040 814b 	bne.w	8007ca8 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a16:	f003 0310 	and.w	r3, r3, #16
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f000 8144 	beq.w	8007ca8 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f000 813d 	beq.w	8007ca8 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2210      	movs	r2, #16
 8007a34:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a40:	2b40      	cmp	r3, #64	; 0x40
 8007a42:	f040 80b5 	bne.w	8007bb0 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a52:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	f000 8164 	beq.w	8007d24 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007a62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a66:	429a      	cmp	r2, r3
 8007a68:	f080 815c 	bcs.w	8007d24 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a72:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a7a:	699b      	ldr	r3, [r3, #24]
 8007a7c:	2b20      	cmp	r3, #32
 8007a7e:	f000 8086 	beq.w	8007b8e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007a8e:	e853 3f00 	ldrex	r3, [r3]
 8007a92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007a96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007a9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a9e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007aac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007ab0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007ab8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007abc:	e841 2300 	strex	r3, r2, [r1]
 8007ac0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007ac4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d1da      	bne.n	8007a82 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	3308      	adds	r3, #8
 8007ad2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ad6:	e853 3f00 	ldrex	r3, [r3]
 8007ada:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007adc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ade:	f023 0301 	bic.w	r3, r3, #1
 8007ae2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	3308      	adds	r3, #8
 8007aec:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007af0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007af4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007af8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007afc:	e841 2300 	strex	r3, r2, [r1]
 8007b00:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007b02:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1e1      	bne.n	8007acc <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	3308      	adds	r3, #8
 8007b0e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b12:	e853 3f00 	ldrex	r3, [r3]
 8007b16:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007b18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	3308      	adds	r3, #8
 8007b28:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007b2c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007b2e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b30:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007b32:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b34:	e841 2300 	strex	r3, r2, [r1]
 8007b38:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007b3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d1e3      	bne.n	8007b08 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2220      	movs	r2, #32
 8007b44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b56:	e853 3f00 	ldrex	r3, [r3]
 8007b5a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007b5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b5e:	f023 0310 	bic.w	r3, r3, #16
 8007b62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007b70:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b72:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007b76:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b78:	e841 2300 	strex	r3, r2, [r1]
 8007b7c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007b7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d1e4      	bne.n	8007b4e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7fc fbd6 	bl	800433a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2202      	movs	r2, #2
 8007b92:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	1ad3      	subs	r3, r2, r3
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 f8d7 	bl	8007d5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007bae:	e0b9      	b.n	8007d24 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	1ad3      	subs	r3, r2, r3
 8007bc0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	f000 80ab 	beq.w	8007d28 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8007bd2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	f000 80a6 	beq.w	8007d28 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be4:	e853 3f00 	ldrex	r3, [r3]
 8007be8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007bea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007bf0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007bfe:	647b      	str	r3, [r7, #68]	; 0x44
 8007c00:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c06:	e841 2300 	strex	r3, r2, [r1]
 8007c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d1e4      	bne.n	8007bdc <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	3308      	adds	r3, #8
 8007c18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1c:	e853 3f00 	ldrex	r3, [r3]
 8007c20:	623b      	str	r3, [r7, #32]
   return(result);
 8007c22:	6a3b      	ldr	r3, [r7, #32]
 8007c24:	f023 0301 	bic.w	r3, r3, #1
 8007c28:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3308      	adds	r3, #8
 8007c32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007c36:	633a      	str	r2, [r7, #48]	; 0x30
 8007c38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c3e:	e841 2300 	strex	r3, r2, [r1]
 8007c42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1e3      	bne.n	8007c12 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2220      	movs	r2, #32
 8007c4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	e853 3f00 	ldrex	r3, [r3]
 8007c6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f023 0310 	bic.w	r3, r3, #16
 8007c72:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007c80:	61fb      	str	r3, [r7, #28]
 8007c82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c84:	69b9      	ldr	r1, [r7, #24]
 8007c86:	69fa      	ldr	r2, [r7, #28]
 8007c88:	e841 2300 	strex	r3, r2, [r1]
 8007c8c:	617b      	str	r3, [r7, #20]
   return(result);
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1e4      	bne.n	8007c5e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2202      	movs	r2, #2
 8007c98:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c9e:	4619      	mov	r1, r3
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f000 f85b 	bl	8007d5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007ca6:	e03f      	b.n	8007d28 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d00e      	beq.n	8007cd2 <HAL_UART_IRQHandler+0x56a>
 8007cb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007cb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d008      	beq.n	8007cd2 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007cc8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f000 ffa6 	bl	8008c1c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007cd0:	e02d      	b.n	8007d2e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00e      	beq.n	8007cfc <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d008      	beq.n	8007cfc <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d01c      	beq.n	8007d2c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	4798      	blx	r3
    }
    return;
 8007cfa:	e017      	b.n	8007d2c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d012      	beq.n	8007d2e <HAL_UART_IRQHandler+0x5c6>
 8007d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00c      	beq.n	8007d2e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f000 fdaf 	bl	8008878 <UART_EndTransmit_IT>
    return;
 8007d1a:	e008      	b.n	8007d2e <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d1c:	bf00      	nop
 8007d1e:	e006      	b.n	8007d2e <HAL_UART_IRQHandler+0x5c6>
    return;
 8007d20:	bf00      	nop
 8007d22:	e004      	b.n	8007d2e <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d24:	bf00      	nop
 8007d26:	e002      	b.n	8007d2e <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d28:	bf00      	nop
 8007d2a:	e000      	b.n	8007d2e <HAL_UART_IRQHandler+0x5c6>
    return;
 8007d2c:	bf00      	nop
  }

}
 8007d2e:	37e8      	adds	r7, #232	; 0xe8
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b083      	sub	sp, #12
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d3c:	bf00      	nop
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr

08007d48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b083      	sub	sp, #12
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007d50:	bf00      	nop
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	460b      	mov	r3, r1
 8007d66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d68:	bf00      	nop
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b088      	sub	sp, #32
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689a      	ldr	r2, [r3, #8]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	431a      	orrs	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	4b92      	ldr	r3, [pc, #584]	; (8007fe8 <UART_SetConfig+0x274>)
 8007da0:	4013      	ands	r3, r2
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	6812      	ldr	r2, [r2, #0]
 8007da6:	6979      	ldr	r1, [r7, #20]
 8007da8:	430b      	orrs	r3, r1
 8007daa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	68da      	ldr	r2, [r3, #12]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	430a      	orrs	r2, r1
 8007dc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	699b      	ldr	r3, [r3, #24]
 8007dc6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a1b      	ldr	r3, [r3, #32]
 8007dcc:	697a      	ldr	r2, [r7, #20]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a80      	ldr	r2, [pc, #512]	; (8007fec <UART_SetConfig+0x278>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d120      	bne.n	8007e32 <UART_SetConfig+0xbe>
 8007df0:	4b7f      	ldr	r3, [pc, #508]	; (8007ff0 <UART_SetConfig+0x27c>)
 8007df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007df4:	f003 0303 	and.w	r3, r3, #3
 8007df8:	2b03      	cmp	r3, #3
 8007dfa:	d817      	bhi.n	8007e2c <UART_SetConfig+0xb8>
 8007dfc:	a201      	add	r2, pc, #4	; (adr r2, 8007e04 <UART_SetConfig+0x90>)
 8007dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e02:	bf00      	nop
 8007e04:	08007e15 	.word	0x08007e15
 8007e08:	08007e21 	.word	0x08007e21
 8007e0c:	08007e27 	.word	0x08007e27
 8007e10:	08007e1b 	.word	0x08007e1b
 8007e14:	2301      	movs	r3, #1
 8007e16:	77fb      	strb	r3, [r7, #31]
 8007e18:	e0b5      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e1a:	2302      	movs	r3, #2
 8007e1c:	77fb      	strb	r3, [r7, #31]
 8007e1e:	e0b2      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e20:	2304      	movs	r3, #4
 8007e22:	77fb      	strb	r3, [r7, #31]
 8007e24:	e0af      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e26:	2308      	movs	r3, #8
 8007e28:	77fb      	strb	r3, [r7, #31]
 8007e2a:	e0ac      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e2c:	2310      	movs	r3, #16
 8007e2e:	77fb      	strb	r3, [r7, #31]
 8007e30:	e0a9      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a6f      	ldr	r2, [pc, #444]	; (8007ff4 <UART_SetConfig+0x280>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d124      	bne.n	8007e86 <UART_SetConfig+0x112>
 8007e3c:	4b6c      	ldr	r3, [pc, #432]	; (8007ff0 <UART_SetConfig+0x27c>)
 8007e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007e44:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007e48:	d011      	beq.n	8007e6e <UART_SetConfig+0xfa>
 8007e4a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007e4e:	d817      	bhi.n	8007e80 <UART_SetConfig+0x10c>
 8007e50:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007e54:	d011      	beq.n	8007e7a <UART_SetConfig+0x106>
 8007e56:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007e5a:	d811      	bhi.n	8007e80 <UART_SetConfig+0x10c>
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d003      	beq.n	8007e68 <UART_SetConfig+0xf4>
 8007e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e64:	d006      	beq.n	8007e74 <UART_SetConfig+0x100>
 8007e66:	e00b      	b.n	8007e80 <UART_SetConfig+0x10c>
 8007e68:	2300      	movs	r3, #0
 8007e6a:	77fb      	strb	r3, [r7, #31]
 8007e6c:	e08b      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e6e:	2302      	movs	r3, #2
 8007e70:	77fb      	strb	r3, [r7, #31]
 8007e72:	e088      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e74:	2304      	movs	r3, #4
 8007e76:	77fb      	strb	r3, [r7, #31]
 8007e78:	e085      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e7a:	2308      	movs	r3, #8
 8007e7c:	77fb      	strb	r3, [r7, #31]
 8007e7e:	e082      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e80:	2310      	movs	r3, #16
 8007e82:	77fb      	strb	r3, [r7, #31]
 8007e84:	e07f      	b.n	8007f86 <UART_SetConfig+0x212>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a5b      	ldr	r2, [pc, #364]	; (8007ff8 <UART_SetConfig+0x284>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d124      	bne.n	8007eda <UART_SetConfig+0x166>
 8007e90:	4b57      	ldr	r3, [pc, #348]	; (8007ff0 <UART_SetConfig+0x27c>)
 8007e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e94:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007e98:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007e9c:	d011      	beq.n	8007ec2 <UART_SetConfig+0x14e>
 8007e9e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007ea2:	d817      	bhi.n	8007ed4 <UART_SetConfig+0x160>
 8007ea4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007ea8:	d011      	beq.n	8007ece <UART_SetConfig+0x15a>
 8007eaa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007eae:	d811      	bhi.n	8007ed4 <UART_SetConfig+0x160>
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d003      	beq.n	8007ebc <UART_SetConfig+0x148>
 8007eb4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007eb8:	d006      	beq.n	8007ec8 <UART_SetConfig+0x154>
 8007eba:	e00b      	b.n	8007ed4 <UART_SetConfig+0x160>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	77fb      	strb	r3, [r7, #31]
 8007ec0:	e061      	b.n	8007f86 <UART_SetConfig+0x212>
 8007ec2:	2302      	movs	r3, #2
 8007ec4:	77fb      	strb	r3, [r7, #31]
 8007ec6:	e05e      	b.n	8007f86 <UART_SetConfig+0x212>
 8007ec8:	2304      	movs	r3, #4
 8007eca:	77fb      	strb	r3, [r7, #31]
 8007ecc:	e05b      	b.n	8007f86 <UART_SetConfig+0x212>
 8007ece:	2308      	movs	r3, #8
 8007ed0:	77fb      	strb	r3, [r7, #31]
 8007ed2:	e058      	b.n	8007f86 <UART_SetConfig+0x212>
 8007ed4:	2310      	movs	r3, #16
 8007ed6:	77fb      	strb	r3, [r7, #31]
 8007ed8:	e055      	b.n	8007f86 <UART_SetConfig+0x212>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a47      	ldr	r2, [pc, #284]	; (8007ffc <UART_SetConfig+0x288>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d124      	bne.n	8007f2e <UART_SetConfig+0x1ba>
 8007ee4:	4b42      	ldr	r3, [pc, #264]	; (8007ff0 <UART_SetConfig+0x27c>)
 8007ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ee8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007eec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007ef0:	d011      	beq.n	8007f16 <UART_SetConfig+0x1a2>
 8007ef2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007ef6:	d817      	bhi.n	8007f28 <UART_SetConfig+0x1b4>
 8007ef8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007efc:	d011      	beq.n	8007f22 <UART_SetConfig+0x1ae>
 8007efe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f02:	d811      	bhi.n	8007f28 <UART_SetConfig+0x1b4>
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d003      	beq.n	8007f10 <UART_SetConfig+0x19c>
 8007f08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f0c:	d006      	beq.n	8007f1c <UART_SetConfig+0x1a8>
 8007f0e:	e00b      	b.n	8007f28 <UART_SetConfig+0x1b4>
 8007f10:	2300      	movs	r3, #0
 8007f12:	77fb      	strb	r3, [r7, #31]
 8007f14:	e037      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f16:	2302      	movs	r3, #2
 8007f18:	77fb      	strb	r3, [r7, #31]
 8007f1a:	e034      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f1c:	2304      	movs	r3, #4
 8007f1e:	77fb      	strb	r3, [r7, #31]
 8007f20:	e031      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f22:	2308      	movs	r3, #8
 8007f24:	77fb      	strb	r3, [r7, #31]
 8007f26:	e02e      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f28:	2310      	movs	r3, #16
 8007f2a:	77fb      	strb	r3, [r7, #31]
 8007f2c:	e02b      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a33      	ldr	r2, [pc, #204]	; (8008000 <UART_SetConfig+0x28c>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d124      	bne.n	8007f82 <UART_SetConfig+0x20e>
 8007f38:	4b2d      	ldr	r3, [pc, #180]	; (8007ff0 <UART_SetConfig+0x27c>)
 8007f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f3c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007f40:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007f44:	d011      	beq.n	8007f6a <UART_SetConfig+0x1f6>
 8007f46:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007f4a:	d817      	bhi.n	8007f7c <UART_SetConfig+0x208>
 8007f4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007f50:	d011      	beq.n	8007f76 <UART_SetConfig+0x202>
 8007f52:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007f56:	d811      	bhi.n	8007f7c <UART_SetConfig+0x208>
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d003      	beq.n	8007f64 <UART_SetConfig+0x1f0>
 8007f5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007f60:	d006      	beq.n	8007f70 <UART_SetConfig+0x1fc>
 8007f62:	e00b      	b.n	8007f7c <UART_SetConfig+0x208>
 8007f64:	2300      	movs	r3, #0
 8007f66:	77fb      	strb	r3, [r7, #31]
 8007f68:	e00d      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f6a:	2302      	movs	r3, #2
 8007f6c:	77fb      	strb	r3, [r7, #31]
 8007f6e:	e00a      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f70:	2304      	movs	r3, #4
 8007f72:	77fb      	strb	r3, [r7, #31]
 8007f74:	e007      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f76:	2308      	movs	r3, #8
 8007f78:	77fb      	strb	r3, [r7, #31]
 8007f7a:	e004      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f7c:	2310      	movs	r3, #16
 8007f7e:	77fb      	strb	r3, [r7, #31]
 8007f80:	e001      	b.n	8007f86 <UART_SetConfig+0x212>
 8007f82:	2310      	movs	r3, #16
 8007f84:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	69db      	ldr	r3, [r3, #28]
 8007f8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f8e:	d16b      	bne.n	8008068 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8007f90:	7ffb      	ldrb	r3, [r7, #31]
 8007f92:	2b08      	cmp	r3, #8
 8007f94:	d838      	bhi.n	8008008 <UART_SetConfig+0x294>
 8007f96:	a201      	add	r2, pc, #4	; (adr r2, 8007f9c <UART_SetConfig+0x228>)
 8007f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f9c:	08007fc1 	.word	0x08007fc1
 8007fa0:	08007fc9 	.word	0x08007fc9
 8007fa4:	08007fd1 	.word	0x08007fd1
 8007fa8:	08008009 	.word	0x08008009
 8007fac:	08007fd7 	.word	0x08007fd7
 8007fb0:	08008009 	.word	0x08008009
 8007fb4:	08008009 	.word	0x08008009
 8007fb8:	08008009 	.word	0x08008009
 8007fbc:	08007fdf 	.word	0x08007fdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fc0:	f7fd ff64 	bl	8005e8c <HAL_RCC_GetPCLK1Freq>
 8007fc4:	61b8      	str	r0, [r7, #24]
        break;
 8007fc6:	e024      	b.n	8008012 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fc8:	f7fd ff82 	bl	8005ed0 <HAL_RCC_GetPCLK2Freq>
 8007fcc:	61b8      	str	r0, [r7, #24]
        break;
 8007fce:	e020      	b.n	8008012 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fd0:	4b0c      	ldr	r3, [pc, #48]	; (8008004 <UART_SetConfig+0x290>)
 8007fd2:	61bb      	str	r3, [r7, #24]
        break;
 8007fd4:	e01d      	b.n	8008012 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fd6:	f7fd fee3 	bl	8005da0 <HAL_RCC_GetSysClockFreq>
 8007fda:	61b8      	str	r0, [r7, #24]
        break;
 8007fdc:	e019      	b.n	8008012 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fe2:	61bb      	str	r3, [r7, #24]
        break;
 8007fe4:	e015      	b.n	8008012 <UART_SetConfig+0x29e>
 8007fe6:	bf00      	nop
 8007fe8:	efff69f3 	.word	0xefff69f3
 8007fec:	40013800 	.word	0x40013800
 8007ff0:	40021000 	.word	0x40021000
 8007ff4:	40004400 	.word	0x40004400
 8007ff8:	40004800 	.word	0x40004800
 8007ffc:	40004c00 	.word	0x40004c00
 8008000:	40005000 	.word	0x40005000
 8008004:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8008008:	2300      	movs	r3, #0
 800800a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	77bb      	strb	r3, [r7, #30]
        break;
 8008010:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d073      	beq.n	8008100 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	005a      	lsls	r2, r3, #1
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	085b      	lsrs	r3, r3, #1
 8008022:	441a      	add	r2, r3
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	fbb2 f3f3 	udiv	r3, r2, r3
 800802c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	2b0f      	cmp	r3, #15
 8008032:	d916      	bls.n	8008062 <UART_SetConfig+0x2ee>
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800803a:	d212      	bcs.n	8008062 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	b29b      	uxth	r3, r3
 8008040:	f023 030f 	bic.w	r3, r3, #15
 8008044:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	085b      	lsrs	r3, r3, #1
 800804a:	b29b      	uxth	r3, r3
 800804c:	f003 0307 	and.w	r3, r3, #7
 8008050:	b29a      	uxth	r2, r3
 8008052:	89fb      	ldrh	r3, [r7, #14]
 8008054:	4313      	orrs	r3, r2
 8008056:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	89fa      	ldrh	r2, [r7, #14]
 800805e:	60da      	str	r2, [r3, #12]
 8008060:	e04e      	b.n	8008100 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	77bb      	strb	r3, [r7, #30]
 8008066:	e04b      	b.n	8008100 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008068:	7ffb      	ldrb	r3, [r7, #31]
 800806a:	2b08      	cmp	r3, #8
 800806c:	d827      	bhi.n	80080be <UART_SetConfig+0x34a>
 800806e:	a201      	add	r2, pc, #4	; (adr r2, 8008074 <UART_SetConfig+0x300>)
 8008070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008074:	08008099 	.word	0x08008099
 8008078:	080080a1 	.word	0x080080a1
 800807c:	080080a9 	.word	0x080080a9
 8008080:	080080bf 	.word	0x080080bf
 8008084:	080080af 	.word	0x080080af
 8008088:	080080bf 	.word	0x080080bf
 800808c:	080080bf 	.word	0x080080bf
 8008090:	080080bf 	.word	0x080080bf
 8008094:	080080b7 	.word	0x080080b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008098:	f7fd fef8 	bl	8005e8c <HAL_RCC_GetPCLK1Freq>
 800809c:	61b8      	str	r0, [r7, #24]
        break;
 800809e:	e013      	b.n	80080c8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080a0:	f7fd ff16 	bl	8005ed0 <HAL_RCC_GetPCLK2Freq>
 80080a4:	61b8      	str	r0, [r7, #24]
        break;
 80080a6:	e00f      	b.n	80080c8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080a8:	4b1b      	ldr	r3, [pc, #108]	; (8008118 <UART_SetConfig+0x3a4>)
 80080aa:	61bb      	str	r3, [r7, #24]
        break;
 80080ac:	e00c      	b.n	80080c8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ae:	f7fd fe77 	bl	8005da0 <HAL_RCC_GetSysClockFreq>
 80080b2:	61b8      	str	r0, [r7, #24]
        break;
 80080b4:	e008      	b.n	80080c8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080ba:	61bb      	str	r3, [r7, #24]
        break;
 80080bc:	e004      	b.n	80080c8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80080be:	2300      	movs	r3, #0
 80080c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	77bb      	strb	r3, [r7, #30]
        break;
 80080c6:	bf00      	nop
    }

    if (pclk != 0U)
 80080c8:	69bb      	ldr	r3, [r7, #24]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d018      	beq.n	8008100 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	085a      	lsrs	r2, r3, #1
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	441a      	add	r2, r3
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	2b0f      	cmp	r3, #15
 80080e6:	d909      	bls.n	80080fc <UART_SetConfig+0x388>
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080ee:	d205      	bcs.n	80080fc <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	60da      	str	r2, [r3, #12]
 80080fa:	e001      	b.n	8008100 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800810c:	7fbb      	ldrb	r3, [r7, #30]
}
 800810e:	4618      	mov	r0, r3
 8008110:	3720      	adds	r7, #32
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
 8008116:	bf00      	nop
 8008118:	007a1200 	.word	0x007a1200

0800811c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008128:	f003 0301 	and.w	r3, r3, #1
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00a      	beq.n	8008146 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	685b      	ldr	r3, [r3, #4]
 8008136:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	430a      	orrs	r2, r1
 8008144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800814a:	f003 0302 	and.w	r3, r3, #2
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00a      	beq.n	8008168 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	430a      	orrs	r2, r1
 8008166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816c:	f003 0304 	and.w	r3, r3, #4
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00a      	beq.n	800818a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	430a      	orrs	r2, r1
 8008188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818e:	f003 0308 	and.w	r3, r3, #8
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00a      	beq.n	80081ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	430a      	orrs	r2, r1
 80081aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b0:	f003 0310 	and.w	r3, r3, #16
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d00a      	beq.n	80081ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	430a      	orrs	r2, r1
 80081cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d2:	f003 0320 	and.w	r3, r3, #32
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00a      	beq.n	80081f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	430a      	orrs	r2, r1
 80081ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d01a      	beq.n	8008232 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	430a      	orrs	r2, r1
 8008210:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008216:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800821a:	d10a      	bne.n	8008232 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	430a      	orrs	r2, r1
 8008230:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00a      	beq.n	8008254 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	430a      	orrs	r2, r1
 8008252:	605a      	str	r2, [r3, #4]
  }
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b098      	sub	sp, #96	; 0x60
 8008264:	af02      	add	r7, sp, #8
 8008266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008270:	f7fa fe44 	bl	8002efc <HAL_GetTick>
 8008274:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 0308 	and.w	r3, r3, #8
 8008280:	2b08      	cmp	r3, #8
 8008282:	d12e      	bne.n	80082e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008284:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800828c:	2200      	movs	r2, #0
 800828e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 f88c 	bl	80083b0 <UART_WaitOnFlagUntilTimeout>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d021      	beq.n	80082e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082a6:	e853 3f00 	ldrex	r3, [r3]
 80082aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80082ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082b2:	653b      	str	r3, [r7, #80]	; 0x50
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	461a      	mov	r2, r3
 80082ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082bc:	647b      	str	r3, [r7, #68]	; 0x44
 80082be:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80082c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80082c4:	e841 2300 	strex	r3, r2, [r1]
 80082c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80082ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1e6      	bne.n	800829e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2220      	movs	r2, #32
 80082d4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e062      	b.n	80083a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0304 	and.w	r3, r3, #4
 80082ec:	2b04      	cmp	r3, #4
 80082ee:	d149      	bne.n	8008384 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80082f4:	9300      	str	r3, [sp, #0]
 80082f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082f8:	2200      	movs	r2, #0
 80082fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f856 	bl	80083b0 <UART_WaitOnFlagUntilTimeout>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d03c      	beq.n	8008384 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008312:	e853 3f00 	ldrex	r3, [r3]
 8008316:	623b      	str	r3, [r7, #32]
   return(result);
 8008318:	6a3b      	ldr	r3, [r7, #32]
 800831a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800831e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	461a      	mov	r2, r3
 8008326:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008328:	633b      	str	r3, [r7, #48]	; 0x30
 800832a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800832e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008330:	e841 2300 	strex	r3, r2, [r1]
 8008334:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1e6      	bne.n	800830a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	3308      	adds	r3, #8
 8008342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	e853 3f00 	ldrex	r3, [r3]
 800834a:	60fb      	str	r3, [r7, #12]
   return(result);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f023 0301 	bic.w	r3, r3, #1
 8008352:	64bb      	str	r3, [r7, #72]	; 0x48
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	3308      	adds	r3, #8
 800835a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800835c:	61fa      	str	r2, [r7, #28]
 800835e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008360:	69b9      	ldr	r1, [r7, #24]
 8008362:	69fa      	ldr	r2, [r7, #28]
 8008364:	e841 2300 	strex	r3, r2, [r1]
 8008368:	617b      	str	r3, [r7, #20]
   return(result);
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e5      	bne.n	800833c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2220      	movs	r2, #32
 8008374:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008380:	2303      	movs	r3, #3
 8008382:	e011      	b.n	80083a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2220      	movs	r2, #32
 8008388:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2220      	movs	r2, #32
 800838e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80083a6:	2300      	movs	r3, #0
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3758      	adds	r7, #88	; 0x58
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	603b      	str	r3, [r7, #0]
 80083bc:	4613      	mov	r3, r2
 80083be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083c0:	e049      	b.n	8008456 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c8:	d045      	beq.n	8008456 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083ca:	f7fa fd97 	bl	8002efc <HAL_GetTick>
 80083ce:	4602      	mov	r2, r0
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	1ad3      	subs	r3, r2, r3
 80083d4:	69ba      	ldr	r2, [r7, #24]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d302      	bcc.n	80083e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d101      	bne.n	80083e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e048      	b.n	8008476 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f003 0304 	and.w	r3, r3, #4
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d031      	beq.n	8008456 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69db      	ldr	r3, [r3, #28]
 80083f8:	f003 0308 	and.w	r3, r3, #8
 80083fc:	2b08      	cmp	r3, #8
 80083fe:	d110      	bne.n	8008422 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2208      	movs	r2, #8
 8008406:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f000 f8ff 	bl	800860c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2208      	movs	r2, #8
 8008412:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e029      	b.n	8008476 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	69db      	ldr	r3, [r3, #28]
 8008428:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800842c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008430:	d111      	bne.n	8008456 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800843a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800843c:	68f8      	ldr	r0, [r7, #12]
 800843e:	f000 f8e5 	bl	800860c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2220      	movs	r2, #32
 8008446:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2200      	movs	r2, #0
 800844e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008452:	2303      	movs	r3, #3
 8008454:	e00f      	b.n	8008476 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	69da      	ldr	r2, [r3, #28]
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	4013      	ands	r3, r2
 8008460:	68ba      	ldr	r2, [r7, #8]
 8008462:	429a      	cmp	r2, r3
 8008464:	bf0c      	ite	eq
 8008466:	2301      	moveq	r3, #1
 8008468:	2300      	movne	r3, #0
 800846a:	b2db      	uxtb	r3, r3
 800846c:	461a      	mov	r2, r3
 800846e:	79fb      	ldrb	r3, [r7, #7]
 8008470:	429a      	cmp	r2, r3
 8008472:	d0a6      	beq.n	80083c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008474:	2300      	movs	r3, #0
}
 8008476:	4618      	mov	r0, r3
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
	...

08008480 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008480:	b480      	push	{r7}
 8008482:	b097      	sub	sp, #92	; 0x5c
 8008484:	af00      	add	r7, sp, #0
 8008486:	60f8      	str	r0, [r7, #12]
 8008488:	60b9      	str	r1, [r7, #8]
 800848a:	4613      	mov	r3, r2
 800848c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	68ba      	ldr	r2, [r7, #8]
 8008492:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	88fa      	ldrh	r2, [r7, #6]
 8008498:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	88fa      	ldrh	r2, [r7, #6]
 80084a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2200      	movs	r2, #0
 80084a8:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084b2:	d10e      	bne.n	80084d2 <UART_Start_Receive_IT+0x52>
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	691b      	ldr	r3, [r3, #16]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d105      	bne.n	80084c8 <UART_Start_Receive_IT+0x48>
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f240 12ff 	movw	r2, #511	; 0x1ff
 80084c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80084c6:	e02d      	b.n	8008524 <UART_Start_Receive_IT+0xa4>
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	22ff      	movs	r2, #255	; 0xff
 80084cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80084d0:	e028      	b.n	8008524 <UART_Start_Receive_IT+0xa4>
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	689b      	ldr	r3, [r3, #8]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10d      	bne.n	80084f6 <UART_Start_Receive_IT+0x76>
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d104      	bne.n	80084ec <UART_Start_Receive_IT+0x6c>
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	22ff      	movs	r2, #255	; 0xff
 80084e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80084ea:	e01b      	b.n	8008524 <UART_Start_Receive_IT+0xa4>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	227f      	movs	r2, #127	; 0x7f
 80084f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80084f4:	e016      	b.n	8008524 <UART_Start_Receive_IT+0xa4>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084fe:	d10d      	bne.n	800851c <UART_Start_Receive_IT+0x9c>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	691b      	ldr	r3, [r3, #16]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d104      	bne.n	8008512 <UART_Start_Receive_IT+0x92>
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	227f      	movs	r2, #127	; 0x7f
 800850c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008510:	e008      	b.n	8008524 <UART_Start_Receive_IT+0xa4>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	223f      	movs	r2, #63	; 0x3f
 8008516:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800851a:	e003      	b.n	8008524 <UART_Start_Receive_IT+0xa4>
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2200      	movs	r2, #0
 8008520:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2200      	movs	r2, #0
 8008528:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2222      	movs	r2, #34	; 0x22
 8008530:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	3308      	adds	r3, #8
 800853a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800853e:	e853 3f00 	ldrex	r3, [r3]
 8008542:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008546:	f043 0301 	orr.w	r3, r3, #1
 800854a:	657b      	str	r3, [r7, #84]	; 0x54
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3308      	adds	r3, #8
 8008552:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008554:	64ba      	str	r2, [r7, #72]	; 0x48
 8008556:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008558:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800855a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800855c:	e841 2300 	strex	r3, r2, [r1]
 8008560:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008562:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008564:	2b00      	cmp	r3, #0
 8008566:	d1e5      	bne.n	8008534 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008570:	d107      	bne.n	8008582 <UART_Start_Receive_IT+0x102>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	691b      	ldr	r3, [r3, #16]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d103      	bne.n	8008582 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	4a21      	ldr	r2, [pc, #132]	; (8008604 <UART_Start_Receive_IT+0x184>)
 800857e:	669a      	str	r2, [r3, #104]	; 0x68
 8008580:	e002      	b.n	8008588 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	4a20      	ldr	r2, [pc, #128]	; (8008608 <UART_Start_Receive_IT+0x188>)
 8008586:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d019      	beq.n	80085c4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008598:	e853 3f00 	ldrex	r3, [r3]
 800859c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800859e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a0:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80085a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	461a      	mov	r2, r3
 80085ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085ae:	637b      	str	r3, [r7, #52]	; 0x34
 80085b0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80085b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80085b6:	e841 2300 	strex	r3, r2, [r1]
 80085ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80085bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d1e6      	bne.n	8008590 <UART_Start_Receive_IT+0x110>
 80085c2:	e018      	b.n	80085f6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	e853 3f00 	ldrex	r3, [r3]
 80085d0:	613b      	str	r3, [r7, #16]
   return(result);
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	f043 0320 	orr.w	r3, r3, #32
 80085d8:	653b      	str	r3, [r7, #80]	; 0x50
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	461a      	mov	r2, r3
 80085e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085e2:	623b      	str	r3, [r7, #32]
 80085e4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e6:	69f9      	ldr	r1, [r7, #28]
 80085e8:	6a3a      	ldr	r2, [r7, #32]
 80085ea:	e841 2300 	strex	r3, r2, [r1]
 80085ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1e6      	bne.n	80085c4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80085f6:	2300      	movs	r3, #0
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	375c      	adds	r7, #92	; 0x5c
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr
 8008604:	08008a75 	.word	0x08008a75
 8008608:	080088cd 	.word	0x080088cd

0800860c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800860c:	b480      	push	{r7}
 800860e:	b095      	sub	sp, #84	; 0x54
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800861c:	e853 3f00 	ldrex	r3, [r3]
 8008620:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008624:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008628:	64fb      	str	r3, [r7, #76]	; 0x4c
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	461a      	mov	r2, r3
 8008630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008632:	643b      	str	r3, [r7, #64]	; 0x40
 8008634:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008636:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008638:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800863a:	e841 2300 	strex	r3, r2, [r1]
 800863e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1e6      	bne.n	8008614 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	3308      	adds	r3, #8
 800864c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864e:	6a3b      	ldr	r3, [r7, #32]
 8008650:	e853 3f00 	ldrex	r3, [r3]
 8008654:	61fb      	str	r3, [r7, #28]
   return(result);
 8008656:	69fb      	ldr	r3, [r7, #28]
 8008658:	f023 0301 	bic.w	r3, r3, #1
 800865c:	64bb      	str	r3, [r7, #72]	; 0x48
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	3308      	adds	r3, #8
 8008664:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008666:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008668:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800866c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800866e:	e841 2300 	strex	r3, r2, [r1]
 8008672:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1e5      	bne.n	8008646 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800867e:	2b01      	cmp	r3, #1
 8008680:	d118      	bne.n	80086b4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	e853 3f00 	ldrex	r3, [r3]
 800868e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	f023 0310 	bic.w	r3, r3, #16
 8008696:	647b      	str	r3, [r7, #68]	; 0x44
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	461a      	mov	r2, r3
 800869e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086a0:	61bb      	str	r3, [r7, #24]
 80086a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a4:	6979      	ldr	r1, [r7, #20]
 80086a6:	69ba      	ldr	r2, [r7, #24]
 80086a8:	e841 2300 	strex	r3, r2, [r1]
 80086ac:	613b      	str	r3, [r7, #16]
   return(result);
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d1e6      	bne.n	8008682 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2220      	movs	r2, #32
 80086b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	669a      	str	r2, [r3, #104]	; 0x68
}
 80086c8:	bf00      	nop
 80086ca:	3754      	adds	r7, #84	; 0x54
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	2200      	movs	r2, #0
 80086ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f7ff fb28 	bl	8007d48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086f8:	bf00      	nop
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008700:	b480      	push	{r7}
 8008702:	b08f      	sub	sp, #60	; 0x3c
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800870c:	2b21      	cmp	r3, #33	; 0x21
 800870e:	d14d      	bne.n	80087ac <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008716:	b29b      	uxth	r3, r3
 8008718:	2b00      	cmp	r3, #0
 800871a:	d132      	bne.n	8008782 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008722:	6a3b      	ldr	r3, [r7, #32]
 8008724:	e853 3f00 	ldrex	r3, [r3]
 8008728:	61fb      	str	r3, [r7, #28]
   return(result);
 800872a:	69fb      	ldr	r3, [r7, #28]
 800872c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008730:	637b      	str	r3, [r7, #52]	; 0x34
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	461a      	mov	r2, r3
 8008738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800873a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800873c:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008740:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008742:	e841 2300 	strex	r3, r2, [r1]
 8008746:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1e6      	bne.n	800871c <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	e853 3f00 	ldrex	r3, [r3]
 800875a:	60bb      	str	r3, [r7, #8]
   return(result);
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008762:	633b      	str	r3, [r7, #48]	; 0x30
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	461a      	mov	r2, r3
 800876a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800876c:	61bb      	str	r3, [r7, #24]
 800876e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008770:	6979      	ldr	r1, [r7, #20]
 8008772:	69ba      	ldr	r2, [r7, #24]
 8008774:	e841 2300 	strex	r3, r2, [r1]
 8008778:	613b      	str	r3, [r7, #16]
   return(result);
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d1e6      	bne.n	800874e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008780:	e014      	b.n	80087ac <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008786:	781a      	ldrb	r2, [r3, #0]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	b292      	uxth	r2, r2
 800878e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008794:	1c5a      	adds	r2, r3, #1
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	3b01      	subs	r3, #1
 80087a4:	b29a      	uxth	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80087ac:	bf00      	nop
 80087ae:	373c      	adds	r7, #60	; 0x3c
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b091      	sub	sp, #68	; 0x44
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087c4:	2b21      	cmp	r3, #33	; 0x21
 80087c6:	d151      	bne.n	800886c <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d132      	bne.n	800883a <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087dc:	e853 3f00 	ldrex	r3, [r3]
 80087e0:	623b      	str	r3, [r7, #32]
   return(result);
 80087e2:	6a3b      	ldr	r3, [r7, #32]
 80087e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	461a      	mov	r2, r3
 80087f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087f2:	633b      	str	r3, [r7, #48]	; 0x30
 80087f4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087fa:	e841 2300 	strex	r3, r2, [r1]
 80087fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1e6      	bne.n	80087d4 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	e853 3f00 	ldrex	r3, [r3]
 8008812:	60fb      	str	r3, [r7, #12]
   return(result);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800881a:	637b      	str	r3, [r7, #52]	; 0x34
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	461a      	mov	r2, r3
 8008822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008824:	61fb      	str	r3, [r7, #28]
 8008826:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008828:	69b9      	ldr	r1, [r7, #24]
 800882a:	69fa      	ldr	r2, [r7, #28]
 800882c:	e841 2300 	strex	r3, r2, [r1]
 8008830:	617b      	str	r3, [r7, #20]
   return(result);
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d1e6      	bne.n	8008806 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008838:	e018      	b.n	800886c <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800883e:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008840:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008842:	881a      	ldrh	r2, [r3, #0]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800884c:	b292      	uxth	r2, r2
 800884e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008854:	1c9a      	adds	r2, r3, #2
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008860:	b29b      	uxth	r3, r3
 8008862:	3b01      	subs	r3, #1
 8008864:	b29a      	uxth	r2, r3
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800886c:	bf00      	nop
 800886e:	3744      	adds	r7, #68	; 0x44
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b088      	sub	sp, #32
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	e853 3f00 	ldrex	r3, [r3]
 800888c:	60bb      	str	r3, [r7, #8]
   return(result);
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008894:	61fb      	str	r3, [r7, #28]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	461a      	mov	r2, r3
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	61bb      	str	r3, [r7, #24]
 80088a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a2:	6979      	ldr	r1, [r7, #20]
 80088a4:	69ba      	ldr	r2, [r7, #24]
 80088a6:	e841 2300 	strex	r3, r2, [r1]
 80088aa:	613b      	str	r3, [r7, #16]
   return(result);
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d1e6      	bne.n	8008880 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2220      	movs	r2, #32
 80088b6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f7ff fa38 	bl	8007d34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088c4:	bf00      	nop
 80088c6:	3720      	adds	r7, #32
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}

080088cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b09c      	sub	sp, #112	; 0x70
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80088da:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80088e4:	2b22      	cmp	r3, #34	; 0x22
 80088e6:	f040 80b9 	bne.w	8008a5c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80088f0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80088f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80088f8:	b2d9      	uxtb	r1, r3
 80088fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80088fe:	b2da      	uxtb	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008904:	400a      	ands	r2, r1
 8008906:	b2d2      	uxtb	r2, r2
 8008908:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800890e:	1c5a      	adds	r2, r3, #1
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800891a:	b29b      	uxth	r3, r3
 800891c:	3b01      	subs	r3, #1
 800891e:	b29a      	uxth	r2, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800892c:	b29b      	uxth	r3, r3
 800892e:	2b00      	cmp	r3, #0
 8008930:	f040 809c 	bne.w	8008a6c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800893a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800893c:	e853 3f00 	ldrex	r3, [r3]
 8008940:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008942:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008944:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008948:	66bb      	str	r3, [r7, #104]	; 0x68
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008952:	65bb      	str	r3, [r7, #88]	; 0x58
 8008954:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008956:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008958:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800895a:	e841 2300 	strex	r3, r2, [r1]
 800895e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008960:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1e6      	bne.n	8008934 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	3308      	adds	r3, #8
 800896c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008970:	e853 3f00 	ldrex	r3, [r3]
 8008974:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008978:	f023 0301 	bic.w	r3, r3, #1
 800897c:	667b      	str	r3, [r7, #100]	; 0x64
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	3308      	adds	r3, #8
 8008984:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008986:	647a      	str	r2, [r7, #68]	; 0x44
 8008988:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800898c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800898e:	e841 2300 	strex	r3, r2, [r1]
 8008992:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008994:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1e5      	bne.n	8008966 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2220      	movs	r2, #32
 800899e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d018      	beq.n	80089ee <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c4:	e853 3f00 	ldrex	r3, [r3]
 80089c8:	623b      	str	r3, [r7, #32]
   return(result);
 80089ca:	6a3b      	ldr	r3, [r7, #32]
 80089cc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80089d0:	663b      	str	r3, [r7, #96]	; 0x60
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	461a      	mov	r2, r3
 80089d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80089da:	633b      	str	r3, [r7, #48]	; 0x30
 80089dc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089e2:	e841 2300 	strex	r3, r2, [r1]
 80089e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80089e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d1e6      	bne.n	80089bc <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089f2:	2b01      	cmp	r3, #1
 80089f4:	d12e      	bne.n	8008a54 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2200      	movs	r2, #0
 80089fa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	e853 3f00 	ldrex	r3, [r3]
 8008a08:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f023 0310 	bic.w	r3, r3, #16
 8008a10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	461a      	mov	r2, r3
 8008a18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a1a:	61fb      	str	r3, [r7, #28]
 8008a1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1e:	69b9      	ldr	r1, [r7, #24]
 8008a20:	69fa      	ldr	r2, [r7, #28]
 8008a22:	e841 2300 	strex	r3, r2, [r1]
 8008a26:	617b      	str	r3, [r7, #20]
   return(result);
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d1e6      	bne.n	80089fc <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	69db      	ldr	r3, [r3, #28]
 8008a34:	f003 0310 	and.w	r3, r3, #16
 8008a38:	2b10      	cmp	r3, #16
 8008a3a:	d103      	bne.n	8008a44 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2210      	movs	r2, #16
 8008a42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008a4a:	4619      	mov	r1, r3
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f7ff f985 	bl	8007d5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a52:	e00b      	b.n	8008a6c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f7f7 ff31 	bl	80008bc <HAL_UART_RxCpltCallback>
}
 8008a5a:	e007      	b.n	8008a6c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	699a      	ldr	r2, [r3, #24]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f042 0208 	orr.w	r2, r2, #8
 8008a6a:	619a      	str	r2, [r3, #24]
}
 8008a6c:	bf00      	nop
 8008a6e:	3770      	adds	r7, #112	; 0x70
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b09c      	sub	sp, #112	; 0x70
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a82:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a8c:	2b22      	cmp	r3, #34	; 0x22
 8008a8e:	f040 80b9 	bne.w	8008c04 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008a98:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008aa0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008aa2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8008aa6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008aaa:	4013      	ands	r3, r2
 8008aac:	b29a      	uxth	r2, r3
 8008aae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008ab0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ab6:	1c9a      	adds	r2, r3, #2
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	b29a      	uxth	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f040 809c 	bne.w	8008c14 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ae4:	e853 3f00 	ldrex	r3, [r3]
 8008ae8:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008aea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008aec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008af0:	667b      	str	r3, [r7, #100]	; 0x64
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	461a      	mov	r2, r3
 8008af8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008afa:	657b      	str	r3, [r7, #84]	; 0x54
 8008afc:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008b00:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008b02:	e841 2300 	strex	r3, r2, [r1]
 8008b06:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008b08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1e6      	bne.n	8008adc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	3308      	adds	r3, #8
 8008b14:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b18:	e853 3f00 	ldrex	r3, [r3]
 8008b1c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b20:	f023 0301 	bic.w	r3, r3, #1
 8008b24:	663b      	str	r3, [r7, #96]	; 0x60
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	3308      	adds	r3, #8
 8008b2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008b2e:	643a      	str	r2, [r7, #64]	; 0x40
 8008b30:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b32:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008b34:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008b36:	e841 2300 	strex	r3, r2, [r1]
 8008b3a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d1e5      	bne.n	8008b0e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2220      	movs	r2, #32
 8008b46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d018      	beq.n	8008b96 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6a:	6a3b      	ldr	r3, [r7, #32]
 8008b6c:	e853 3f00 	ldrex	r3, [r3]
 8008b70:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008b78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b84:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b8a:	e841 2300 	strex	r3, r2, [r1]
 8008b8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1e6      	bne.n	8008b64 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d12e      	bne.n	8008bfc <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	e853 3f00 	ldrex	r3, [r3]
 8008bb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	f023 0310 	bic.w	r3, r3, #16
 8008bb8:	65bb      	str	r3, [r7, #88]	; 0x58
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008bc2:	61bb      	str	r3, [r7, #24]
 8008bc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc6:	6979      	ldr	r1, [r7, #20]
 8008bc8:	69ba      	ldr	r2, [r7, #24]
 8008bca:	e841 2300 	strex	r3, r2, [r1]
 8008bce:	613b      	str	r3, [r7, #16]
   return(result);
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1e6      	bne.n	8008ba4 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	69db      	ldr	r3, [r3, #28]
 8008bdc:	f003 0310 	and.w	r3, r3, #16
 8008be0:	2b10      	cmp	r3, #16
 8008be2:	d103      	bne.n	8008bec <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2210      	movs	r2, #16
 8008bea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f7ff f8b1 	bl	8007d5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008bfa:	e00b      	b.n	8008c14 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f7f7 fe5d 	bl	80008bc <HAL_UART_RxCpltCallback>
}
 8008c02:	e007      	b.n	8008c14 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	699a      	ldr	r2, [r3, #24]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f042 0208 	orr.w	r2, r2, #8
 8008c12:	619a      	str	r2, [r3, #24]
}
 8008c14:	bf00      	nop
 8008c16:	3770      	adds	r7, #112	; 0x70
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c24:	bf00      	nop
 8008c26:	370c      	adds	r7, #12
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <atoi>:
 8008c30:	220a      	movs	r2, #10
 8008c32:	2100      	movs	r1, #0
 8008c34:	f000 b924 	b.w	8008e80 <strtol>

08008c38 <__errno>:
 8008c38:	4b01      	ldr	r3, [pc, #4]	; (8008c40 <__errno+0x8>)
 8008c3a:	6818      	ldr	r0, [r3, #0]
 8008c3c:	4770      	bx	lr
 8008c3e:	bf00      	nop
 8008c40:	20000078 	.word	0x20000078

08008c44 <__libc_init_array>:
 8008c44:	b570      	push	{r4, r5, r6, lr}
 8008c46:	4d0d      	ldr	r5, [pc, #52]	; (8008c7c <__libc_init_array+0x38>)
 8008c48:	4c0d      	ldr	r4, [pc, #52]	; (8008c80 <__libc_init_array+0x3c>)
 8008c4a:	1b64      	subs	r4, r4, r5
 8008c4c:	10a4      	asrs	r4, r4, #2
 8008c4e:	2600      	movs	r6, #0
 8008c50:	42a6      	cmp	r6, r4
 8008c52:	d109      	bne.n	8008c68 <__libc_init_array+0x24>
 8008c54:	4d0b      	ldr	r5, [pc, #44]	; (8008c84 <__libc_init_array+0x40>)
 8008c56:	4c0c      	ldr	r4, [pc, #48]	; (8008c88 <__libc_init_array+0x44>)
 8008c58:	f001 fa88 	bl	800a16c <_init>
 8008c5c:	1b64      	subs	r4, r4, r5
 8008c5e:	10a4      	asrs	r4, r4, #2
 8008c60:	2600      	movs	r6, #0
 8008c62:	42a6      	cmp	r6, r4
 8008c64:	d105      	bne.n	8008c72 <__libc_init_array+0x2e>
 8008c66:	bd70      	pop	{r4, r5, r6, pc}
 8008c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c6c:	4798      	blx	r3
 8008c6e:	3601      	adds	r6, #1
 8008c70:	e7ee      	b.n	8008c50 <__libc_init_array+0xc>
 8008c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c76:	4798      	blx	r3
 8008c78:	3601      	adds	r6, #1
 8008c7a:	e7f2      	b.n	8008c62 <__libc_init_array+0x1e>
 8008c7c:	0800a530 	.word	0x0800a530
 8008c80:	0800a530 	.word	0x0800a530
 8008c84:	0800a530 	.word	0x0800a530
 8008c88:	0800a534 	.word	0x0800a534

08008c8c <memcpy>:
 8008c8c:	440a      	add	r2, r1
 8008c8e:	4291      	cmp	r1, r2
 8008c90:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c94:	d100      	bne.n	8008c98 <memcpy+0xc>
 8008c96:	4770      	bx	lr
 8008c98:	b510      	push	{r4, lr}
 8008c9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ca2:	4291      	cmp	r1, r2
 8008ca4:	d1f9      	bne.n	8008c9a <memcpy+0xe>
 8008ca6:	bd10      	pop	{r4, pc}

08008ca8 <memset>:
 8008ca8:	4402      	add	r2, r0
 8008caa:	4603      	mov	r3, r0
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d100      	bne.n	8008cb2 <memset+0xa>
 8008cb0:	4770      	bx	lr
 8008cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8008cb6:	e7f9      	b.n	8008cac <memset+0x4>

08008cb8 <iprintf>:
 8008cb8:	b40f      	push	{r0, r1, r2, r3}
 8008cba:	4b0a      	ldr	r3, [pc, #40]	; (8008ce4 <iprintf+0x2c>)
 8008cbc:	b513      	push	{r0, r1, r4, lr}
 8008cbe:	681c      	ldr	r4, [r3, #0]
 8008cc0:	b124      	cbz	r4, 8008ccc <iprintf+0x14>
 8008cc2:	69a3      	ldr	r3, [r4, #24]
 8008cc4:	b913      	cbnz	r3, 8008ccc <iprintf+0x14>
 8008cc6:	4620      	mov	r0, r4
 8008cc8:	f000 f93c 	bl	8008f44 <__sinit>
 8008ccc:	ab05      	add	r3, sp, #20
 8008cce:	9a04      	ldr	r2, [sp, #16]
 8008cd0:	68a1      	ldr	r1, [r4, #8]
 8008cd2:	9301      	str	r3, [sp, #4]
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f000 fbef 	bl	80094b8 <_vfiprintf_r>
 8008cda:	b002      	add	sp, #8
 8008cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ce0:	b004      	add	sp, #16
 8008ce2:	4770      	bx	lr
 8008ce4:	20000078 	.word	0x20000078

08008ce8 <putchar>:
 8008ce8:	4b09      	ldr	r3, [pc, #36]	; (8008d10 <putchar+0x28>)
 8008cea:	b513      	push	{r0, r1, r4, lr}
 8008cec:	681c      	ldr	r4, [r3, #0]
 8008cee:	4601      	mov	r1, r0
 8008cf0:	b134      	cbz	r4, 8008d00 <putchar+0x18>
 8008cf2:	69a3      	ldr	r3, [r4, #24]
 8008cf4:	b923      	cbnz	r3, 8008d00 <putchar+0x18>
 8008cf6:	9001      	str	r0, [sp, #4]
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f000 f923 	bl	8008f44 <__sinit>
 8008cfe:	9901      	ldr	r1, [sp, #4]
 8008d00:	68a2      	ldr	r2, [r4, #8]
 8008d02:	4620      	mov	r0, r4
 8008d04:	b002      	add	sp, #8
 8008d06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d0a:	f000 be99 	b.w	8009a40 <_putc_r>
 8008d0e:	bf00      	nop
 8008d10:	20000078 	.word	0x20000078

08008d14 <siprintf>:
 8008d14:	b40e      	push	{r1, r2, r3}
 8008d16:	b500      	push	{lr}
 8008d18:	b09c      	sub	sp, #112	; 0x70
 8008d1a:	ab1d      	add	r3, sp, #116	; 0x74
 8008d1c:	9002      	str	r0, [sp, #8]
 8008d1e:	9006      	str	r0, [sp, #24]
 8008d20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008d24:	4809      	ldr	r0, [pc, #36]	; (8008d4c <siprintf+0x38>)
 8008d26:	9107      	str	r1, [sp, #28]
 8008d28:	9104      	str	r1, [sp, #16]
 8008d2a:	4909      	ldr	r1, [pc, #36]	; (8008d50 <siprintf+0x3c>)
 8008d2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d30:	9105      	str	r1, [sp, #20]
 8008d32:	6800      	ldr	r0, [r0, #0]
 8008d34:	9301      	str	r3, [sp, #4]
 8008d36:	a902      	add	r1, sp, #8
 8008d38:	f000 fa94 	bl	8009264 <_svfiprintf_r>
 8008d3c:	9b02      	ldr	r3, [sp, #8]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	701a      	strb	r2, [r3, #0]
 8008d42:	b01c      	add	sp, #112	; 0x70
 8008d44:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d48:	b003      	add	sp, #12
 8008d4a:	4770      	bx	lr
 8008d4c:	20000078 	.word	0x20000078
 8008d50:	ffff0208 	.word	0xffff0208

08008d54 <strncat>:
 8008d54:	b530      	push	{r4, r5, lr}
 8008d56:	4604      	mov	r4, r0
 8008d58:	7825      	ldrb	r5, [r4, #0]
 8008d5a:	4623      	mov	r3, r4
 8008d5c:	3401      	adds	r4, #1
 8008d5e:	2d00      	cmp	r5, #0
 8008d60:	d1fa      	bne.n	8008d58 <strncat+0x4>
 8008d62:	3a01      	subs	r2, #1
 8008d64:	d304      	bcc.n	8008d70 <strncat+0x1c>
 8008d66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d6a:	f803 4b01 	strb.w	r4, [r3], #1
 8008d6e:	b904      	cbnz	r4, 8008d72 <strncat+0x1e>
 8008d70:	bd30      	pop	{r4, r5, pc}
 8008d72:	2a00      	cmp	r2, #0
 8008d74:	d1f5      	bne.n	8008d62 <strncat+0xe>
 8008d76:	701a      	strb	r2, [r3, #0]
 8008d78:	e7f3      	b.n	8008d62 <strncat+0xe>
	...

08008d7c <_strtol_l.constprop.0>:
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d82:	d001      	beq.n	8008d88 <_strtol_l.constprop.0+0xc>
 8008d84:	2b24      	cmp	r3, #36	; 0x24
 8008d86:	d906      	bls.n	8008d96 <_strtol_l.constprop.0+0x1a>
 8008d88:	f7ff ff56 	bl	8008c38 <__errno>
 8008d8c:	2316      	movs	r3, #22
 8008d8e:	6003      	str	r3, [r0, #0]
 8008d90:	2000      	movs	r0, #0
 8008d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d96:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008e7c <_strtol_l.constprop.0+0x100>
 8008d9a:	460d      	mov	r5, r1
 8008d9c:	462e      	mov	r6, r5
 8008d9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008da2:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008da6:	f017 0708 	ands.w	r7, r7, #8
 8008daa:	d1f7      	bne.n	8008d9c <_strtol_l.constprop.0+0x20>
 8008dac:	2c2d      	cmp	r4, #45	; 0x2d
 8008dae:	d132      	bne.n	8008e16 <_strtol_l.constprop.0+0x9a>
 8008db0:	782c      	ldrb	r4, [r5, #0]
 8008db2:	2701      	movs	r7, #1
 8008db4:	1cb5      	adds	r5, r6, #2
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d05b      	beq.n	8008e72 <_strtol_l.constprop.0+0xf6>
 8008dba:	2b10      	cmp	r3, #16
 8008dbc:	d109      	bne.n	8008dd2 <_strtol_l.constprop.0+0x56>
 8008dbe:	2c30      	cmp	r4, #48	; 0x30
 8008dc0:	d107      	bne.n	8008dd2 <_strtol_l.constprop.0+0x56>
 8008dc2:	782c      	ldrb	r4, [r5, #0]
 8008dc4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008dc8:	2c58      	cmp	r4, #88	; 0x58
 8008dca:	d14d      	bne.n	8008e68 <_strtol_l.constprop.0+0xec>
 8008dcc:	786c      	ldrb	r4, [r5, #1]
 8008dce:	2310      	movs	r3, #16
 8008dd0:	3502      	adds	r5, #2
 8008dd2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008dd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8008dda:	f04f 0c00 	mov.w	ip, #0
 8008dde:	fbb8 f9f3 	udiv	r9, r8, r3
 8008de2:	4666      	mov	r6, ip
 8008de4:	fb03 8a19 	mls	sl, r3, r9, r8
 8008de8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008dec:	f1be 0f09 	cmp.w	lr, #9
 8008df0:	d816      	bhi.n	8008e20 <_strtol_l.constprop.0+0xa4>
 8008df2:	4674      	mov	r4, lr
 8008df4:	42a3      	cmp	r3, r4
 8008df6:	dd24      	ble.n	8008e42 <_strtol_l.constprop.0+0xc6>
 8008df8:	f1bc 0f00 	cmp.w	ip, #0
 8008dfc:	db1e      	blt.n	8008e3c <_strtol_l.constprop.0+0xc0>
 8008dfe:	45b1      	cmp	r9, r6
 8008e00:	d31c      	bcc.n	8008e3c <_strtol_l.constprop.0+0xc0>
 8008e02:	d101      	bne.n	8008e08 <_strtol_l.constprop.0+0x8c>
 8008e04:	45a2      	cmp	sl, r4
 8008e06:	db19      	blt.n	8008e3c <_strtol_l.constprop.0+0xc0>
 8008e08:	fb06 4603 	mla	r6, r6, r3, r4
 8008e0c:	f04f 0c01 	mov.w	ip, #1
 8008e10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e14:	e7e8      	b.n	8008de8 <_strtol_l.constprop.0+0x6c>
 8008e16:	2c2b      	cmp	r4, #43	; 0x2b
 8008e18:	bf04      	itt	eq
 8008e1a:	782c      	ldrbeq	r4, [r5, #0]
 8008e1c:	1cb5      	addeq	r5, r6, #2
 8008e1e:	e7ca      	b.n	8008db6 <_strtol_l.constprop.0+0x3a>
 8008e20:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008e24:	f1be 0f19 	cmp.w	lr, #25
 8008e28:	d801      	bhi.n	8008e2e <_strtol_l.constprop.0+0xb2>
 8008e2a:	3c37      	subs	r4, #55	; 0x37
 8008e2c:	e7e2      	b.n	8008df4 <_strtol_l.constprop.0+0x78>
 8008e2e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008e32:	f1be 0f19 	cmp.w	lr, #25
 8008e36:	d804      	bhi.n	8008e42 <_strtol_l.constprop.0+0xc6>
 8008e38:	3c57      	subs	r4, #87	; 0x57
 8008e3a:	e7db      	b.n	8008df4 <_strtol_l.constprop.0+0x78>
 8008e3c:	f04f 3cff 	mov.w	ip, #4294967295
 8008e40:	e7e6      	b.n	8008e10 <_strtol_l.constprop.0+0x94>
 8008e42:	f1bc 0f00 	cmp.w	ip, #0
 8008e46:	da05      	bge.n	8008e54 <_strtol_l.constprop.0+0xd8>
 8008e48:	2322      	movs	r3, #34	; 0x22
 8008e4a:	6003      	str	r3, [r0, #0]
 8008e4c:	4646      	mov	r6, r8
 8008e4e:	b942      	cbnz	r2, 8008e62 <_strtol_l.constprop.0+0xe6>
 8008e50:	4630      	mov	r0, r6
 8008e52:	e79e      	b.n	8008d92 <_strtol_l.constprop.0+0x16>
 8008e54:	b107      	cbz	r7, 8008e58 <_strtol_l.constprop.0+0xdc>
 8008e56:	4276      	negs	r6, r6
 8008e58:	2a00      	cmp	r2, #0
 8008e5a:	d0f9      	beq.n	8008e50 <_strtol_l.constprop.0+0xd4>
 8008e5c:	f1bc 0f00 	cmp.w	ip, #0
 8008e60:	d000      	beq.n	8008e64 <_strtol_l.constprop.0+0xe8>
 8008e62:	1e69      	subs	r1, r5, #1
 8008e64:	6011      	str	r1, [r2, #0]
 8008e66:	e7f3      	b.n	8008e50 <_strtol_l.constprop.0+0xd4>
 8008e68:	2430      	movs	r4, #48	; 0x30
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d1b1      	bne.n	8008dd2 <_strtol_l.constprop.0+0x56>
 8008e6e:	2308      	movs	r3, #8
 8008e70:	e7af      	b.n	8008dd2 <_strtol_l.constprop.0+0x56>
 8008e72:	2c30      	cmp	r4, #48	; 0x30
 8008e74:	d0a5      	beq.n	8008dc2 <_strtol_l.constprop.0+0x46>
 8008e76:	230a      	movs	r3, #10
 8008e78:	e7ab      	b.n	8008dd2 <_strtol_l.constprop.0+0x56>
 8008e7a:	bf00      	nop
 8008e7c:	0800a395 	.word	0x0800a395

08008e80 <strtol>:
 8008e80:	4613      	mov	r3, r2
 8008e82:	460a      	mov	r2, r1
 8008e84:	4601      	mov	r1, r0
 8008e86:	4802      	ldr	r0, [pc, #8]	; (8008e90 <strtol+0x10>)
 8008e88:	6800      	ldr	r0, [r0, #0]
 8008e8a:	f7ff bf77 	b.w	8008d7c <_strtol_l.constprop.0>
 8008e8e:	bf00      	nop
 8008e90:	20000078 	.word	0x20000078

08008e94 <std>:
 8008e94:	2300      	movs	r3, #0
 8008e96:	b510      	push	{r4, lr}
 8008e98:	4604      	mov	r4, r0
 8008e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8008e9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ea2:	6083      	str	r3, [r0, #8]
 8008ea4:	8181      	strh	r1, [r0, #12]
 8008ea6:	6643      	str	r3, [r0, #100]	; 0x64
 8008ea8:	81c2      	strh	r2, [r0, #14]
 8008eaa:	6183      	str	r3, [r0, #24]
 8008eac:	4619      	mov	r1, r3
 8008eae:	2208      	movs	r2, #8
 8008eb0:	305c      	adds	r0, #92	; 0x5c
 8008eb2:	f7ff fef9 	bl	8008ca8 <memset>
 8008eb6:	4b05      	ldr	r3, [pc, #20]	; (8008ecc <std+0x38>)
 8008eb8:	6263      	str	r3, [r4, #36]	; 0x24
 8008eba:	4b05      	ldr	r3, [pc, #20]	; (8008ed0 <std+0x3c>)
 8008ebc:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ebe:	4b05      	ldr	r3, [pc, #20]	; (8008ed4 <std+0x40>)
 8008ec0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008ec2:	4b05      	ldr	r3, [pc, #20]	; (8008ed8 <std+0x44>)
 8008ec4:	6224      	str	r4, [r4, #32]
 8008ec6:	6323      	str	r3, [r4, #48]	; 0x30
 8008ec8:	bd10      	pop	{r4, pc}
 8008eca:	bf00      	nop
 8008ecc:	08009af1 	.word	0x08009af1
 8008ed0:	08009b13 	.word	0x08009b13
 8008ed4:	08009b4b 	.word	0x08009b4b
 8008ed8:	08009b6f 	.word	0x08009b6f

08008edc <_cleanup_r>:
 8008edc:	4901      	ldr	r1, [pc, #4]	; (8008ee4 <_cleanup_r+0x8>)
 8008ede:	f000 b8af 	b.w	8009040 <_fwalk_reent>
 8008ee2:	bf00      	nop
 8008ee4:	08009e49 	.word	0x08009e49

08008ee8 <__sfmoreglue>:
 8008ee8:	b570      	push	{r4, r5, r6, lr}
 8008eea:	2268      	movs	r2, #104	; 0x68
 8008eec:	1e4d      	subs	r5, r1, #1
 8008eee:	4355      	muls	r5, r2
 8008ef0:	460e      	mov	r6, r1
 8008ef2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008ef6:	f000 f8e5 	bl	80090c4 <_malloc_r>
 8008efa:	4604      	mov	r4, r0
 8008efc:	b140      	cbz	r0, 8008f10 <__sfmoreglue+0x28>
 8008efe:	2100      	movs	r1, #0
 8008f00:	e9c0 1600 	strd	r1, r6, [r0]
 8008f04:	300c      	adds	r0, #12
 8008f06:	60a0      	str	r0, [r4, #8]
 8008f08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f0c:	f7ff fecc 	bl	8008ca8 <memset>
 8008f10:	4620      	mov	r0, r4
 8008f12:	bd70      	pop	{r4, r5, r6, pc}

08008f14 <__sfp_lock_acquire>:
 8008f14:	4801      	ldr	r0, [pc, #4]	; (8008f1c <__sfp_lock_acquire+0x8>)
 8008f16:	f000 b8b3 	b.w	8009080 <__retarget_lock_acquire_recursive>
 8008f1a:	bf00      	nop
 8008f1c:	20002379 	.word	0x20002379

08008f20 <__sfp_lock_release>:
 8008f20:	4801      	ldr	r0, [pc, #4]	; (8008f28 <__sfp_lock_release+0x8>)
 8008f22:	f000 b8ae 	b.w	8009082 <__retarget_lock_release_recursive>
 8008f26:	bf00      	nop
 8008f28:	20002379 	.word	0x20002379

08008f2c <__sinit_lock_acquire>:
 8008f2c:	4801      	ldr	r0, [pc, #4]	; (8008f34 <__sinit_lock_acquire+0x8>)
 8008f2e:	f000 b8a7 	b.w	8009080 <__retarget_lock_acquire_recursive>
 8008f32:	bf00      	nop
 8008f34:	2000237a 	.word	0x2000237a

08008f38 <__sinit_lock_release>:
 8008f38:	4801      	ldr	r0, [pc, #4]	; (8008f40 <__sinit_lock_release+0x8>)
 8008f3a:	f000 b8a2 	b.w	8009082 <__retarget_lock_release_recursive>
 8008f3e:	bf00      	nop
 8008f40:	2000237a 	.word	0x2000237a

08008f44 <__sinit>:
 8008f44:	b510      	push	{r4, lr}
 8008f46:	4604      	mov	r4, r0
 8008f48:	f7ff fff0 	bl	8008f2c <__sinit_lock_acquire>
 8008f4c:	69a3      	ldr	r3, [r4, #24]
 8008f4e:	b11b      	cbz	r3, 8008f58 <__sinit+0x14>
 8008f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f54:	f7ff bff0 	b.w	8008f38 <__sinit_lock_release>
 8008f58:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f5c:	6523      	str	r3, [r4, #80]	; 0x50
 8008f5e:	4b13      	ldr	r3, [pc, #76]	; (8008fac <__sinit+0x68>)
 8008f60:	4a13      	ldr	r2, [pc, #76]	; (8008fb0 <__sinit+0x6c>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f66:	42a3      	cmp	r3, r4
 8008f68:	bf04      	itt	eq
 8008f6a:	2301      	moveq	r3, #1
 8008f6c:	61a3      	streq	r3, [r4, #24]
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f000 f820 	bl	8008fb4 <__sfp>
 8008f74:	6060      	str	r0, [r4, #4]
 8008f76:	4620      	mov	r0, r4
 8008f78:	f000 f81c 	bl	8008fb4 <__sfp>
 8008f7c:	60a0      	str	r0, [r4, #8]
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f000 f818 	bl	8008fb4 <__sfp>
 8008f84:	2200      	movs	r2, #0
 8008f86:	60e0      	str	r0, [r4, #12]
 8008f88:	2104      	movs	r1, #4
 8008f8a:	6860      	ldr	r0, [r4, #4]
 8008f8c:	f7ff ff82 	bl	8008e94 <std>
 8008f90:	68a0      	ldr	r0, [r4, #8]
 8008f92:	2201      	movs	r2, #1
 8008f94:	2109      	movs	r1, #9
 8008f96:	f7ff ff7d 	bl	8008e94 <std>
 8008f9a:	68e0      	ldr	r0, [r4, #12]
 8008f9c:	2202      	movs	r2, #2
 8008f9e:	2112      	movs	r1, #18
 8008fa0:	f7ff ff78 	bl	8008e94 <std>
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	61a3      	str	r3, [r4, #24]
 8008fa8:	e7d2      	b.n	8008f50 <__sinit+0xc>
 8008faa:	bf00      	nop
 8008fac:	0800a498 	.word	0x0800a498
 8008fb0:	08008edd 	.word	0x08008edd

08008fb4 <__sfp>:
 8008fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fb6:	4607      	mov	r7, r0
 8008fb8:	f7ff ffac 	bl	8008f14 <__sfp_lock_acquire>
 8008fbc:	4b1e      	ldr	r3, [pc, #120]	; (8009038 <__sfp+0x84>)
 8008fbe:	681e      	ldr	r6, [r3, #0]
 8008fc0:	69b3      	ldr	r3, [r6, #24]
 8008fc2:	b913      	cbnz	r3, 8008fca <__sfp+0x16>
 8008fc4:	4630      	mov	r0, r6
 8008fc6:	f7ff ffbd 	bl	8008f44 <__sinit>
 8008fca:	3648      	adds	r6, #72	; 0x48
 8008fcc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008fd0:	3b01      	subs	r3, #1
 8008fd2:	d503      	bpl.n	8008fdc <__sfp+0x28>
 8008fd4:	6833      	ldr	r3, [r6, #0]
 8008fd6:	b30b      	cbz	r3, 800901c <__sfp+0x68>
 8008fd8:	6836      	ldr	r6, [r6, #0]
 8008fda:	e7f7      	b.n	8008fcc <__sfp+0x18>
 8008fdc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008fe0:	b9d5      	cbnz	r5, 8009018 <__sfp+0x64>
 8008fe2:	4b16      	ldr	r3, [pc, #88]	; (800903c <__sfp+0x88>)
 8008fe4:	60e3      	str	r3, [r4, #12]
 8008fe6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008fea:	6665      	str	r5, [r4, #100]	; 0x64
 8008fec:	f000 f847 	bl	800907e <__retarget_lock_init_recursive>
 8008ff0:	f7ff ff96 	bl	8008f20 <__sfp_lock_release>
 8008ff4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008ff8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ffc:	6025      	str	r5, [r4, #0]
 8008ffe:	61a5      	str	r5, [r4, #24]
 8009000:	2208      	movs	r2, #8
 8009002:	4629      	mov	r1, r5
 8009004:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009008:	f7ff fe4e 	bl	8008ca8 <memset>
 800900c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009010:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009014:	4620      	mov	r0, r4
 8009016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009018:	3468      	adds	r4, #104	; 0x68
 800901a:	e7d9      	b.n	8008fd0 <__sfp+0x1c>
 800901c:	2104      	movs	r1, #4
 800901e:	4638      	mov	r0, r7
 8009020:	f7ff ff62 	bl	8008ee8 <__sfmoreglue>
 8009024:	4604      	mov	r4, r0
 8009026:	6030      	str	r0, [r6, #0]
 8009028:	2800      	cmp	r0, #0
 800902a:	d1d5      	bne.n	8008fd8 <__sfp+0x24>
 800902c:	f7ff ff78 	bl	8008f20 <__sfp_lock_release>
 8009030:	230c      	movs	r3, #12
 8009032:	603b      	str	r3, [r7, #0]
 8009034:	e7ee      	b.n	8009014 <__sfp+0x60>
 8009036:	bf00      	nop
 8009038:	0800a498 	.word	0x0800a498
 800903c:	ffff0001 	.word	0xffff0001

08009040 <_fwalk_reent>:
 8009040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009044:	4606      	mov	r6, r0
 8009046:	4688      	mov	r8, r1
 8009048:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800904c:	2700      	movs	r7, #0
 800904e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009052:	f1b9 0901 	subs.w	r9, r9, #1
 8009056:	d505      	bpl.n	8009064 <_fwalk_reent+0x24>
 8009058:	6824      	ldr	r4, [r4, #0]
 800905a:	2c00      	cmp	r4, #0
 800905c:	d1f7      	bne.n	800904e <_fwalk_reent+0xe>
 800905e:	4638      	mov	r0, r7
 8009060:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009064:	89ab      	ldrh	r3, [r5, #12]
 8009066:	2b01      	cmp	r3, #1
 8009068:	d907      	bls.n	800907a <_fwalk_reent+0x3a>
 800906a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800906e:	3301      	adds	r3, #1
 8009070:	d003      	beq.n	800907a <_fwalk_reent+0x3a>
 8009072:	4629      	mov	r1, r5
 8009074:	4630      	mov	r0, r6
 8009076:	47c0      	blx	r8
 8009078:	4307      	orrs	r7, r0
 800907a:	3568      	adds	r5, #104	; 0x68
 800907c:	e7e9      	b.n	8009052 <_fwalk_reent+0x12>

0800907e <__retarget_lock_init_recursive>:
 800907e:	4770      	bx	lr

08009080 <__retarget_lock_acquire_recursive>:
 8009080:	4770      	bx	lr

08009082 <__retarget_lock_release_recursive>:
 8009082:	4770      	bx	lr

08009084 <sbrk_aligned>:
 8009084:	b570      	push	{r4, r5, r6, lr}
 8009086:	4e0e      	ldr	r6, [pc, #56]	; (80090c0 <sbrk_aligned+0x3c>)
 8009088:	460c      	mov	r4, r1
 800908a:	6831      	ldr	r1, [r6, #0]
 800908c:	4605      	mov	r5, r0
 800908e:	b911      	cbnz	r1, 8009096 <sbrk_aligned+0x12>
 8009090:	f000 fd1e 	bl	8009ad0 <_sbrk_r>
 8009094:	6030      	str	r0, [r6, #0]
 8009096:	4621      	mov	r1, r4
 8009098:	4628      	mov	r0, r5
 800909a:	f000 fd19 	bl	8009ad0 <_sbrk_r>
 800909e:	1c43      	adds	r3, r0, #1
 80090a0:	d00a      	beq.n	80090b8 <sbrk_aligned+0x34>
 80090a2:	1cc4      	adds	r4, r0, #3
 80090a4:	f024 0403 	bic.w	r4, r4, #3
 80090a8:	42a0      	cmp	r0, r4
 80090aa:	d007      	beq.n	80090bc <sbrk_aligned+0x38>
 80090ac:	1a21      	subs	r1, r4, r0
 80090ae:	4628      	mov	r0, r5
 80090b0:	f000 fd0e 	bl	8009ad0 <_sbrk_r>
 80090b4:	3001      	adds	r0, #1
 80090b6:	d101      	bne.n	80090bc <sbrk_aligned+0x38>
 80090b8:	f04f 34ff 	mov.w	r4, #4294967295
 80090bc:	4620      	mov	r0, r4
 80090be:	bd70      	pop	{r4, r5, r6, pc}
 80090c0:	20002380 	.word	0x20002380

080090c4 <_malloc_r>:
 80090c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090c8:	1ccd      	adds	r5, r1, #3
 80090ca:	f025 0503 	bic.w	r5, r5, #3
 80090ce:	3508      	adds	r5, #8
 80090d0:	2d0c      	cmp	r5, #12
 80090d2:	bf38      	it	cc
 80090d4:	250c      	movcc	r5, #12
 80090d6:	2d00      	cmp	r5, #0
 80090d8:	4607      	mov	r7, r0
 80090da:	db01      	blt.n	80090e0 <_malloc_r+0x1c>
 80090dc:	42a9      	cmp	r1, r5
 80090de:	d905      	bls.n	80090ec <_malloc_r+0x28>
 80090e0:	230c      	movs	r3, #12
 80090e2:	603b      	str	r3, [r7, #0]
 80090e4:	2600      	movs	r6, #0
 80090e6:	4630      	mov	r0, r6
 80090e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090ec:	4e2e      	ldr	r6, [pc, #184]	; (80091a8 <_malloc_r+0xe4>)
 80090ee:	f000 ff79 	bl	8009fe4 <__malloc_lock>
 80090f2:	6833      	ldr	r3, [r6, #0]
 80090f4:	461c      	mov	r4, r3
 80090f6:	bb34      	cbnz	r4, 8009146 <_malloc_r+0x82>
 80090f8:	4629      	mov	r1, r5
 80090fa:	4638      	mov	r0, r7
 80090fc:	f7ff ffc2 	bl	8009084 <sbrk_aligned>
 8009100:	1c43      	adds	r3, r0, #1
 8009102:	4604      	mov	r4, r0
 8009104:	d14d      	bne.n	80091a2 <_malloc_r+0xde>
 8009106:	6834      	ldr	r4, [r6, #0]
 8009108:	4626      	mov	r6, r4
 800910a:	2e00      	cmp	r6, #0
 800910c:	d140      	bne.n	8009190 <_malloc_r+0xcc>
 800910e:	6823      	ldr	r3, [r4, #0]
 8009110:	4631      	mov	r1, r6
 8009112:	4638      	mov	r0, r7
 8009114:	eb04 0803 	add.w	r8, r4, r3
 8009118:	f000 fcda 	bl	8009ad0 <_sbrk_r>
 800911c:	4580      	cmp	r8, r0
 800911e:	d13a      	bne.n	8009196 <_malloc_r+0xd2>
 8009120:	6821      	ldr	r1, [r4, #0]
 8009122:	3503      	adds	r5, #3
 8009124:	1a6d      	subs	r5, r5, r1
 8009126:	f025 0503 	bic.w	r5, r5, #3
 800912a:	3508      	adds	r5, #8
 800912c:	2d0c      	cmp	r5, #12
 800912e:	bf38      	it	cc
 8009130:	250c      	movcc	r5, #12
 8009132:	4629      	mov	r1, r5
 8009134:	4638      	mov	r0, r7
 8009136:	f7ff ffa5 	bl	8009084 <sbrk_aligned>
 800913a:	3001      	adds	r0, #1
 800913c:	d02b      	beq.n	8009196 <_malloc_r+0xd2>
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	442b      	add	r3, r5
 8009142:	6023      	str	r3, [r4, #0]
 8009144:	e00e      	b.n	8009164 <_malloc_r+0xa0>
 8009146:	6822      	ldr	r2, [r4, #0]
 8009148:	1b52      	subs	r2, r2, r5
 800914a:	d41e      	bmi.n	800918a <_malloc_r+0xc6>
 800914c:	2a0b      	cmp	r2, #11
 800914e:	d916      	bls.n	800917e <_malloc_r+0xba>
 8009150:	1961      	adds	r1, r4, r5
 8009152:	42a3      	cmp	r3, r4
 8009154:	6025      	str	r5, [r4, #0]
 8009156:	bf18      	it	ne
 8009158:	6059      	strne	r1, [r3, #4]
 800915a:	6863      	ldr	r3, [r4, #4]
 800915c:	bf08      	it	eq
 800915e:	6031      	streq	r1, [r6, #0]
 8009160:	5162      	str	r2, [r4, r5]
 8009162:	604b      	str	r3, [r1, #4]
 8009164:	4638      	mov	r0, r7
 8009166:	f104 060b 	add.w	r6, r4, #11
 800916a:	f000 ff41 	bl	8009ff0 <__malloc_unlock>
 800916e:	f026 0607 	bic.w	r6, r6, #7
 8009172:	1d23      	adds	r3, r4, #4
 8009174:	1af2      	subs	r2, r6, r3
 8009176:	d0b6      	beq.n	80090e6 <_malloc_r+0x22>
 8009178:	1b9b      	subs	r3, r3, r6
 800917a:	50a3      	str	r3, [r4, r2]
 800917c:	e7b3      	b.n	80090e6 <_malloc_r+0x22>
 800917e:	6862      	ldr	r2, [r4, #4]
 8009180:	42a3      	cmp	r3, r4
 8009182:	bf0c      	ite	eq
 8009184:	6032      	streq	r2, [r6, #0]
 8009186:	605a      	strne	r2, [r3, #4]
 8009188:	e7ec      	b.n	8009164 <_malloc_r+0xa0>
 800918a:	4623      	mov	r3, r4
 800918c:	6864      	ldr	r4, [r4, #4]
 800918e:	e7b2      	b.n	80090f6 <_malloc_r+0x32>
 8009190:	4634      	mov	r4, r6
 8009192:	6876      	ldr	r6, [r6, #4]
 8009194:	e7b9      	b.n	800910a <_malloc_r+0x46>
 8009196:	230c      	movs	r3, #12
 8009198:	603b      	str	r3, [r7, #0]
 800919a:	4638      	mov	r0, r7
 800919c:	f000 ff28 	bl	8009ff0 <__malloc_unlock>
 80091a0:	e7a1      	b.n	80090e6 <_malloc_r+0x22>
 80091a2:	6025      	str	r5, [r4, #0]
 80091a4:	e7de      	b.n	8009164 <_malloc_r+0xa0>
 80091a6:	bf00      	nop
 80091a8:	2000237c 	.word	0x2000237c

080091ac <__ssputs_r>:
 80091ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091b0:	688e      	ldr	r6, [r1, #8]
 80091b2:	429e      	cmp	r6, r3
 80091b4:	4682      	mov	sl, r0
 80091b6:	460c      	mov	r4, r1
 80091b8:	4690      	mov	r8, r2
 80091ba:	461f      	mov	r7, r3
 80091bc:	d838      	bhi.n	8009230 <__ssputs_r+0x84>
 80091be:	898a      	ldrh	r2, [r1, #12]
 80091c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80091c4:	d032      	beq.n	800922c <__ssputs_r+0x80>
 80091c6:	6825      	ldr	r5, [r4, #0]
 80091c8:	6909      	ldr	r1, [r1, #16]
 80091ca:	eba5 0901 	sub.w	r9, r5, r1
 80091ce:	6965      	ldr	r5, [r4, #20]
 80091d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80091d8:	3301      	adds	r3, #1
 80091da:	444b      	add	r3, r9
 80091dc:	106d      	asrs	r5, r5, #1
 80091de:	429d      	cmp	r5, r3
 80091e0:	bf38      	it	cc
 80091e2:	461d      	movcc	r5, r3
 80091e4:	0553      	lsls	r3, r2, #21
 80091e6:	d531      	bpl.n	800924c <__ssputs_r+0xa0>
 80091e8:	4629      	mov	r1, r5
 80091ea:	f7ff ff6b 	bl	80090c4 <_malloc_r>
 80091ee:	4606      	mov	r6, r0
 80091f0:	b950      	cbnz	r0, 8009208 <__ssputs_r+0x5c>
 80091f2:	230c      	movs	r3, #12
 80091f4:	f8ca 3000 	str.w	r3, [sl]
 80091f8:	89a3      	ldrh	r3, [r4, #12]
 80091fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091fe:	81a3      	strh	r3, [r4, #12]
 8009200:	f04f 30ff 	mov.w	r0, #4294967295
 8009204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009208:	6921      	ldr	r1, [r4, #16]
 800920a:	464a      	mov	r2, r9
 800920c:	f7ff fd3e 	bl	8008c8c <memcpy>
 8009210:	89a3      	ldrh	r3, [r4, #12]
 8009212:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009216:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800921a:	81a3      	strh	r3, [r4, #12]
 800921c:	6126      	str	r6, [r4, #16]
 800921e:	6165      	str	r5, [r4, #20]
 8009220:	444e      	add	r6, r9
 8009222:	eba5 0509 	sub.w	r5, r5, r9
 8009226:	6026      	str	r6, [r4, #0]
 8009228:	60a5      	str	r5, [r4, #8]
 800922a:	463e      	mov	r6, r7
 800922c:	42be      	cmp	r6, r7
 800922e:	d900      	bls.n	8009232 <__ssputs_r+0x86>
 8009230:	463e      	mov	r6, r7
 8009232:	6820      	ldr	r0, [r4, #0]
 8009234:	4632      	mov	r2, r6
 8009236:	4641      	mov	r1, r8
 8009238:	f000 feba 	bl	8009fb0 <memmove>
 800923c:	68a3      	ldr	r3, [r4, #8]
 800923e:	1b9b      	subs	r3, r3, r6
 8009240:	60a3      	str	r3, [r4, #8]
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	4433      	add	r3, r6
 8009246:	6023      	str	r3, [r4, #0]
 8009248:	2000      	movs	r0, #0
 800924a:	e7db      	b.n	8009204 <__ssputs_r+0x58>
 800924c:	462a      	mov	r2, r5
 800924e:	f000 ff21 	bl	800a094 <_realloc_r>
 8009252:	4606      	mov	r6, r0
 8009254:	2800      	cmp	r0, #0
 8009256:	d1e1      	bne.n	800921c <__ssputs_r+0x70>
 8009258:	6921      	ldr	r1, [r4, #16]
 800925a:	4650      	mov	r0, sl
 800925c:	f000 fece 	bl	8009ffc <_free_r>
 8009260:	e7c7      	b.n	80091f2 <__ssputs_r+0x46>
	...

08009264 <_svfiprintf_r>:
 8009264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009268:	4698      	mov	r8, r3
 800926a:	898b      	ldrh	r3, [r1, #12]
 800926c:	061b      	lsls	r3, r3, #24
 800926e:	b09d      	sub	sp, #116	; 0x74
 8009270:	4607      	mov	r7, r0
 8009272:	460d      	mov	r5, r1
 8009274:	4614      	mov	r4, r2
 8009276:	d50e      	bpl.n	8009296 <_svfiprintf_r+0x32>
 8009278:	690b      	ldr	r3, [r1, #16]
 800927a:	b963      	cbnz	r3, 8009296 <_svfiprintf_r+0x32>
 800927c:	2140      	movs	r1, #64	; 0x40
 800927e:	f7ff ff21 	bl	80090c4 <_malloc_r>
 8009282:	6028      	str	r0, [r5, #0]
 8009284:	6128      	str	r0, [r5, #16]
 8009286:	b920      	cbnz	r0, 8009292 <_svfiprintf_r+0x2e>
 8009288:	230c      	movs	r3, #12
 800928a:	603b      	str	r3, [r7, #0]
 800928c:	f04f 30ff 	mov.w	r0, #4294967295
 8009290:	e0d1      	b.n	8009436 <_svfiprintf_r+0x1d2>
 8009292:	2340      	movs	r3, #64	; 0x40
 8009294:	616b      	str	r3, [r5, #20]
 8009296:	2300      	movs	r3, #0
 8009298:	9309      	str	r3, [sp, #36]	; 0x24
 800929a:	2320      	movs	r3, #32
 800929c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80092a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80092a4:	2330      	movs	r3, #48	; 0x30
 80092a6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009450 <_svfiprintf_r+0x1ec>
 80092aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80092ae:	f04f 0901 	mov.w	r9, #1
 80092b2:	4623      	mov	r3, r4
 80092b4:	469a      	mov	sl, r3
 80092b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092ba:	b10a      	cbz	r2, 80092c0 <_svfiprintf_r+0x5c>
 80092bc:	2a25      	cmp	r2, #37	; 0x25
 80092be:	d1f9      	bne.n	80092b4 <_svfiprintf_r+0x50>
 80092c0:	ebba 0b04 	subs.w	fp, sl, r4
 80092c4:	d00b      	beq.n	80092de <_svfiprintf_r+0x7a>
 80092c6:	465b      	mov	r3, fp
 80092c8:	4622      	mov	r2, r4
 80092ca:	4629      	mov	r1, r5
 80092cc:	4638      	mov	r0, r7
 80092ce:	f7ff ff6d 	bl	80091ac <__ssputs_r>
 80092d2:	3001      	adds	r0, #1
 80092d4:	f000 80aa 	beq.w	800942c <_svfiprintf_r+0x1c8>
 80092d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092da:	445a      	add	r2, fp
 80092dc:	9209      	str	r2, [sp, #36]	; 0x24
 80092de:	f89a 3000 	ldrb.w	r3, [sl]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f000 80a2 	beq.w	800942c <_svfiprintf_r+0x1c8>
 80092e8:	2300      	movs	r3, #0
 80092ea:	f04f 32ff 	mov.w	r2, #4294967295
 80092ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092f2:	f10a 0a01 	add.w	sl, sl, #1
 80092f6:	9304      	str	r3, [sp, #16]
 80092f8:	9307      	str	r3, [sp, #28]
 80092fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092fe:	931a      	str	r3, [sp, #104]	; 0x68
 8009300:	4654      	mov	r4, sl
 8009302:	2205      	movs	r2, #5
 8009304:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009308:	4851      	ldr	r0, [pc, #324]	; (8009450 <_svfiprintf_r+0x1ec>)
 800930a:	f7f6 ff81 	bl	8000210 <memchr>
 800930e:	9a04      	ldr	r2, [sp, #16]
 8009310:	b9d8      	cbnz	r0, 800934a <_svfiprintf_r+0xe6>
 8009312:	06d0      	lsls	r0, r2, #27
 8009314:	bf44      	itt	mi
 8009316:	2320      	movmi	r3, #32
 8009318:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800931c:	0711      	lsls	r1, r2, #28
 800931e:	bf44      	itt	mi
 8009320:	232b      	movmi	r3, #43	; 0x2b
 8009322:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009326:	f89a 3000 	ldrb.w	r3, [sl]
 800932a:	2b2a      	cmp	r3, #42	; 0x2a
 800932c:	d015      	beq.n	800935a <_svfiprintf_r+0xf6>
 800932e:	9a07      	ldr	r2, [sp, #28]
 8009330:	4654      	mov	r4, sl
 8009332:	2000      	movs	r0, #0
 8009334:	f04f 0c0a 	mov.w	ip, #10
 8009338:	4621      	mov	r1, r4
 800933a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800933e:	3b30      	subs	r3, #48	; 0x30
 8009340:	2b09      	cmp	r3, #9
 8009342:	d94e      	bls.n	80093e2 <_svfiprintf_r+0x17e>
 8009344:	b1b0      	cbz	r0, 8009374 <_svfiprintf_r+0x110>
 8009346:	9207      	str	r2, [sp, #28]
 8009348:	e014      	b.n	8009374 <_svfiprintf_r+0x110>
 800934a:	eba0 0308 	sub.w	r3, r0, r8
 800934e:	fa09 f303 	lsl.w	r3, r9, r3
 8009352:	4313      	orrs	r3, r2
 8009354:	9304      	str	r3, [sp, #16]
 8009356:	46a2      	mov	sl, r4
 8009358:	e7d2      	b.n	8009300 <_svfiprintf_r+0x9c>
 800935a:	9b03      	ldr	r3, [sp, #12]
 800935c:	1d19      	adds	r1, r3, #4
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	9103      	str	r1, [sp, #12]
 8009362:	2b00      	cmp	r3, #0
 8009364:	bfbb      	ittet	lt
 8009366:	425b      	neglt	r3, r3
 8009368:	f042 0202 	orrlt.w	r2, r2, #2
 800936c:	9307      	strge	r3, [sp, #28]
 800936e:	9307      	strlt	r3, [sp, #28]
 8009370:	bfb8      	it	lt
 8009372:	9204      	strlt	r2, [sp, #16]
 8009374:	7823      	ldrb	r3, [r4, #0]
 8009376:	2b2e      	cmp	r3, #46	; 0x2e
 8009378:	d10c      	bne.n	8009394 <_svfiprintf_r+0x130>
 800937a:	7863      	ldrb	r3, [r4, #1]
 800937c:	2b2a      	cmp	r3, #42	; 0x2a
 800937e:	d135      	bne.n	80093ec <_svfiprintf_r+0x188>
 8009380:	9b03      	ldr	r3, [sp, #12]
 8009382:	1d1a      	adds	r2, r3, #4
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	9203      	str	r2, [sp, #12]
 8009388:	2b00      	cmp	r3, #0
 800938a:	bfb8      	it	lt
 800938c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009390:	3402      	adds	r4, #2
 8009392:	9305      	str	r3, [sp, #20]
 8009394:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009460 <_svfiprintf_r+0x1fc>
 8009398:	7821      	ldrb	r1, [r4, #0]
 800939a:	2203      	movs	r2, #3
 800939c:	4650      	mov	r0, sl
 800939e:	f7f6 ff37 	bl	8000210 <memchr>
 80093a2:	b140      	cbz	r0, 80093b6 <_svfiprintf_r+0x152>
 80093a4:	2340      	movs	r3, #64	; 0x40
 80093a6:	eba0 000a 	sub.w	r0, r0, sl
 80093aa:	fa03 f000 	lsl.w	r0, r3, r0
 80093ae:	9b04      	ldr	r3, [sp, #16]
 80093b0:	4303      	orrs	r3, r0
 80093b2:	3401      	adds	r4, #1
 80093b4:	9304      	str	r3, [sp, #16]
 80093b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093ba:	4826      	ldr	r0, [pc, #152]	; (8009454 <_svfiprintf_r+0x1f0>)
 80093bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093c0:	2206      	movs	r2, #6
 80093c2:	f7f6 ff25 	bl	8000210 <memchr>
 80093c6:	2800      	cmp	r0, #0
 80093c8:	d038      	beq.n	800943c <_svfiprintf_r+0x1d8>
 80093ca:	4b23      	ldr	r3, [pc, #140]	; (8009458 <_svfiprintf_r+0x1f4>)
 80093cc:	bb1b      	cbnz	r3, 8009416 <_svfiprintf_r+0x1b2>
 80093ce:	9b03      	ldr	r3, [sp, #12]
 80093d0:	3307      	adds	r3, #7
 80093d2:	f023 0307 	bic.w	r3, r3, #7
 80093d6:	3308      	adds	r3, #8
 80093d8:	9303      	str	r3, [sp, #12]
 80093da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093dc:	4433      	add	r3, r6
 80093de:	9309      	str	r3, [sp, #36]	; 0x24
 80093e0:	e767      	b.n	80092b2 <_svfiprintf_r+0x4e>
 80093e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80093e6:	460c      	mov	r4, r1
 80093e8:	2001      	movs	r0, #1
 80093ea:	e7a5      	b.n	8009338 <_svfiprintf_r+0xd4>
 80093ec:	2300      	movs	r3, #0
 80093ee:	3401      	adds	r4, #1
 80093f0:	9305      	str	r3, [sp, #20]
 80093f2:	4619      	mov	r1, r3
 80093f4:	f04f 0c0a 	mov.w	ip, #10
 80093f8:	4620      	mov	r0, r4
 80093fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093fe:	3a30      	subs	r2, #48	; 0x30
 8009400:	2a09      	cmp	r2, #9
 8009402:	d903      	bls.n	800940c <_svfiprintf_r+0x1a8>
 8009404:	2b00      	cmp	r3, #0
 8009406:	d0c5      	beq.n	8009394 <_svfiprintf_r+0x130>
 8009408:	9105      	str	r1, [sp, #20]
 800940a:	e7c3      	b.n	8009394 <_svfiprintf_r+0x130>
 800940c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009410:	4604      	mov	r4, r0
 8009412:	2301      	movs	r3, #1
 8009414:	e7f0      	b.n	80093f8 <_svfiprintf_r+0x194>
 8009416:	ab03      	add	r3, sp, #12
 8009418:	9300      	str	r3, [sp, #0]
 800941a:	462a      	mov	r2, r5
 800941c:	4b0f      	ldr	r3, [pc, #60]	; (800945c <_svfiprintf_r+0x1f8>)
 800941e:	a904      	add	r1, sp, #16
 8009420:	4638      	mov	r0, r7
 8009422:	f3af 8000 	nop.w
 8009426:	1c42      	adds	r2, r0, #1
 8009428:	4606      	mov	r6, r0
 800942a:	d1d6      	bne.n	80093da <_svfiprintf_r+0x176>
 800942c:	89ab      	ldrh	r3, [r5, #12]
 800942e:	065b      	lsls	r3, r3, #25
 8009430:	f53f af2c 	bmi.w	800928c <_svfiprintf_r+0x28>
 8009434:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009436:	b01d      	add	sp, #116	; 0x74
 8009438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800943c:	ab03      	add	r3, sp, #12
 800943e:	9300      	str	r3, [sp, #0]
 8009440:	462a      	mov	r2, r5
 8009442:	4b06      	ldr	r3, [pc, #24]	; (800945c <_svfiprintf_r+0x1f8>)
 8009444:	a904      	add	r1, sp, #16
 8009446:	4638      	mov	r0, r7
 8009448:	f000 f9d4 	bl	80097f4 <_printf_i>
 800944c:	e7eb      	b.n	8009426 <_svfiprintf_r+0x1c2>
 800944e:	bf00      	nop
 8009450:	0800a4fc 	.word	0x0800a4fc
 8009454:	0800a506 	.word	0x0800a506
 8009458:	00000000 	.word	0x00000000
 800945c:	080091ad 	.word	0x080091ad
 8009460:	0800a502 	.word	0x0800a502

08009464 <__sfputc_r>:
 8009464:	6893      	ldr	r3, [r2, #8]
 8009466:	3b01      	subs	r3, #1
 8009468:	2b00      	cmp	r3, #0
 800946a:	b410      	push	{r4}
 800946c:	6093      	str	r3, [r2, #8]
 800946e:	da08      	bge.n	8009482 <__sfputc_r+0x1e>
 8009470:	6994      	ldr	r4, [r2, #24]
 8009472:	42a3      	cmp	r3, r4
 8009474:	db01      	blt.n	800947a <__sfputc_r+0x16>
 8009476:	290a      	cmp	r1, #10
 8009478:	d103      	bne.n	8009482 <__sfputc_r+0x1e>
 800947a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800947e:	f000 bb7b 	b.w	8009b78 <__swbuf_r>
 8009482:	6813      	ldr	r3, [r2, #0]
 8009484:	1c58      	adds	r0, r3, #1
 8009486:	6010      	str	r0, [r2, #0]
 8009488:	7019      	strb	r1, [r3, #0]
 800948a:	4608      	mov	r0, r1
 800948c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009490:	4770      	bx	lr

08009492 <__sfputs_r>:
 8009492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009494:	4606      	mov	r6, r0
 8009496:	460f      	mov	r7, r1
 8009498:	4614      	mov	r4, r2
 800949a:	18d5      	adds	r5, r2, r3
 800949c:	42ac      	cmp	r4, r5
 800949e:	d101      	bne.n	80094a4 <__sfputs_r+0x12>
 80094a0:	2000      	movs	r0, #0
 80094a2:	e007      	b.n	80094b4 <__sfputs_r+0x22>
 80094a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094a8:	463a      	mov	r2, r7
 80094aa:	4630      	mov	r0, r6
 80094ac:	f7ff ffda 	bl	8009464 <__sfputc_r>
 80094b0:	1c43      	adds	r3, r0, #1
 80094b2:	d1f3      	bne.n	800949c <__sfputs_r+0xa>
 80094b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080094b8 <_vfiprintf_r>:
 80094b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094bc:	460d      	mov	r5, r1
 80094be:	b09d      	sub	sp, #116	; 0x74
 80094c0:	4614      	mov	r4, r2
 80094c2:	4698      	mov	r8, r3
 80094c4:	4606      	mov	r6, r0
 80094c6:	b118      	cbz	r0, 80094d0 <_vfiprintf_r+0x18>
 80094c8:	6983      	ldr	r3, [r0, #24]
 80094ca:	b90b      	cbnz	r3, 80094d0 <_vfiprintf_r+0x18>
 80094cc:	f7ff fd3a 	bl	8008f44 <__sinit>
 80094d0:	4b89      	ldr	r3, [pc, #548]	; (80096f8 <_vfiprintf_r+0x240>)
 80094d2:	429d      	cmp	r5, r3
 80094d4:	d11b      	bne.n	800950e <_vfiprintf_r+0x56>
 80094d6:	6875      	ldr	r5, [r6, #4]
 80094d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094da:	07d9      	lsls	r1, r3, #31
 80094dc:	d405      	bmi.n	80094ea <_vfiprintf_r+0x32>
 80094de:	89ab      	ldrh	r3, [r5, #12]
 80094e0:	059a      	lsls	r2, r3, #22
 80094e2:	d402      	bmi.n	80094ea <_vfiprintf_r+0x32>
 80094e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094e6:	f7ff fdcb 	bl	8009080 <__retarget_lock_acquire_recursive>
 80094ea:	89ab      	ldrh	r3, [r5, #12]
 80094ec:	071b      	lsls	r3, r3, #28
 80094ee:	d501      	bpl.n	80094f4 <_vfiprintf_r+0x3c>
 80094f0:	692b      	ldr	r3, [r5, #16]
 80094f2:	b9eb      	cbnz	r3, 8009530 <_vfiprintf_r+0x78>
 80094f4:	4629      	mov	r1, r5
 80094f6:	4630      	mov	r0, r6
 80094f8:	f000 fba2 	bl	8009c40 <__swsetup_r>
 80094fc:	b1c0      	cbz	r0, 8009530 <_vfiprintf_r+0x78>
 80094fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009500:	07dc      	lsls	r4, r3, #31
 8009502:	d50e      	bpl.n	8009522 <_vfiprintf_r+0x6a>
 8009504:	f04f 30ff 	mov.w	r0, #4294967295
 8009508:	b01d      	add	sp, #116	; 0x74
 800950a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800950e:	4b7b      	ldr	r3, [pc, #492]	; (80096fc <_vfiprintf_r+0x244>)
 8009510:	429d      	cmp	r5, r3
 8009512:	d101      	bne.n	8009518 <_vfiprintf_r+0x60>
 8009514:	68b5      	ldr	r5, [r6, #8]
 8009516:	e7df      	b.n	80094d8 <_vfiprintf_r+0x20>
 8009518:	4b79      	ldr	r3, [pc, #484]	; (8009700 <_vfiprintf_r+0x248>)
 800951a:	429d      	cmp	r5, r3
 800951c:	bf08      	it	eq
 800951e:	68f5      	ldreq	r5, [r6, #12]
 8009520:	e7da      	b.n	80094d8 <_vfiprintf_r+0x20>
 8009522:	89ab      	ldrh	r3, [r5, #12]
 8009524:	0598      	lsls	r0, r3, #22
 8009526:	d4ed      	bmi.n	8009504 <_vfiprintf_r+0x4c>
 8009528:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800952a:	f7ff fdaa 	bl	8009082 <__retarget_lock_release_recursive>
 800952e:	e7e9      	b.n	8009504 <_vfiprintf_r+0x4c>
 8009530:	2300      	movs	r3, #0
 8009532:	9309      	str	r3, [sp, #36]	; 0x24
 8009534:	2320      	movs	r3, #32
 8009536:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800953a:	f8cd 800c 	str.w	r8, [sp, #12]
 800953e:	2330      	movs	r3, #48	; 0x30
 8009540:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009704 <_vfiprintf_r+0x24c>
 8009544:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009548:	f04f 0901 	mov.w	r9, #1
 800954c:	4623      	mov	r3, r4
 800954e:	469a      	mov	sl, r3
 8009550:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009554:	b10a      	cbz	r2, 800955a <_vfiprintf_r+0xa2>
 8009556:	2a25      	cmp	r2, #37	; 0x25
 8009558:	d1f9      	bne.n	800954e <_vfiprintf_r+0x96>
 800955a:	ebba 0b04 	subs.w	fp, sl, r4
 800955e:	d00b      	beq.n	8009578 <_vfiprintf_r+0xc0>
 8009560:	465b      	mov	r3, fp
 8009562:	4622      	mov	r2, r4
 8009564:	4629      	mov	r1, r5
 8009566:	4630      	mov	r0, r6
 8009568:	f7ff ff93 	bl	8009492 <__sfputs_r>
 800956c:	3001      	adds	r0, #1
 800956e:	f000 80aa 	beq.w	80096c6 <_vfiprintf_r+0x20e>
 8009572:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009574:	445a      	add	r2, fp
 8009576:	9209      	str	r2, [sp, #36]	; 0x24
 8009578:	f89a 3000 	ldrb.w	r3, [sl]
 800957c:	2b00      	cmp	r3, #0
 800957e:	f000 80a2 	beq.w	80096c6 <_vfiprintf_r+0x20e>
 8009582:	2300      	movs	r3, #0
 8009584:	f04f 32ff 	mov.w	r2, #4294967295
 8009588:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800958c:	f10a 0a01 	add.w	sl, sl, #1
 8009590:	9304      	str	r3, [sp, #16]
 8009592:	9307      	str	r3, [sp, #28]
 8009594:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009598:	931a      	str	r3, [sp, #104]	; 0x68
 800959a:	4654      	mov	r4, sl
 800959c:	2205      	movs	r2, #5
 800959e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095a2:	4858      	ldr	r0, [pc, #352]	; (8009704 <_vfiprintf_r+0x24c>)
 80095a4:	f7f6 fe34 	bl	8000210 <memchr>
 80095a8:	9a04      	ldr	r2, [sp, #16]
 80095aa:	b9d8      	cbnz	r0, 80095e4 <_vfiprintf_r+0x12c>
 80095ac:	06d1      	lsls	r1, r2, #27
 80095ae:	bf44      	itt	mi
 80095b0:	2320      	movmi	r3, #32
 80095b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095b6:	0713      	lsls	r3, r2, #28
 80095b8:	bf44      	itt	mi
 80095ba:	232b      	movmi	r3, #43	; 0x2b
 80095bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095c0:	f89a 3000 	ldrb.w	r3, [sl]
 80095c4:	2b2a      	cmp	r3, #42	; 0x2a
 80095c6:	d015      	beq.n	80095f4 <_vfiprintf_r+0x13c>
 80095c8:	9a07      	ldr	r2, [sp, #28]
 80095ca:	4654      	mov	r4, sl
 80095cc:	2000      	movs	r0, #0
 80095ce:	f04f 0c0a 	mov.w	ip, #10
 80095d2:	4621      	mov	r1, r4
 80095d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095d8:	3b30      	subs	r3, #48	; 0x30
 80095da:	2b09      	cmp	r3, #9
 80095dc:	d94e      	bls.n	800967c <_vfiprintf_r+0x1c4>
 80095de:	b1b0      	cbz	r0, 800960e <_vfiprintf_r+0x156>
 80095e0:	9207      	str	r2, [sp, #28]
 80095e2:	e014      	b.n	800960e <_vfiprintf_r+0x156>
 80095e4:	eba0 0308 	sub.w	r3, r0, r8
 80095e8:	fa09 f303 	lsl.w	r3, r9, r3
 80095ec:	4313      	orrs	r3, r2
 80095ee:	9304      	str	r3, [sp, #16]
 80095f0:	46a2      	mov	sl, r4
 80095f2:	e7d2      	b.n	800959a <_vfiprintf_r+0xe2>
 80095f4:	9b03      	ldr	r3, [sp, #12]
 80095f6:	1d19      	adds	r1, r3, #4
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	9103      	str	r1, [sp, #12]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	bfbb      	ittet	lt
 8009600:	425b      	neglt	r3, r3
 8009602:	f042 0202 	orrlt.w	r2, r2, #2
 8009606:	9307      	strge	r3, [sp, #28]
 8009608:	9307      	strlt	r3, [sp, #28]
 800960a:	bfb8      	it	lt
 800960c:	9204      	strlt	r2, [sp, #16]
 800960e:	7823      	ldrb	r3, [r4, #0]
 8009610:	2b2e      	cmp	r3, #46	; 0x2e
 8009612:	d10c      	bne.n	800962e <_vfiprintf_r+0x176>
 8009614:	7863      	ldrb	r3, [r4, #1]
 8009616:	2b2a      	cmp	r3, #42	; 0x2a
 8009618:	d135      	bne.n	8009686 <_vfiprintf_r+0x1ce>
 800961a:	9b03      	ldr	r3, [sp, #12]
 800961c:	1d1a      	adds	r2, r3, #4
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	9203      	str	r2, [sp, #12]
 8009622:	2b00      	cmp	r3, #0
 8009624:	bfb8      	it	lt
 8009626:	f04f 33ff 	movlt.w	r3, #4294967295
 800962a:	3402      	adds	r4, #2
 800962c:	9305      	str	r3, [sp, #20]
 800962e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009714 <_vfiprintf_r+0x25c>
 8009632:	7821      	ldrb	r1, [r4, #0]
 8009634:	2203      	movs	r2, #3
 8009636:	4650      	mov	r0, sl
 8009638:	f7f6 fdea 	bl	8000210 <memchr>
 800963c:	b140      	cbz	r0, 8009650 <_vfiprintf_r+0x198>
 800963e:	2340      	movs	r3, #64	; 0x40
 8009640:	eba0 000a 	sub.w	r0, r0, sl
 8009644:	fa03 f000 	lsl.w	r0, r3, r0
 8009648:	9b04      	ldr	r3, [sp, #16]
 800964a:	4303      	orrs	r3, r0
 800964c:	3401      	adds	r4, #1
 800964e:	9304      	str	r3, [sp, #16]
 8009650:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009654:	482c      	ldr	r0, [pc, #176]	; (8009708 <_vfiprintf_r+0x250>)
 8009656:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800965a:	2206      	movs	r2, #6
 800965c:	f7f6 fdd8 	bl	8000210 <memchr>
 8009660:	2800      	cmp	r0, #0
 8009662:	d03f      	beq.n	80096e4 <_vfiprintf_r+0x22c>
 8009664:	4b29      	ldr	r3, [pc, #164]	; (800970c <_vfiprintf_r+0x254>)
 8009666:	bb1b      	cbnz	r3, 80096b0 <_vfiprintf_r+0x1f8>
 8009668:	9b03      	ldr	r3, [sp, #12]
 800966a:	3307      	adds	r3, #7
 800966c:	f023 0307 	bic.w	r3, r3, #7
 8009670:	3308      	adds	r3, #8
 8009672:	9303      	str	r3, [sp, #12]
 8009674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009676:	443b      	add	r3, r7
 8009678:	9309      	str	r3, [sp, #36]	; 0x24
 800967a:	e767      	b.n	800954c <_vfiprintf_r+0x94>
 800967c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009680:	460c      	mov	r4, r1
 8009682:	2001      	movs	r0, #1
 8009684:	e7a5      	b.n	80095d2 <_vfiprintf_r+0x11a>
 8009686:	2300      	movs	r3, #0
 8009688:	3401      	adds	r4, #1
 800968a:	9305      	str	r3, [sp, #20]
 800968c:	4619      	mov	r1, r3
 800968e:	f04f 0c0a 	mov.w	ip, #10
 8009692:	4620      	mov	r0, r4
 8009694:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009698:	3a30      	subs	r2, #48	; 0x30
 800969a:	2a09      	cmp	r2, #9
 800969c:	d903      	bls.n	80096a6 <_vfiprintf_r+0x1ee>
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d0c5      	beq.n	800962e <_vfiprintf_r+0x176>
 80096a2:	9105      	str	r1, [sp, #20]
 80096a4:	e7c3      	b.n	800962e <_vfiprintf_r+0x176>
 80096a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80096aa:	4604      	mov	r4, r0
 80096ac:	2301      	movs	r3, #1
 80096ae:	e7f0      	b.n	8009692 <_vfiprintf_r+0x1da>
 80096b0:	ab03      	add	r3, sp, #12
 80096b2:	9300      	str	r3, [sp, #0]
 80096b4:	462a      	mov	r2, r5
 80096b6:	4b16      	ldr	r3, [pc, #88]	; (8009710 <_vfiprintf_r+0x258>)
 80096b8:	a904      	add	r1, sp, #16
 80096ba:	4630      	mov	r0, r6
 80096bc:	f3af 8000 	nop.w
 80096c0:	4607      	mov	r7, r0
 80096c2:	1c78      	adds	r0, r7, #1
 80096c4:	d1d6      	bne.n	8009674 <_vfiprintf_r+0x1bc>
 80096c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096c8:	07d9      	lsls	r1, r3, #31
 80096ca:	d405      	bmi.n	80096d8 <_vfiprintf_r+0x220>
 80096cc:	89ab      	ldrh	r3, [r5, #12]
 80096ce:	059a      	lsls	r2, r3, #22
 80096d0:	d402      	bmi.n	80096d8 <_vfiprintf_r+0x220>
 80096d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096d4:	f7ff fcd5 	bl	8009082 <__retarget_lock_release_recursive>
 80096d8:	89ab      	ldrh	r3, [r5, #12]
 80096da:	065b      	lsls	r3, r3, #25
 80096dc:	f53f af12 	bmi.w	8009504 <_vfiprintf_r+0x4c>
 80096e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096e2:	e711      	b.n	8009508 <_vfiprintf_r+0x50>
 80096e4:	ab03      	add	r3, sp, #12
 80096e6:	9300      	str	r3, [sp, #0]
 80096e8:	462a      	mov	r2, r5
 80096ea:	4b09      	ldr	r3, [pc, #36]	; (8009710 <_vfiprintf_r+0x258>)
 80096ec:	a904      	add	r1, sp, #16
 80096ee:	4630      	mov	r0, r6
 80096f0:	f000 f880 	bl	80097f4 <_printf_i>
 80096f4:	e7e4      	b.n	80096c0 <_vfiprintf_r+0x208>
 80096f6:	bf00      	nop
 80096f8:	0800a4bc 	.word	0x0800a4bc
 80096fc:	0800a4dc 	.word	0x0800a4dc
 8009700:	0800a49c 	.word	0x0800a49c
 8009704:	0800a4fc 	.word	0x0800a4fc
 8009708:	0800a506 	.word	0x0800a506
 800970c:	00000000 	.word	0x00000000
 8009710:	08009493 	.word	0x08009493
 8009714:	0800a502 	.word	0x0800a502

08009718 <_printf_common>:
 8009718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800971c:	4616      	mov	r6, r2
 800971e:	4699      	mov	r9, r3
 8009720:	688a      	ldr	r2, [r1, #8]
 8009722:	690b      	ldr	r3, [r1, #16]
 8009724:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009728:	4293      	cmp	r3, r2
 800972a:	bfb8      	it	lt
 800972c:	4613      	movlt	r3, r2
 800972e:	6033      	str	r3, [r6, #0]
 8009730:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009734:	4607      	mov	r7, r0
 8009736:	460c      	mov	r4, r1
 8009738:	b10a      	cbz	r2, 800973e <_printf_common+0x26>
 800973a:	3301      	adds	r3, #1
 800973c:	6033      	str	r3, [r6, #0]
 800973e:	6823      	ldr	r3, [r4, #0]
 8009740:	0699      	lsls	r1, r3, #26
 8009742:	bf42      	ittt	mi
 8009744:	6833      	ldrmi	r3, [r6, #0]
 8009746:	3302      	addmi	r3, #2
 8009748:	6033      	strmi	r3, [r6, #0]
 800974a:	6825      	ldr	r5, [r4, #0]
 800974c:	f015 0506 	ands.w	r5, r5, #6
 8009750:	d106      	bne.n	8009760 <_printf_common+0x48>
 8009752:	f104 0a19 	add.w	sl, r4, #25
 8009756:	68e3      	ldr	r3, [r4, #12]
 8009758:	6832      	ldr	r2, [r6, #0]
 800975a:	1a9b      	subs	r3, r3, r2
 800975c:	42ab      	cmp	r3, r5
 800975e:	dc26      	bgt.n	80097ae <_printf_common+0x96>
 8009760:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009764:	1e13      	subs	r3, r2, #0
 8009766:	6822      	ldr	r2, [r4, #0]
 8009768:	bf18      	it	ne
 800976a:	2301      	movne	r3, #1
 800976c:	0692      	lsls	r2, r2, #26
 800976e:	d42b      	bmi.n	80097c8 <_printf_common+0xb0>
 8009770:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009774:	4649      	mov	r1, r9
 8009776:	4638      	mov	r0, r7
 8009778:	47c0      	blx	r8
 800977a:	3001      	adds	r0, #1
 800977c:	d01e      	beq.n	80097bc <_printf_common+0xa4>
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	68e5      	ldr	r5, [r4, #12]
 8009782:	6832      	ldr	r2, [r6, #0]
 8009784:	f003 0306 	and.w	r3, r3, #6
 8009788:	2b04      	cmp	r3, #4
 800978a:	bf08      	it	eq
 800978c:	1aad      	subeq	r5, r5, r2
 800978e:	68a3      	ldr	r3, [r4, #8]
 8009790:	6922      	ldr	r2, [r4, #16]
 8009792:	bf0c      	ite	eq
 8009794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009798:	2500      	movne	r5, #0
 800979a:	4293      	cmp	r3, r2
 800979c:	bfc4      	itt	gt
 800979e:	1a9b      	subgt	r3, r3, r2
 80097a0:	18ed      	addgt	r5, r5, r3
 80097a2:	2600      	movs	r6, #0
 80097a4:	341a      	adds	r4, #26
 80097a6:	42b5      	cmp	r5, r6
 80097a8:	d11a      	bne.n	80097e0 <_printf_common+0xc8>
 80097aa:	2000      	movs	r0, #0
 80097ac:	e008      	b.n	80097c0 <_printf_common+0xa8>
 80097ae:	2301      	movs	r3, #1
 80097b0:	4652      	mov	r2, sl
 80097b2:	4649      	mov	r1, r9
 80097b4:	4638      	mov	r0, r7
 80097b6:	47c0      	blx	r8
 80097b8:	3001      	adds	r0, #1
 80097ba:	d103      	bne.n	80097c4 <_printf_common+0xac>
 80097bc:	f04f 30ff 	mov.w	r0, #4294967295
 80097c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097c4:	3501      	adds	r5, #1
 80097c6:	e7c6      	b.n	8009756 <_printf_common+0x3e>
 80097c8:	18e1      	adds	r1, r4, r3
 80097ca:	1c5a      	adds	r2, r3, #1
 80097cc:	2030      	movs	r0, #48	; 0x30
 80097ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80097d2:	4422      	add	r2, r4
 80097d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80097d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80097dc:	3302      	adds	r3, #2
 80097de:	e7c7      	b.n	8009770 <_printf_common+0x58>
 80097e0:	2301      	movs	r3, #1
 80097e2:	4622      	mov	r2, r4
 80097e4:	4649      	mov	r1, r9
 80097e6:	4638      	mov	r0, r7
 80097e8:	47c0      	blx	r8
 80097ea:	3001      	adds	r0, #1
 80097ec:	d0e6      	beq.n	80097bc <_printf_common+0xa4>
 80097ee:	3601      	adds	r6, #1
 80097f0:	e7d9      	b.n	80097a6 <_printf_common+0x8e>
	...

080097f4 <_printf_i>:
 80097f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097f8:	7e0f      	ldrb	r7, [r1, #24]
 80097fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80097fc:	2f78      	cmp	r7, #120	; 0x78
 80097fe:	4691      	mov	r9, r2
 8009800:	4680      	mov	r8, r0
 8009802:	460c      	mov	r4, r1
 8009804:	469a      	mov	sl, r3
 8009806:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800980a:	d807      	bhi.n	800981c <_printf_i+0x28>
 800980c:	2f62      	cmp	r7, #98	; 0x62
 800980e:	d80a      	bhi.n	8009826 <_printf_i+0x32>
 8009810:	2f00      	cmp	r7, #0
 8009812:	f000 80d8 	beq.w	80099c6 <_printf_i+0x1d2>
 8009816:	2f58      	cmp	r7, #88	; 0x58
 8009818:	f000 80a3 	beq.w	8009962 <_printf_i+0x16e>
 800981c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009820:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009824:	e03a      	b.n	800989c <_printf_i+0xa8>
 8009826:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800982a:	2b15      	cmp	r3, #21
 800982c:	d8f6      	bhi.n	800981c <_printf_i+0x28>
 800982e:	a101      	add	r1, pc, #4	; (adr r1, 8009834 <_printf_i+0x40>)
 8009830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009834:	0800988d 	.word	0x0800988d
 8009838:	080098a1 	.word	0x080098a1
 800983c:	0800981d 	.word	0x0800981d
 8009840:	0800981d 	.word	0x0800981d
 8009844:	0800981d 	.word	0x0800981d
 8009848:	0800981d 	.word	0x0800981d
 800984c:	080098a1 	.word	0x080098a1
 8009850:	0800981d 	.word	0x0800981d
 8009854:	0800981d 	.word	0x0800981d
 8009858:	0800981d 	.word	0x0800981d
 800985c:	0800981d 	.word	0x0800981d
 8009860:	080099ad 	.word	0x080099ad
 8009864:	080098d1 	.word	0x080098d1
 8009868:	0800998f 	.word	0x0800998f
 800986c:	0800981d 	.word	0x0800981d
 8009870:	0800981d 	.word	0x0800981d
 8009874:	080099cf 	.word	0x080099cf
 8009878:	0800981d 	.word	0x0800981d
 800987c:	080098d1 	.word	0x080098d1
 8009880:	0800981d 	.word	0x0800981d
 8009884:	0800981d 	.word	0x0800981d
 8009888:	08009997 	.word	0x08009997
 800988c:	682b      	ldr	r3, [r5, #0]
 800988e:	1d1a      	adds	r2, r3, #4
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	602a      	str	r2, [r5, #0]
 8009894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009898:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800989c:	2301      	movs	r3, #1
 800989e:	e0a3      	b.n	80099e8 <_printf_i+0x1f4>
 80098a0:	6820      	ldr	r0, [r4, #0]
 80098a2:	6829      	ldr	r1, [r5, #0]
 80098a4:	0606      	lsls	r6, r0, #24
 80098a6:	f101 0304 	add.w	r3, r1, #4
 80098aa:	d50a      	bpl.n	80098c2 <_printf_i+0xce>
 80098ac:	680e      	ldr	r6, [r1, #0]
 80098ae:	602b      	str	r3, [r5, #0]
 80098b0:	2e00      	cmp	r6, #0
 80098b2:	da03      	bge.n	80098bc <_printf_i+0xc8>
 80098b4:	232d      	movs	r3, #45	; 0x2d
 80098b6:	4276      	negs	r6, r6
 80098b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098bc:	485e      	ldr	r0, [pc, #376]	; (8009a38 <_printf_i+0x244>)
 80098be:	230a      	movs	r3, #10
 80098c0:	e019      	b.n	80098f6 <_printf_i+0x102>
 80098c2:	680e      	ldr	r6, [r1, #0]
 80098c4:	602b      	str	r3, [r5, #0]
 80098c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80098ca:	bf18      	it	ne
 80098cc:	b236      	sxthne	r6, r6
 80098ce:	e7ef      	b.n	80098b0 <_printf_i+0xbc>
 80098d0:	682b      	ldr	r3, [r5, #0]
 80098d2:	6820      	ldr	r0, [r4, #0]
 80098d4:	1d19      	adds	r1, r3, #4
 80098d6:	6029      	str	r1, [r5, #0]
 80098d8:	0601      	lsls	r1, r0, #24
 80098da:	d501      	bpl.n	80098e0 <_printf_i+0xec>
 80098dc:	681e      	ldr	r6, [r3, #0]
 80098de:	e002      	b.n	80098e6 <_printf_i+0xf2>
 80098e0:	0646      	lsls	r6, r0, #25
 80098e2:	d5fb      	bpl.n	80098dc <_printf_i+0xe8>
 80098e4:	881e      	ldrh	r6, [r3, #0]
 80098e6:	4854      	ldr	r0, [pc, #336]	; (8009a38 <_printf_i+0x244>)
 80098e8:	2f6f      	cmp	r7, #111	; 0x6f
 80098ea:	bf0c      	ite	eq
 80098ec:	2308      	moveq	r3, #8
 80098ee:	230a      	movne	r3, #10
 80098f0:	2100      	movs	r1, #0
 80098f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80098f6:	6865      	ldr	r5, [r4, #4]
 80098f8:	60a5      	str	r5, [r4, #8]
 80098fa:	2d00      	cmp	r5, #0
 80098fc:	bfa2      	ittt	ge
 80098fe:	6821      	ldrge	r1, [r4, #0]
 8009900:	f021 0104 	bicge.w	r1, r1, #4
 8009904:	6021      	strge	r1, [r4, #0]
 8009906:	b90e      	cbnz	r6, 800990c <_printf_i+0x118>
 8009908:	2d00      	cmp	r5, #0
 800990a:	d04d      	beq.n	80099a8 <_printf_i+0x1b4>
 800990c:	4615      	mov	r5, r2
 800990e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009912:	fb03 6711 	mls	r7, r3, r1, r6
 8009916:	5dc7      	ldrb	r7, [r0, r7]
 8009918:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800991c:	4637      	mov	r7, r6
 800991e:	42bb      	cmp	r3, r7
 8009920:	460e      	mov	r6, r1
 8009922:	d9f4      	bls.n	800990e <_printf_i+0x11a>
 8009924:	2b08      	cmp	r3, #8
 8009926:	d10b      	bne.n	8009940 <_printf_i+0x14c>
 8009928:	6823      	ldr	r3, [r4, #0]
 800992a:	07de      	lsls	r6, r3, #31
 800992c:	d508      	bpl.n	8009940 <_printf_i+0x14c>
 800992e:	6923      	ldr	r3, [r4, #16]
 8009930:	6861      	ldr	r1, [r4, #4]
 8009932:	4299      	cmp	r1, r3
 8009934:	bfde      	ittt	le
 8009936:	2330      	movle	r3, #48	; 0x30
 8009938:	f805 3c01 	strble.w	r3, [r5, #-1]
 800993c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009940:	1b52      	subs	r2, r2, r5
 8009942:	6122      	str	r2, [r4, #16]
 8009944:	f8cd a000 	str.w	sl, [sp]
 8009948:	464b      	mov	r3, r9
 800994a:	aa03      	add	r2, sp, #12
 800994c:	4621      	mov	r1, r4
 800994e:	4640      	mov	r0, r8
 8009950:	f7ff fee2 	bl	8009718 <_printf_common>
 8009954:	3001      	adds	r0, #1
 8009956:	d14c      	bne.n	80099f2 <_printf_i+0x1fe>
 8009958:	f04f 30ff 	mov.w	r0, #4294967295
 800995c:	b004      	add	sp, #16
 800995e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009962:	4835      	ldr	r0, [pc, #212]	; (8009a38 <_printf_i+0x244>)
 8009964:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009968:	6829      	ldr	r1, [r5, #0]
 800996a:	6823      	ldr	r3, [r4, #0]
 800996c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009970:	6029      	str	r1, [r5, #0]
 8009972:	061d      	lsls	r5, r3, #24
 8009974:	d514      	bpl.n	80099a0 <_printf_i+0x1ac>
 8009976:	07df      	lsls	r7, r3, #31
 8009978:	bf44      	itt	mi
 800997a:	f043 0320 	orrmi.w	r3, r3, #32
 800997e:	6023      	strmi	r3, [r4, #0]
 8009980:	b91e      	cbnz	r6, 800998a <_printf_i+0x196>
 8009982:	6823      	ldr	r3, [r4, #0]
 8009984:	f023 0320 	bic.w	r3, r3, #32
 8009988:	6023      	str	r3, [r4, #0]
 800998a:	2310      	movs	r3, #16
 800998c:	e7b0      	b.n	80098f0 <_printf_i+0xfc>
 800998e:	6823      	ldr	r3, [r4, #0]
 8009990:	f043 0320 	orr.w	r3, r3, #32
 8009994:	6023      	str	r3, [r4, #0]
 8009996:	2378      	movs	r3, #120	; 0x78
 8009998:	4828      	ldr	r0, [pc, #160]	; (8009a3c <_printf_i+0x248>)
 800999a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800999e:	e7e3      	b.n	8009968 <_printf_i+0x174>
 80099a0:	0659      	lsls	r1, r3, #25
 80099a2:	bf48      	it	mi
 80099a4:	b2b6      	uxthmi	r6, r6
 80099a6:	e7e6      	b.n	8009976 <_printf_i+0x182>
 80099a8:	4615      	mov	r5, r2
 80099aa:	e7bb      	b.n	8009924 <_printf_i+0x130>
 80099ac:	682b      	ldr	r3, [r5, #0]
 80099ae:	6826      	ldr	r6, [r4, #0]
 80099b0:	6961      	ldr	r1, [r4, #20]
 80099b2:	1d18      	adds	r0, r3, #4
 80099b4:	6028      	str	r0, [r5, #0]
 80099b6:	0635      	lsls	r5, r6, #24
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	d501      	bpl.n	80099c0 <_printf_i+0x1cc>
 80099bc:	6019      	str	r1, [r3, #0]
 80099be:	e002      	b.n	80099c6 <_printf_i+0x1d2>
 80099c0:	0670      	lsls	r0, r6, #25
 80099c2:	d5fb      	bpl.n	80099bc <_printf_i+0x1c8>
 80099c4:	8019      	strh	r1, [r3, #0]
 80099c6:	2300      	movs	r3, #0
 80099c8:	6123      	str	r3, [r4, #16]
 80099ca:	4615      	mov	r5, r2
 80099cc:	e7ba      	b.n	8009944 <_printf_i+0x150>
 80099ce:	682b      	ldr	r3, [r5, #0]
 80099d0:	1d1a      	adds	r2, r3, #4
 80099d2:	602a      	str	r2, [r5, #0]
 80099d4:	681d      	ldr	r5, [r3, #0]
 80099d6:	6862      	ldr	r2, [r4, #4]
 80099d8:	2100      	movs	r1, #0
 80099da:	4628      	mov	r0, r5
 80099dc:	f7f6 fc18 	bl	8000210 <memchr>
 80099e0:	b108      	cbz	r0, 80099e6 <_printf_i+0x1f2>
 80099e2:	1b40      	subs	r0, r0, r5
 80099e4:	6060      	str	r0, [r4, #4]
 80099e6:	6863      	ldr	r3, [r4, #4]
 80099e8:	6123      	str	r3, [r4, #16]
 80099ea:	2300      	movs	r3, #0
 80099ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099f0:	e7a8      	b.n	8009944 <_printf_i+0x150>
 80099f2:	6923      	ldr	r3, [r4, #16]
 80099f4:	462a      	mov	r2, r5
 80099f6:	4649      	mov	r1, r9
 80099f8:	4640      	mov	r0, r8
 80099fa:	47d0      	blx	sl
 80099fc:	3001      	adds	r0, #1
 80099fe:	d0ab      	beq.n	8009958 <_printf_i+0x164>
 8009a00:	6823      	ldr	r3, [r4, #0]
 8009a02:	079b      	lsls	r3, r3, #30
 8009a04:	d413      	bmi.n	8009a2e <_printf_i+0x23a>
 8009a06:	68e0      	ldr	r0, [r4, #12]
 8009a08:	9b03      	ldr	r3, [sp, #12]
 8009a0a:	4298      	cmp	r0, r3
 8009a0c:	bfb8      	it	lt
 8009a0e:	4618      	movlt	r0, r3
 8009a10:	e7a4      	b.n	800995c <_printf_i+0x168>
 8009a12:	2301      	movs	r3, #1
 8009a14:	4632      	mov	r2, r6
 8009a16:	4649      	mov	r1, r9
 8009a18:	4640      	mov	r0, r8
 8009a1a:	47d0      	blx	sl
 8009a1c:	3001      	adds	r0, #1
 8009a1e:	d09b      	beq.n	8009958 <_printf_i+0x164>
 8009a20:	3501      	adds	r5, #1
 8009a22:	68e3      	ldr	r3, [r4, #12]
 8009a24:	9903      	ldr	r1, [sp, #12]
 8009a26:	1a5b      	subs	r3, r3, r1
 8009a28:	42ab      	cmp	r3, r5
 8009a2a:	dcf2      	bgt.n	8009a12 <_printf_i+0x21e>
 8009a2c:	e7eb      	b.n	8009a06 <_printf_i+0x212>
 8009a2e:	2500      	movs	r5, #0
 8009a30:	f104 0619 	add.w	r6, r4, #25
 8009a34:	e7f5      	b.n	8009a22 <_printf_i+0x22e>
 8009a36:	bf00      	nop
 8009a38:	0800a50d 	.word	0x0800a50d
 8009a3c:	0800a51e 	.word	0x0800a51e

08009a40 <_putc_r>:
 8009a40:	b570      	push	{r4, r5, r6, lr}
 8009a42:	460d      	mov	r5, r1
 8009a44:	4614      	mov	r4, r2
 8009a46:	4606      	mov	r6, r0
 8009a48:	b118      	cbz	r0, 8009a52 <_putc_r+0x12>
 8009a4a:	6983      	ldr	r3, [r0, #24]
 8009a4c:	b90b      	cbnz	r3, 8009a52 <_putc_r+0x12>
 8009a4e:	f7ff fa79 	bl	8008f44 <__sinit>
 8009a52:	4b1c      	ldr	r3, [pc, #112]	; (8009ac4 <_putc_r+0x84>)
 8009a54:	429c      	cmp	r4, r3
 8009a56:	d124      	bne.n	8009aa2 <_putc_r+0x62>
 8009a58:	6874      	ldr	r4, [r6, #4]
 8009a5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a5c:	07d8      	lsls	r0, r3, #31
 8009a5e:	d405      	bmi.n	8009a6c <_putc_r+0x2c>
 8009a60:	89a3      	ldrh	r3, [r4, #12]
 8009a62:	0599      	lsls	r1, r3, #22
 8009a64:	d402      	bmi.n	8009a6c <_putc_r+0x2c>
 8009a66:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a68:	f7ff fb0a 	bl	8009080 <__retarget_lock_acquire_recursive>
 8009a6c:	68a3      	ldr	r3, [r4, #8]
 8009a6e:	3b01      	subs	r3, #1
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	60a3      	str	r3, [r4, #8]
 8009a74:	da05      	bge.n	8009a82 <_putc_r+0x42>
 8009a76:	69a2      	ldr	r2, [r4, #24]
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	db1c      	blt.n	8009ab6 <_putc_r+0x76>
 8009a7c:	b2eb      	uxtb	r3, r5
 8009a7e:	2b0a      	cmp	r3, #10
 8009a80:	d019      	beq.n	8009ab6 <_putc_r+0x76>
 8009a82:	6823      	ldr	r3, [r4, #0]
 8009a84:	1c5a      	adds	r2, r3, #1
 8009a86:	6022      	str	r2, [r4, #0]
 8009a88:	701d      	strb	r5, [r3, #0]
 8009a8a:	b2ed      	uxtb	r5, r5
 8009a8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a8e:	07da      	lsls	r2, r3, #31
 8009a90:	d405      	bmi.n	8009a9e <_putc_r+0x5e>
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	059b      	lsls	r3, r3, #22
 8009a96:	d402      	bmi.n	8009a9e <_putc_r+0x5e>
 8009a98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a9a:	f7ff faf2 	bl	8009082 <__retarget_lock_release_recursive>
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	bd70      	pop	{r4, r5, r6, pc}
 8009aa2:	4b09      	ldr	r3, [pc, #36]	; (8009ac8 <_putc_r+0x88>)
 8009aa4:	429c      	cmp	r4, r3
 8009aa6:	d101      	bne.n	8009aac <_putc_r+0x6c>
 8009aa8:	68b4      	ldr	r4, [r6, #8]
 8009aaa:	e7d6      	b.n	8009a5a <_putc_r+0x1a>
 8009aac:	4b07      	ldr	r3, [pc, #28]	; (8009acc <_putc_r+0x8c>)
 8009aae:	429c      	cmp	r4, r3
 8009ab0:	bf08      	it	eq
 8009ab2:	68f4      	ldreq	r4, [r6, #12]
 8009ab4:	e7d1      	b.n	8009a5a <_putc_r+0x1a>
 8009ab6:	4629      	mov	r1, r5
 8009ab8:	4622      	mov	r2, r4
 8009aba:	4630      	mov	r0, r6
 8009abc:	f000 f85c 	bl	8009b78 <__swbuf_r>
 8009ac0:	4605      	mov	r5, r0
 8009ac2:	e7e3      	b.n	8009a8c <_putc_r+0x4c>
 8009ac4:	0800a4bc 	.word	0x0800a4bc
 8009ac8:	0800a4dc 	.word	0x0800a4dc
 8009acc:	0800a49c 	.word	0x0800a49c

08009ad0 <_sbrk_r>:
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	4d06      	ldr	r5, [pc, #24]	; (8009aec <_sbrk_r+0x1c>)
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	4608      	mov	r0, r1
 8009ada:	602b      	str	r3, [r5, #0]
 8009adc:	f7f9 f942 	bl	8002d64 <_sbrk>
 8009ae0:	1c43      	adds	r3, r0, #1
 8009ae2:	d102      	bne.n	8009aea <_sbrk_r+0x1a>
 8009ae4:	682b      	ldr	r3, [r5, #0]
 8009ae6:	b103      	cbz	r3, 8009aea <_sbrk_r+0x1a>
 8009ae8:	6023      	str	r3, [r4, #0]
 8009aea:	bd38      	pop	{r3, r4, r5, pc}
 8009aec:	20002384 	.word	0x20002384

08009af0 <__sread>:
 8009af0:	b510      	push	{r4, lr}
 8009af2:	460c      	mov	r4, r1
 8009af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009af8:	f000 fafc 	bl	800a0f4 <_read_r>
 8009afc:	2800      	cmp	r0, #0
 8009afe:	bfab      	itete	ge
 8009b00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b02:	89a3      	ldrhlt	r3, [r4, #12]
 8009b04:	181b      	addge	r3, r3, r0
 8009b06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b0a:	bfac      	ite	ge
 8009b0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b0e:	81a3      	strhlt	r3, [r4, #12]
 8009b10:	bd10      	pop	{r4, pc}

08009b12 <__swrite>:
 8009b12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b16:	461f      	mov	r7, r3
 8009b18:	898b      	ldrh	r3, [r1, #12]
 8009b1a:	05db      	lsls	r3, r3, #23
 8009b1c:	4605      	mov	r5, r0
 8009b1e:	460c      	mov	r4, r1
 8009b20:	4616      	mov	r6, r2
 8009b22:	d505      	bpl.n	8009b30 <__swrite+0x1e>
 8009b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b28:	2302      	movs	r3, #2
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f000 f9c8 	bl	8009ec0 <_lseek_r>
 8009b30:	89a3      	ldrh	r3, [r4, #12]
 8009b32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b3a:	81a3      	strh	r3, [r4, #12]
 8009b3c:	4632      	mov	r2, r6
 8009b3e:	463b      	mov	r3, r7
 8009b40:	4628      	mov	r0, r5
 8009b42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b46:	f000 b869 	b.w	8009c1c <_write_r>

08009b4a <__sseek>:
 8009b4a:	b510      	push	{r4, lr}
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b52:	f000 f9b5 	bl	8009ec0 <_lseek_r>
 8009b56:	1c43      	adds	r3, r0, #1
 8009b58:	89a3      	ldrh	r3, [r4, #12]
 8009b5a:	bf15      	itete	ne
 8009b5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b66:	81a3      	strheq	r3, [r4, #12]
 8009b68:	bf18      	it	ne
 8009b6a:	81a3      	strhne	r3, [r4, #12]
 8009b6c:	bd10      	pop	{r4, pc}

08009b6e <__sclose>:
 8009b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b72:	f000 b8d3 	b.w	8009d1c <_close_r>
	...

08009b78 <__swbuf_r>:
 8009b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b7a:	460e      	mov	r6, r1
 8009b7c:	4614      	mov	r4, r2
 8009b7e:	4605      	mov	r5, r0
 8009b80:	b118      	cbz	r0, 8009b8a <__swbuf_r+0x12>
 8009b82:	6983      	ldr	r3, [r0, #24]
 8009b84:	b90b      	cbnz	r3, 8009b8a <__swbuf_r+0x12>
 8009b86:	f7ff f9dd 	bl	8008f44 <__sinit>
 8009b8a:	4b21      	ldr	r3, [pc, #132]	; (8009c10 <__swbuf_r+0x98>)
 8009b8c:	429c      	cmp	r4, r3
 8009b8e:	d12b      	bne.n	8009be8 <__swbuf_r+0x70>
 8009b90:	686c      	ldr	r4, [r5, #4]
 8009b92:	69a3      	ldr	r3, [r4, #24]
 8009b94:	60a3      	str	r3, [r4, #8]
 8009b96:	89a3      	ldrh	r3, [r4, #12]
 8009b98:	071a      	lsls	r2, r3, #28
 8009b9a:	d52f      	bpl.n	8009bfc <__swbuf_r+0x84>
 8009b9c:	6923      	ldr	r3, [r4, #16]
 8009b9e:	b36b      	cbz	r3, 8009bfc <__swbuf_r+0x84>
 8009ba0:	6923      	ldr	r3, [r4, #16]
 8009ba2:	6820      	ldr	r0, [r4, #0]
 8009ba4:	1ac0      	subs	r0, r0, r3
 8009ba6:	6963      	ldr	r3, [r4, #20]
 8009ba8:	b2f6      	uxtb	r6, r6
 8009baa:	4283      	cmp	r3, r0
 8009bac:	4637      	mov	r7, r6
 8009bae:	dc04      	bgt.n	8009bba <__swbuf_r+0x42>
 8009bb0:	4621      	mov	r1, r4
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	f000 f948 	bl	8009e48 <_fflush_r>
 8009bb8:	bb30      	cbnz	r0, 8009c08 <__swbuf_r+0x90>
 8009bba:	68a3      	ldr	r3, [r4, #8]
 8009bbc:	3b01      	subs	r3, #1
 8009bbe:	60a3      	str	r3, [r4, #8]
 8009bc0:	6823      	ldr	r3, [r4, #0]
 8009bc2:	1c5a      	adds	r2, r3, #1
 8009bc4:	6022      	str	r2, [r4, #0]
 8009bc6:	701e      	strb	r6, [r3, #0]
 8009bc8:	6963      	ldr	r3, [r4, #20]
 8009bca:	3001      	adds	r0, #1
 8009bcc:	4283      	cmp	r3, r0
 8009bce:	d004      	beq.n	8009bda <__swbuf_r+0x62>
 8009bd0:	89a3      	ldrh	r3, [r4, #12]
 8009bd2:	07db      	lsls	r3, r3, #31
 8009bd4:	d506      	bpl.n	8009be4 <__swbuf_r+0x6c>
 8009bd6:	2e0a      	cmp	r6, #10
 8009bd8:	d104      	bne.n	8009be4 <__swbuf_r+0x6c>
 8009bda:	4621      	mov	r1, r4
 8009bdc:	4628      	mov	r0, r5
 8009bde:	f000 f933 	bl	8009e48 <_fflush_r>
 8009be2:	b988      	cbnz	r0, 8009c08 <__swbuf_r+0x90>
 8009be4:	4638      	mov	r0, r7
 8009be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009be8:	4b0a      	ldr	r3, [pc, #40]	; (8009c14 <__swbuf_r+0x9c>)
 8009bea:	429c      	cmp	r4, r3
 8009bec:	d101      	bne.n	8009bf2 <__swbuf_r+0x7a>
 8009bee:	68ac      	ldr	r4, [r5, #8]
 8009bf0:	e7cf      	b.n	8009b92 <__swbuf_r+0x1a>
 8009bf2:	4b09      	ldr	r3, [pc, #36]	; (8009c18 <__swbuf_r+0xa0>)
 8009bf4:	429c      	cmp	r4, r3
 8009bf6:	bf08      	it	eq
 8009bf8:	68ec      	ldreq	r4, [r5, #12]
 8009bfa:	e7ca      	b.n	8009b92 <__swbuf_r+0x1a>
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	4628      	mov	r0, r5
 8009c00:	f000 f81e 	bl	8009c40 <__swsetup_r>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d0cb      	beq.n	8009ba0 <__swbuf_r+0x28>
 8009c08:	f04f 37ff 	mov.w	r7, #4294967295
 8009c0c:	e7ea      	b.n	8009be4 <__swbuf_r+0x6c>
 8009c0e:	bf00      	nop
 8009c10:	0800a4bc 	.word	0x0800a4bc
 8009c14:	0800a4dc 	.word	0x0800a4dc
 8009c18:	0800a49c 	.word	0x0800a49c

08009c1c <_write_r>:
 8009c1c:	b538      	push	{r3, r4, r5, lr}
 8009c1e:	4d07      	ldr	r5, [pc, #28]	; (8009c3c <_write_r+0x20>)
 8009c20:	4604      	mov	r4, r0
 8009c22:	4608      	mov	r0, r1
 8009c24:	4611      	mov	r1, r2
 8009c26:	2200      	movs	r2, #0
 8009c28:	602a      	str	r2, [r5, #0]
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	f7f9 f849 	bl	8002cc2 <_write>
 8009c30:	1c43      	adds	r3, r0, #1
 8009c32:	d102      	bne.n	8009c3a <_write_r+0x1e>
 8009c34:	682b      	ldr	r3, [r5, #0]
 8009c36:	b103      	cbz	r3, 8009c3a <_write_r+0x1e>
 8009c38:	6023      	str	r3, [r4, #0]
 8009c3a:	bd38      	pop	{r3, r4, r5, pc}
 8009c3c:	20002384 	.word	0x20002384

08009c40 <__swsetup_r>:
 8009c40:	4b32      	ldr	r3, [pc, #200]	; (8009d0c <__swsetup_r+0xcc>)
 8009c42:	b570      	push	{r4, r5, r6, lr}
 8009c44:	681d      	ldr	r5, [r3, #0]
 8009c46:	4606      	mov	r6, r0
 8009c48:	460c      	mov	r4, r1
 8009c4a:	b125      	cbz	r5, 8009c56 <__swsetup_r+0x16>
 8009c4c:	69ab      	ldr	r3, [r5, #24]
 8009c4e:	b913      	cbnz	r3, 8009c56 <__swsetup_r+0x16>
 8009c50:	4628      	mov	r0, r5
 8009c52:	f7ff f977 	bl	8008f44 <__sinit>
 8009c56:	4b2e      	ldr	r3, [pc, #184]	; (8009d10 <__swsetup_r+0xd0>)
 8009c58:	429c      	cmp	r4, r3
 8009c5a:	d10f      	bne.n	8009c7c <__swsetup_r+0x3c>
 8009c5c:	686c      	ldr	r4, [r5, #4]
 8009c5e:	89a3      	ldrh	r3, [r4, #12]
 8009c60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c64:	0719      	lsls	r1, r3, #28
 8009c66:	d42c      	bmi.n	8009cc2 <__swsetup_r+0x82>
 8009c68:	06dd      	lsls	r5, r3, #27
 8009c6a:	d411      	bmi.n	8009c90 <__swsetup_r+0x50>
 8009c6c:	2309      	movs	r3, #9
 8009c6e:	6033      	str	r3, [r6, #0]
 8009c70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c74:	81a3      	strh	r3, [r4, #12]
 8009c76:	f04f 30ff 	mov.w	r0, #4294967295
 8009c7a:	e03e      	b.n	8009cfa <__swsetup_r+0xba>
 8009c7c:	4b25      	ldr	r3, [pc, #148]	; (8009d14 <__swsetup_r+0xd4>)
 8009c7e:	429c      	cmp	r4, r3
 8009c80:	d101      	bne.n	8009c86 <__swsetup_r+0x46>
 8009c82:	68ac      	ldr	r4, [r5, #8]
 8009c84:	e7eb      	b.n	8009c5e <__swsetup_r+0x1e>
 8009c86:	4b24      	ldr	r3, [pc, #144]	; (8009d18 <__swsetup_r+0xd8>)
 8009c88:	429c      	cmp	r4, r3
 8009c8a:	bf08      	it	eq
 8009c8c:	68ec      	ldreq	r4, [r5, #12]
 8009c8e:	e7e6      	b.n	8009c5e <__swsetup_r+0x1e>
 8009c90:	0758      	lsls	r0, r3, #29
 8009c92:	d512      	bpl.n	8009cba <__swsetup_r+0x7a>
 8009c94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c96:	b141      	cbz	r1, 8009caa <__swsetup_r+0x6a>
 8009c98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c9c:	4299      	cmp	r1, r3
 8009c9e:	d002      	beq.n	8009ca6 <__swsetup_r+0x66>
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	f000 f9ab 	bl	8009ffc <_free_r>
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	6363      	str	r3, [r4, #52]	; 0x34
 8009caa:	89a3      	ldrh	r3, [r4, #12]
 8009cac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009cb0:	81a3      	strh	r3, [r4, #12]
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	6063      	str	r3, [r4, #4]
 8009cb6:	6923      	ldr	r3, [r4, #16]
 8009cb8:	6023      	str	r3, [r4, #0]
 8009cba:	89a3      	ldrh	r3, [r4, #12]
 8009cbc:	f043 0308 	orr.w	r3, r3, #8
 8009cc0:	81a3      	strh	r3, [r4, #12]
 8009cc2:	6923      	ldr	r3, [r4, #16]
 8009cc4:	b94b      	cbnz	r3, 8009cda <__swsetup_r+0x9a>
 8009cc6:	89a3      	ldrh	r3, [r4, #12]
 8009cc8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ccc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cd0:	d003      	beq.n	8009cda <__swsetup_r+0x9a>
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	4630      	mov	r0, r6
 8009cd6:	f000 f92b 	bl	8009f30 <__smakebuf_r>
 8009cda:	89a0      	ldrh	r0, [r4, #12]
 8009cdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ce0:	f010 0301 	ands.w	r3, r0, #1
 8009ce4:	d00a      	beq.n	8009cfc <__swsetup_r+0xbc>
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	60a3      	str	r3, [r4, #8]
 8009cea:	6963      	ldr	r3, [r4, #20]
 8009cec:	425b      	negs	r3, r3
 8009cee:	61a3      	str	r3, [r4, #24]
 8009cf0:	6923      	ldr	r3, [r4, #16]
 8009cf2:	b943      	cbnz	r3, 8009d06 <__swsetup_r+0xc6>
 8009cf4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009cf8:	d1ba      	bne.n	8009c70 <__swsetup_r+0x30>
 8009cfa:	bd70      	pop	{r4, r5, r6, pc}
 8009cfc:	0781      	lsls	r1, r0, #30
 8009cfe:	bf58      	it	pl
 8009d00:	6963      	ldrpl	r3, [r4, #20]
 8009d02:	60a3      	str	r3, [r4, #8]
 8009d04:	e7f4      	b.n	8009cf0 <__swsetup_r+0xb0>
 8009d06:	2000      	movs	r0, #0
 8009d08:	e7f7      	b.n	8009cfa <__swsetup_r+0xba>
 8009d0a:	bf00      	nop
 8009d0c:	20000078 	.word	0x20000078
 8009d10:	0800a4bc 	.word	0x0800a4bc
 8009d14:	0800a4dc 	.word	0x0800a4dc
 8009d18:	0800a49c 	.word	0x0800a49c

08009d1c <_close_r>:
 8009d1c:	b538      	push	{r3, r4, r5, lr}
 8009d1e:	4d06      	ldr	r5, [pc, #24]	; (8009d38 <_close_r+0x1c>)
 8009d20:	2300      	movs	r3, #0
 8009d22:	4604      	mov	r4, r0
 8009d24:	4608      	mov	r0, r1
 8009d26:	602b      	str	r3, [r5, #0]
 8009d28:	f7f8 ffe7 	bl	8002cfa <_close>
 8009d2c:	1c43      	adds	r3, r0, #1
 8009d2e:	d102      	bne.n	8009d36 <_close_r+0x1a>
 8009d30:	682b      	ldr	r3, [r5, #0]
 8009d32:	b103      	cbz	r3, 8009d36 <_close_r+0x1a>
 8009d34:	6023      	str	r3, [r4, #0]
 8009d36:	bd38      	pop	{r3, r4, r5, pc}
 8009d38:	20002384 	.word	0x20002384

08009d3c <__sflush_r>:
 8009d3c:	898a      	ldrh	r2, [r1, #12]
 8009d3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d42:	4605      	mov	r5, r0
 8009d44:	0710      	lsls	r0, r2, #28
 8009d46:	460c      	mov	r4, r1
 8009d48:	d458      	bmi.n	8009dfc <__sflush_r+0xc0>
 8009d4a:	684b      	ldr	r3, [r1, #4]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	dc05      	bgt.n	8009d5c <__sflush_r+0x20>
 8009d50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	dc02      	bgt.n	8009d5c <__sflush_r+0x20>
 8009d56:	2000      	movs	r0, #0
 8009d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d5e:	2e00      	cmp	r6, #0
 8009d60:	d0f9      	beq.n	8009d56 <__sflush_r+0x1a>
 8009d62:	2300      	movs	r3, #0
 8009d64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d68:	682f      	ldr	r7, [r5, #0]
 8009d6a:	602b      	str	r3, [r5, #0]
 8009d6c:	d032      	beq.n	8009dd4 <__sflush_r+0x98>
 8009d6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d70:	89a3      	ldrh	r3, [r4, #12]
 8009d72:	075a      	lsls	r2, r3, #29
 8009d74:	d505      	bpl.n	8009d82 <__sflush_r+0x46>
 8009d76:	6863      	ldr	r3, [r4, #4]
 8009d78:	1ac0      	subs	r0, r0, r3
 8009d7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d7c:	b10b      	cbz	r3, 8009d82 <__sflush_r+0x46>
 8009d7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d80:	1ac0      	subs	r0, r0, r3
 8009d82:	2300      	movs	r3, #0
 8009d84:	4602      	mov	r2, r0
 8009d86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d88:	6a21      	ldr	r1, [r4, #32]
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	47b0      	blx	r6
 8009d8e:	1c43      	adds	r3, r0, #1
 8009d90:	89a3      	ldrh	r3, [r4, #12]
 8009d92:	d106      	bne.n	8009da2 <__sflush_r+0x66>
 8009d94:	6829      	ldr	r1, [r5, #0]
 8009d96:	291d      	cmp	r1, #29
 8009d98:	d82c      	bhi.n	8009df4 <__sflush_r+0xb8>
 8009d9a:	4a2a      	ldr	r2, [pc, #168]	; (8009e44 <__sflush_r+0x108>)
 8009d9c:	40ca      	lsrs	r2, r1
 8009d9e:	07d6      	lsls	r6, r2, #31
 8009da0:	d528      	bpl.n	8009df4 <__sflush_r+0xb8>
 8009da2:	2200      	movs	r2, #0
 8009da4:	6062      	str	r2, [r4, #4]
 8009da6:	04d9      	lsls	r1, r3, #19
 8009da8:	6922      	ldr	r2, [r4, #16]
 8009daa:	6022      	str	r2, [r4, #0]
 8009dac:	d504      	bpl.n	8009db8 <__sflush_r+0x7c>
 8009dae:	1c42      	adds	r2, r0, #1
 8009db0:	d101      	bne.n	8009db6 <__sflush_r+0x7a>
 8009db2:	682b      	ldr	r3, [r5, #0]
 8009db4:	b903      	cbnz	r3, 8009db8 <__sflush_r+0x7c>
 8009db6:	6560      	str	r0, [r4, #84]	; 0x54
 8009db8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009dba:	602f      	str	r7, [r5, #0]
 8009dbc:	2900      	cmp	r1, #0
 8009dbe:	d0ca      	beq.n	8009d56 <__sflush_r+0x1a>
 8009dc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dc4:	4299      	cmp	r1, r3
 8009dc6:	d002      	beq.n	8009dce <__sflush_r+0x92>
 8009dc8:	4628      	mov	r0, r5
 8009dca:	f000 f917 	bl	8009ffc <_free_r>
 8009dce:	2000      	movs	r0, #0
 8009dd0:	6360      	str	r0, [r4, #52]	; 0x34
 8009dd2:	e7c1      	b.n	8009d58 <__sflush_r+0x1c>
 8009dd4:	6a21      	ldr	r1, [r4, #32]
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	4628      	mov	r0, r5
 8009dda:	47b0      	blx	r6
 8009ddc:	1c41      	adds	r1, r0, #1
 8009dde:	d1c7      	bne.n	8009d70 <__sflush_r+0x34>
 8009de0:	682b      	ldr	r3, [r5, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d0c4      	beq.n	8009d70 <__sflush_r+0x34>
 8009de6:	2b1d      	cmp	r3, #29
 8009de8:	d001      	beq.n	8009dee <__sflush_r+0xb2>
 8009dea:	2b16      	cmp	r3, #22
 8009dec:	d101      	bne.n	8009df2 <__sflush_r+0xb6>
 8009dee:	602f      	str	r7, [r5, #0]
 8009df0:	e7b1      	b.n	8009d56 <__sflush_r+0x1a>
 8009df2:	89a3      	ldrh	r3, [r4, #12]
 8009df4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009df8:	81a3      	strh	r3, [r4, #12]
 8009dfa:	e7ad      	b.n	8009d58 <__sflush_r+0x1c>
 8009dfc:	690f      	ldr	r7, [r1, #16]
 8009dfe:	2f00      	cmp	r7, #0
 8009e00:	d0a9      	beq.n	8009d56 <__sflush_r+0x1a>
 8009e02:	0793      	lsls	r3, r2, #30
 8009e04:	680e      	ldr	r6, [r1, #0]
 8009e06:	bf08      	it	eq
 8009e08:	694b      	ldreq	r3, [r1, #20]
 8009e0a:	600f      	str	r7, [r1, #0]
 8009e0c:	bf18      	it	ne
 8009e0e:	2300      	movne	r3, #0
 8009e10:	eba6 0807 	sub.w	r8, r6, r7
 8009e14:	608b      	str	r3, [r1, #8]
 8009e16:	f1b8 0f00 	cmp.w	r8, #0
 8009e1a:	dd9c      	ble.n	8009d56 <__sflush_r+0x1a>
 8009e1c:	6a21      	ldr	r1, [r4, #32]
 8009e1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e20:	4643      	mov	r3, r8
 8009e22:	463a      	mov	r2, r7
 8009e24:	4628      	mov	r0, r5
 8009e26:	47b0      	blx	r6
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	dc06      	bgt.n	8009e3a <__sflush_r+0xfe>
 8009e2c:	89a3      	ldrh	r3, [r4, #12]
 8009e2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e32:	81a3      	strh	r3, [r4, #12]
 8009e34:	f04f 30ff 	mov.w	r0, #4294967295
 8009e38:	e78e      	b.n	8009d58 <__sflush_r+0x1c>
 8009e3a:	4407      	add	r7, r0
 8009e3c:	eba8 0800 	sub.w	r8, r8, r0
 8009e40:	e7e9      	b.n	8009e16 <__sflush_r+0xda>
 8009e42:	bf00      	nop
 8009e44:	20400001 	.word	0x20400001

08009e48 <_fflush_r>:
 8009e48:	b538      	push	{r3, r4, r5, lr}
 8009e4a:	690b      	ldr	r3, [r1, #16]
 8009e4c:	4605      	mov	r5, r0
 8009e4e:	460c      	mov	r4, r1
 8009e50:	b913      	cbnz	r3, 8009e58 <_fflush_r+0x10>
 8009e52:	2500      	movs	r5, #0
 8009e54:	4628      	mov	r0, r5
 8009e56:	bd38      	pop	{r3, r4, r5, pc}
 8009e58:	b118      	cbz	r0, 8009e62 <_fflush_r+0x1a>
 8009e5a:	6983      	ldr	r3, [r0, #24]
 8009e5c:	b90b      	cbnz	r3, 8009e62 <_fflush_r+0x1a>
 8009e5e:	f7ff f871 	bl	8008f44 <__sinit>
 8009e62:	4b14      	ldr	r3, [pc, #80]	; (8009eb4 <_fflush_r+0x6c>)
 8009e64:	429c      	cmp	r4, r3
 8009e66:	d11b      	bne.n	8009ea0 <_fflush_r+0x58>
 8009e68:	686c      	ldr	r4, [r5, #4]
 8009e6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d0ef      	beq.n	8009e52 <_fflush_r+0xa>
 8009e72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e74:	07d0      	lsls	r0, r2, #31
 8009e76:	d404      	bmi.n	8009e82 <_fflush_r+0x3a>
 8009e78:	0599      	lsls	r1, r3, #22
 8009e7a:	d402      	bmi.n	8009e82 <_fflush_r+0x3a>
 8009e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e7e:	f7ff f8ff 	bl	8009080 <__retarget_lock_acquire_recursive>
 8009e82:	4628      	mov	r0, r5
 8009e84:	4621      	mov	r1, r4
 8009e86:	f7ff ff59 	bl	8009d3c <__sflush_r>
 8009e8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e8c:	07da      	lsls	r2, r3, #31
 8009e8e:	4605      	mov	r5, r0
 8009e90:	d4e0      	bmi.n	8009e54 <_fflush_r+0xc>
 8009e92:	89a3      	ldrh	r3, [r4, #12]
 8009e94:	059b      	lsls	r3, r3, #22
 8009e96:	d4dd      	bmi.n	8009e54 <_fflush_r+0xc>
 8009e98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e9a:	f7ff f8f2 	bl	8009082 <__retarget_lock_release_recursive>
 8009e9e:	e7d9      	b.n	8009e54 <_fflush_r+0xc>
 8009ea0:	4b05      	ldr	r3, [pc, #20]	; (8009eb8 <_fflush_r+0x70>)
 8009ea2:	429c      	cmp	r4, r3
 8009ea4:	d101      	bne.n	8009eaa <_fflush_r+0x62>
 8009ea6:	68ac      	ldr	r4, [r5, #8]
 8009ea8:	e7df      	b.n	8009e6a <_fflush_r+0x22>
 8009eaa:	4b04      	ldr	r3, [pc, #16]	; (8009ebc <_fflush_r+0x74>)
 8009eac:	429c      	cmp	r4, r3
 8009eae:	bf08      	it	eq
 8009eb0:	68ec      	ldreq	r4, [r5, #12]
 8009eb2:	e7da      	b.n	8009e6a <_fflush_r+0x22>
 8009eb4:	0800a4bc 	.word	0x0800a4bc
 8009eb8:	0800a4dc 	.word	0x0800a4dc
 8009ebc:	0800a49c 	.word	0x0800a49c

08009ec0 <_lseek_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	4d07      	ldr	r5, [pc, #28]	; (8009ee0 <_lseek_r+0x20>)
 8009ec4:	4604      	mov	r4, r0
 8009ec6:	4608      	mov	r0, r1
 8009ec8:	4611      	mov	r1, r2
 8009eca:	2200      	movs	r2, #0
 8009ecc:	602a      	str	r2, [r5, #0]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	f7f8 ff3a 	bl	8002d48 <_lseek>
 8009ed4:	1c43      	adds	r3, r0, #1
 8009ed6:	d102      	bne.n	8009ede <_lseek_r+0x1e>
 8009ed8:	682b      	ldr	r3, [r5, #0]
 8009eda:	b103      	cbz	r3, 8009ede <_lseek_r+0x1e>
 8009edc:	6023      	str	r3, [r4, #0]
 8009ede:	bd38      	pop	{r3, r4, r5, pc}
 8009ee0:	20002384 	.word	0x20002384

08009ee4 <__swhatbuf_r>:
 8009ee4:	b570      	push	{r4, r5, r6, lr}
 8009ee6:	460e      	mov	r6, r1
 8009ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eec:	2900      	cmp	r1, #0
 8009eee:	b096      	sub	sp, #88	; 0x58
 8009ef0:	4614      	mov	r4, r2
 8009ef2:	461d      	mov	r5, r3
 8009ef4:	da08      	bge.n	8009f08 <__swhatbuf_r+0x24>
 8009ef6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009efa:	2200      	movs	r2, #0
 8009efc:	602a      	str	r2, [r5, #0]
 8009efe:	061a      	lsls	r2, r3, #24
 8009f00:	d410      	bmi.n	8009f24 <__swhatbuf_r+0x40>
 8009f02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f06:	e00e      	b.n	8009f26 <__swhatbuf_r+0x42>
 8009f08:	466a      	mov	r2, sp
 8009f0a:	f000 f905 	bl	800a118 <_fstat_r>
 8009f0e:	2800      	cmp	r0, #0
 8009f10:	dbf1      	blt.n	8009ef6 <__swhatbuf_r+0x12>
 8009f12:	9a01      	ldr	r2, [sp, #4]
 8009f14:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009f18:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009f1c:	425a      	negs	r2, r3
 8009f1e:	415a      	adcs	r2, r3
 8009f20:	602a      	str	r2, [r5, #0]
 8009f22:	e7ee      	b.n	8009f02 <__swhatbuf_r+0x1e>
 8009f24:	2340      	movs	r3, #64	; 0x40
 8009f26:	2000      	movs	r0, #0
 8009f28:	6023      	str	r3, [r4, #0]
 8009f2a:	b016      	add	sp, #88	; 0x58
 8009f2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009f30 <__smakebuf_r>:
 8009f30:	898b      	ldrh	r3, [r1, #12]
 8009f32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f34:	079d      	lsls	r5, r3, #30
 8009f36:	4606      	mov	r6, r0
 8009f38:	460c      	mov	r4, r1
 8009f3a:	d507      	bpl.n	8009f4c <__smakebuf_r+0x1c>
 8009f3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f40:	6023      	str	r3, [r4, #0]
 8009f42:	6123      	str	r3, [r4, #16]
 8009f44:	2301      	movs	r3, #1
 8009f46:	6163      	str	r3, [r4, #20]
 8009f48:	b002      	add	sp, #8
 8009f4a:	bd70      	pop	{r4, r5, r6, pc}
 8009f4c:	ab01      	add	r3, sp, #4
 8009f4e:	466a      	mov	r2, sp
 8009f50:	f7ff ffc8 	bl	8009ee4 <__swhatbuf_r>
 8009f54:	9900      	ldr	r1, [sp, #0]
 8009f56:	4605      	mov	r5, r0
 8009f58:	4630      	mov	r0, r6
 8009f5a:	f7ff f8b3 	bl	80090c4 <_malloc_r>
 8009f5e:	b948      	cbnz	r0, 8009f74 <__smakebuf_r+0x44>
 8009f60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f64:	059a      	lsls	r2, r3, #22
 8009f66:	d4ef      	bmi.n	8009f48 <__smakebuf_r+0x18>
 8009f68:	f023 0303 	bic.w	r3, r3, #3
 8009f6c:	f043 0302 	orr.w	r3, r3, #2
 8009f70:	81a3      	strh	r3, [r4, #12]
 8009f72:	e7e3      	b.n	8009f3c <__smakebuf_r+0xc>
 8009f74:	4b0d      	ldr	r3, [pc, #52]	; (8009fac <__smakebuf_r+0x7c>)
 8009f76:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f78:	89a3      	ldrh	r3, [r4, #12]
 8009f7a:	6020      	str	r0, [r4, #0]
 8009f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f80:	81a3      	strh	r3, [r4, #12]
 8009f82:	9b00      	ldr	r3, [sp, #0]
 8009f84:	6163      	str	r3, [r4, #20]
 8009f86:	9b01      	ldr	r3, [sp, #4]
 8009f88:	6120      	str	r0, [r4, #16]
 8009f8a:	b15b      	cbz	r3, 8009fa4 <__smakebuf_r+0x74>
 8009f8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f90:	4630      	mov	r0, r6
 8009f92:	f000 f8d3 	bl	800a13c <_isatty_r>
 8009f96:	b128      	cbz	r0, 8009fa4 <__smakebuf_r+0x74>
 8009f98:	89a3      	ldrh	r3, [r4, #12]
 8009f9a:	f023 0303 	bic.w	r3, r3, #3
 8009f9e:	f043 0301 	orr.w	r3, r3, #1
 8009fa2:	81a3      	strh	r3, [r4, #12]
 8009fa4:	89a0      	ldrh	r0, [r4, #12]
 8009fa6:	4305      	orrs	r5, r0
 8009fa8:	81a5      	strh	r5, [r4, #12]
 8009faa:	e7cd      	b.n	8009f48 <__smakebuf_r+0x18>
 8009fac:	08008edd 	.word	0x08008edd

08009fb0 <memmove>:
 8009fb0:	4288      	cmp	r0, r1
 8009fb2:	b510      	push	{r4, lr}
 8009fb4:	eb01 0402 	add.w	r4, r1, r2
 8009fb8:	d902      	bls.n	8009fc0 <memmove+0x10>
 8009fba:	4284      	cmp	r4, r0
 8009fbc:	4623      	mov	r3, r4
 8009fbe:	d807      	bhi.n	8009fd0 <memmove+0x20>
 8009fc0:	1e43      	subs	r3, r0, #1
 8009fc2:	42a1      	cmp	r1, r4
 8009fc4:	d008      	beq.n	8009fd8 <memmove+0x28>
 8009fc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009fca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009fce:	e7f8      	b.n	8009fc2 <memmove+0x12>
 8009fd0:	4402      	add	r2, r0
 8009fd2:	4601      	mov	r1, r0
 8009fd4:	428a      	cmp	r2, r1
 8009fd6:	d100      	bne.n	8009fda <memmove+0x2a>
 8009fd8:	bd10      	pop	{r4, pc}
 8009fda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009fde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009fe2:	e7f7      	b.n	8009fd4 <memmove+0x24>

08009fe4 <__malloc_lock>:
 8009fe4:	4801      	ldr	r0, [pc, #4]	; (8009fec <__malloc_lock+0x8>)
 8009fe6:	f7ff b84b 	b.w	8009080 <__retarget_lock_acquire_recursive>
 8009fea:	bf00      	nop
 8009fec:	20002378 	.word	0x20002378

08009ff0 <__malloc_unlock>:
 8009ff0:	4801      	ldr	r0, [pc, #4]	; (8009ff8 <__malloc_unlock+0x8>)
 8009ff2:	f7ff b846 	b.w	8009082 <__retarget_lock_release_recursive>
 8009ff6:	bf00      	nop
 8009ff8:	20002378 	.word	0x20002378

08009ffc <_free_r>:
 8009ffc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ffe:	2900      	cmp	r1, #0
 800a000:	d044      	beq.n	800a08c <_free_r+0x90>
 800a002:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a006:	9001      	str	r0, [sp, #4]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	f1a1 0404 	sub.w	r4, r1, #4
 800a00e:	bfb8      	it	lt
 800a010:	18e4      	addlt	r4, r4, r3
 800a012:	f7ff ffe7 	bl	8009fe4 <__malloc_lock>
 800a016:	4a1e      	ldr	r2, [pc, #120]	; (800a090 <_free_r+0x94>)
 800a018:	9801      	ldr	r0, [sp, #4]
 800a01a:	6813      	ldr	r3, [r2, #0]
 800a01c:	b933      	cbnz	r3, 800a02c <_free_r+0x30>
 800a01e:	6063      	str	r3, [r4, #4]
 800a020:	6014      	str	r4, [r2, #0]
 800a022:	b003      	add	sp, #12
 800a024:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a028:	f7ff bfe2 	b.w	8009ff0 <__malloc_unlock>
 800a02c:	42a3      	cmp	r3, r4
 800a02e:	d908      	bls.n	800a042 <_free_r+0x46>
 800a030:	6825      	ldr	r5, [r4, #0]
 800a032:	1961      	adds	r1, r4, r5
 800a034:	428b      	cmp	r3, r1
 800a036:	bf01      	itttt	eq
 800a038:	6819      	ldreq	r1, [r3, #0]
 800a03a:	685b      	ldreq	r3, [r3, #4]
 800a03c:	1949      	addeq	r1, r1, r5
 800a03e:	6021      	streq	r1, [r4, #0]
 800a040:	e7ed      	b.n	800a01e <_free_r+0x22>
 800a042:	461a      	mov	r2, r3
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	b10b      	cbz	r3, 800a04c <_free_r+0x50>
 800a048:	42a3      	cmp	r3, r4
 800a04a:	d9fa      	bls.n	800a042 <_free_r+0x46>
 800a04c:	6811      	ldr	r1, [r2, #0]
 800a04e:	1855      	adds	r5, r2, r1
 800a050:	42a5      	cmp	r5, r4
 800a052:	d10b      	bne.n	800a06c <_free_r+0x70>
 800a054:	6824      	ldr	r4, [r4, #0]
 800a056:	4421      	add	r1, r4
 800a058:	1854      	adds	r4, r2, r1
 800a05a:	42a3      	cmp	r3, r4
 800a05c:	6011      	str	r1, [r2, #0]
 800a05e:	d1e0      	bne.n	800a022 <_free_r+0x26>
 800a060:	681c      	ldr	r4, [r3, #0]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	6053      	str	r3, [r2, #4]
 800a066:	4421      	add	r1, r4
 800a068:	6011      	str	r1, [r2, #0]
 800a06a:	e7da      	b.n	800a022 <_free_r+0x26>
 800a06c:	d902      	bls.n	800a074 <_free_r+0x78>
 800a06e:	230c      	movs	r3, #12
 800a070:	6003      	str	r3, [r0, #0]
 800a072:	e7d6      	b.n	800a022 <_free_r+0x26>
 800a074:	6825      	ldr	r5, [r4, #0]
 800a076:	1961      	adds	r1, r4, r5
 800a078:	428b      	cmp	r3, r1
 800a07a:	bf04      	itt	eq
 800a07c:	6819      	ldreq	r1, [r3, #0]
 800a07e:	685b      	ldreq	r3, [r3, #4]
 800a080:	6063      	str	r3, [r4, #4]
 800a082:	bf04      	itt	eq
 800a084:	1949      	addeq	r1, r1, r5
 800a086:	6021      	streq	r1, [r4, #0]
 800a088:	6054      	str	r4, [r2, #4]
 800a08a:	e7ca      	b.n	800a022 <_free_r+0x26>
 800a08c:	b003      	add	sp, #12
 800a08e:	bd30      	pop	{r4, r5, pc}
 800a090:	2000237c 	.word	0x2000237c

0800a094 <_realloc_r>:
 800a094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a098:	4680      	mov	r8, r0
 800a09a:	4614      	mov	r4, r2
 800a09c:	460e      	mov	r6, r1
 800a09e:	b921      	cbnz	r1, 800a0aa <_realloc_r+0x16>
 800a0a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0a4:	4611      	mov	r1, r2
 800a0a6:	f7ff b80d 	b.w	80090c4 <_malloc_r>
 800a0aa:	b92a      	cbnz	r2, 800a0b8 <_realloc_r+0x24>
 800a0ac:	f7ff ffa6 	bl	8009ffc <_free_r>
 800a0b0:	4625      	mov	r5, r4
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0b8:	f000 f850 	bl	800a15c <_malloc_usable_size_r>
 800a0bc:	4284      	cmp	r4, r0
 800a0be:	4607      	mov	r7, r0
 800a0c0:	d802      	bhi.n	800a0c8 <_realloc_r+0x34>
 800a0c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a0c6:	d812      	bhi.n	800a0ee <_realloc_r+0x5a>
 800a0c8:	4621      	mov	r1, r4
 800a0ca:	4640      	mov	r0, r8
 800a0cc:	f7fe fffa 	bl	80090c4 <_malloc_r>
 800a0d0:	4605      	mov	r5, r0
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	d0ed      	beq.n	800a0b2 <_realloc_r+0x1e>
 800a0d6:	42bc      	cmp	r4, r7
 800a0d8:	4622      	mov	r2, r4
 800a0da:	4631      	mov	r1, r6
 800a0dc:	bf28      	it	cs
 800a0de:	463a      	movcs	r2, r7
 800a0e0:	f7fe fdd4 	bl	8008c8c <memcpy>
 800a0e4:	4631      	mov	r1, r6
 800a0e6:	4640      	mov	r0, r8
 800a0e8:	f7ff ff88 	bl	8009ffc <_free_r>
 800a0ec:	e7e1      	b.n	800a0b2 <_realloc_r+0x1e>
 800a0ee:	4635      	mov	r5, r6
 800a0f0:	e7df      	b.n	800a0b2 <_realloc_r+0x1e>
	...

0800a0f4 <_read_r>:
 800a0f4:	b538      	push	{r3, r4, r5, lr}
 800a0f6:	4d07      	ldr	r5, [pc, #28]	; (800a114 <_read_r+0x20>)
 800a0f8:	4604      	mov	r4, r0
 800a0fa:	4608      	mov	r0, r1
 800a0fc:	4611      	mov	r1, r2
 800a0fe:	2200      	movs	r2, #0
 800a100:	602a      	str	r2, [r5, #0]
 800a102:	461a      	mov	r2, r3
 800a104:	f7f8 fdc0 	bl	8002c88 <_read>
 800a108:	1c43      	adds	r3, r0, #1
 800a10a:	d102      	bne.n	800a112 <_read_r+0x1e>
 800a10c:	682b      	ldr	r3, [r5, #0]
 800a10e:	b103      	cbz	r3, 800a112 <_read_r+0x1e>
 800a110:	6023      	str	r3, [r4, #0]
 800a112:	bd38      	pop	{r3, r4, r5, pc}
 800a114:	20002384 	.word	0x20002384

0800a118 <_fstat_r>:
 800a118:	b538      	push	{r3, r4, r5, lr}
 800a11a:	4d07      	ldr	r5, [pc, #28]	; (800a138 <_fstat_r+0x20>)
 800a11c:	2300      	movs	r3, #0
 800a11e:	4604      	mov	r4, r0
 800a120:	4608      	mov	r0, r1
 800a122:	4611      	mov	r1, r2
 800a124:	602b      	str	r3, [r5, #0]
 800a126:	f7f8 fdf4 	bl	8002d12 <_fstat>
 800a12a:	1c43      	adds	r3, r0, #1
 800a12c:	d102      	bne.n	800a134 <_fstat_r+0x1c>
 800a12e:	682b      	ldr	r3, [r5, #0]
 800a130:	b103      	cbz	r3, 800a134 <_fstat_r+0x1c>
 800a132:	6023      	str	r3, [r4, #0]
 800a134:	bd38      	pop	{r3, r4, r5, pc}
 800a136:	bf00      	nop
 800a138:	20002384 	.word	0x20002384

0800a13c <_isatty_r>:
 800a13c:	b538      	push	{r3, r4, r5, lr}
 800a13e:	4d06      	ldr	r5, [pc, #24]	; (800a158 <_isatty_r+0x1c>)
 800a140:	2300      	movs	r3, #0
 800a142:	4604      	mov	r4, r0
 800a144:	4608      	mov	r0, r1
 800a146:	602b      	str	r3, [r5, #0]
 800a148:	f7f8 fdf3 	bl	8002d32 <_isatty>
 800a14c:	1c43      	adds	r3, r0, #1
 800a14e:	d102      	bne.n	800a156 <_isatty_r+0x1a>
 800a150:	682b      	ldr	r3, [r5, #0]
 800a152:	b103      	cbz	r3, 800a156 <_isatty_r+0x1a>
 800a154:	6023      	str	r3, [r4, #0]
 800a156:	bd38      	pop	{r3, r4, r5, pc}
 800a158:	20002384 	.word	0x20002384

0800a15c <_malloc_usable_size_r>:
 800a15c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a160:	1f18      	subs	r0, r3, #4
 800a162:	2b00      	cmp	r3, #0
 800a164:	bfbc      	itt	lt
 800a166:	580b      	ldrlt	r3, [r1, r0]
 800a168:	18c0      	addlt	r0, r0, r3
 800a16a:	4770      	bx	lr

0800a16c <_init>:
 800a16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a16e:	bf00      	nop
 800a170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a172:	bc08      	pop	{r3}
 800a174:	469e      	mov	lr, r3
 800a176:	4770      	bx	lr

0800a178 <_fini>:
 800a178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a17a:	bf00      	nop
 800a17c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a17e:	bc08      	pop	{r3}
 800a180:	469e      	mov	lr, r3
 800a182:	4770      	bx	lr
