-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
-- Date        : Mon May 27 07:29:57 2024
-- Host        : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_ps_axil_0_0/design_1_ps_axil_0_0_sim_netlist.vhdl
-- Design      : design_1_ps_axil_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_AXIS_SWz is
  port (
    axi_reset_n : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axis_rst_n : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_awready : out STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wready : out STD_LOGIC;
    axi_arvalid : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_arready : out STD_LOGIC;
    axi_rvalid : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rready : in STD_LOGIC;
    cc_as_enable : in STD_LOGIC;
    up_as_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_as_tupsb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    up_as_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_as_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_as_tlast : in STD_LOGIC;
    up_as_tvalid : in STD_LOGIC;
    up_as_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 );
    up_hpri_req : in STD_LOGIC;
    as_up_tready : out STD_LOGIC;
    aa_as_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aa_as_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aa_as_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aa_as_tlast : in STD_LOGIC;
    aa_as_tvalid : in STD_LOGIC;
    aa_as_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 );
    as_aa_tready : out STD_LOGIC;
    la_as_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    la_as_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    la_as_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    la_as_tlast : in STD_LOGIC;
    la_as_tvalid : in STD_LOGIC;
    la_as_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 );
    la_hpri_req : in STD_LOGIC;
    as_la_tready : out STD_LOGIC;
    as_is_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    as_is_tupsb : out STD_LOGIC_VECTOR ( 4 downto 0 );
    as_is_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    as_is_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    as_is_tlast : out STD_LOGIC;
    as_is_tid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    as_is_tvalid : out STD_LOGIC;
    as_is_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_as_tready : in STD_LOGIC;
    is_as_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    is_as_tupsb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    is_as_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    is_as_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    is_as_tlast : in STD_LOGIC;
    is_as_tid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    is_as_tvalid : in STD_LOGIC;
    is_as_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 );
    as_is_tready : out STD_LOGIC;
    as_up_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    as_up_tupsb : out STD_LOGIC_VECTOR ( 4 downto 0 );
    as_up_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    as_up_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    as_up_tlast : out STD_LOGIC;
    as_up_tvalid : out STD_LOGIC;
    as_up_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_as_tready : in STD_LOGIC;
    as_aa_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    as_aa_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    as_aa_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    as_aa_tlast : out STD_LOGIC;
    as_aa_tvalid : out STD_LOGIC;
    as_aa_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aa_as_tready : in STD_LOGIC;
    as_ad_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    as_ad_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    as_ad_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    as_ad_tlast : out STD_LOGIC;
    as_ad_tvalid : out STD_LOGIC;
    as_ad_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ad_as_tready : in STD_LOGIC
  );
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of design_1_ps_axil_0_0_AXIS_SWz : entity is 4;
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of design_1_ps_axil_0_0_AXIS_SWz : entity is 16;
  attribute KEEP_OFFSET : integer;
  attribute KEEP_OFFSET of design_1_ps_axil_0_0_AXIS_SWz : entity is 41;
  attribute LAST_OFFSET : integer;
  attribute LAST_OFFSET of design_1_ps_axil_0_0_AXIS_SWz : entity is 45;
  attribute N : integer;
  attribute N of design_1_ps_axil_0_0_AXIS_SWz : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_AXIS_SWz : entity is "AXIS_SWz";
  attribute STRB_OFFSET : integer;
  attribute STRB_OFFSET of design_1_ps_axil_0_0_AXIS_SWz : entity is 37;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of design_1_ps_axil_0_0_AXIS_SWz : entity is 46;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of design_1_ps_axil_0_0_AXIS_SWz : entity is 2;
  attribute UPSB_OFFSET : integer;
  attribute UPSB_OFFSET of design_1_ps_axil_0_0_AXIS_SWz : entity is 32;
  attribute USER_OFFSET : integer;
  attribute USER_OFFSET of design_1_ps_axil_0_0_AXIS_SWz : entity is 48;
  attribute USER_WIDTH : integer;
  attribute USER_WIDTH of design_1_ps_axil_0_0_AXIS_SWz : entity is 2;
  attribute WIDTH : integer;
  attribute WIDTH of design_1_ps_axil_0_0_AXIS_SWz : entity is 50;
  attribute dont_touch : string;
  attribute dont_touch of design_1_ps_axil_0_0_AXIS_SWz : entity is "yes";
  attribute hi_req_mask : string;
  attribute hi_req_mask of design_1_ps_axil_0_0_AXIS_SWz : entity is "3'b000";
  attribute last_support : string;
  attribute last_support of design_1_ps_axil_0_0_AXIS_SWz : entity is "3'b000";
  attribute pADDR_WIDTH : integer;
  attribute pADDR_WIDTH of design_1_ps_axil_0_0_AXIS_SWz : entity is 15;
  attribute pDATA_WIDTH : integer;
  attribute pDATA_WIDTH of design_1_ps_axil_0_0_AXIS_SWz : entity is 32;
  attribute pUSER_PROJECT_SIDEBAND_WIDTH : integer;
  attribute pUSER_PROJECT_SIDEBAND_WIDTH of design_1_ps_axil_0_0_AXIS_SWz : entity is 5;
  attribute req_mask : string;
  attribute req_mask of design_1_ps_axil_0_0_AXIS_SWz : entity is "3'b011";
end design_1_ps_axil_0_0_AXIS_SWz;

architecture STRUCTURE of design_1_ps_axil_0_0_AXIS_SWz is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal TH_reg : STD_LOGIC;
  signal \TH_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \TH_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \TH_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal above_th0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^as_is_tlast\ : STD_LOGIC;
  signal as_is_tready_reg_i_1_n_0 : STD_LOGIC;
  signal as_is_tready_reg_i_2_n_0 : STD_LOGIC;
  signal as_is_tready_reg_i_6_n_0 : STD_LOGIC;
  signal \as_up_tdata[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[12]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[13]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[13]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[13]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[13]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[14]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[14]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[14]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[14]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[16]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[16]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[16]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[17]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[17]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[17]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[17]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[17]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[18]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[18]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[18]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[18]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[19]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[19]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[20]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[20]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[21]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[21]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[21]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[21]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[21]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[22]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[22]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[22]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[22]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[23]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[24]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[24]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[24]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[25]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[25]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[25]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[25]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[25]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[26]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[26]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[26]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[26]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[26]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[27]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[27]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[27]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[27]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[27]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[28]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[28]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[28]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[29]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[29]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[29]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[29]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[29]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[30]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[30]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[30]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[30]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[30]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \as_up_tdata[31]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \as_up_tdata[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tdata[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tdata[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tdata[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tdata[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tdata[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tdata[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tdata[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tkeep[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal as_up_tlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal as_up_tlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal as_up_tlast_INST_0_i_3_n_0 : STD_LOGIC;
  signal as_up_tlast_INST_0_i_4_n_0 : STD_LOGIC;
  signal as_up_tlast_INST_0_i_5_n_0 : STD_LOGIC;
  signal as_up_tlast_INST_0_i_6_n_0 : STD_LOGIC;
  signal as_up_tlast_INST_0_i_7_n_0 : STD_LOGIC;
  signal \as_up_tstrb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tstrb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tupsb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tuser[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tuser[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tuser[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tuser[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tuser[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tuser[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tuser[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \as_up_tuser[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \as_up_tuser[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \as_up_tuser[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \as_up_tuser[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \as_up_tuser[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \as_up_tuser[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \as_up_tuser[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal as_up_tvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^axi_awready\ : STD_LOGIC;
  signal \^axi_rdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \base_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \base_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \base_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \base_ptr_reg_n_0_[1]\ : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal frame_start_next : STD_LOGIC;
  signal frame_start_reg : STD_LOGIC;
  signal grant_next : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \grant_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \grant_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \grant_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \grant_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \grant_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \hi_req_flag[0]_i_1_n_0\ : STD_LOGIC;
  signal \hi_req_flag[2]_i_1_n_0\ : STD_LOGIC;
  signal \hi_req_flag[2]_i_2_n_0\ : STD_LOGIC;
  signal \hi_req_flag_reg_n_0_[0]\ : STD_LOGIC;
  signal \hi_req_flag_reg_n_0_[2]\ : STD_LOGIC;
  signal is_as_tready_reg : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tid_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_tlast_reg_i_1_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_2_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_3_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_5_n_0 : STD_LOGIC;
  signal \m_axis_tstrb_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tstrb_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tstrb_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tstrb_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tupsb_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tupsb_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tupsb_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tupsb_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tupsb_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tupsb_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tuser_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tuser_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_tvalid_reg : STD_LOGIC;
  signal m_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \mem[0][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[10][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[11][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[12][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[13][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[14][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[15][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[1][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[2][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[3][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[4][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[5][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[7][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[8][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem[9][49]_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[0]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[10]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[11]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[12]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[13]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[14]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[15]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[1]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[2]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[3]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[4]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[5]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[6]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[7]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[8]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal \mem_reg[9]\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_in21_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_reg : STD_LOGIC;
  signal \rd_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_reg_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_ptr_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal wr_ptr_reg_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \as_aa_tdata[0]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \as_aa_tdata[10]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \as_aa_tdata[11]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \as_aa_tdata[12]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \as_aa_tdata[13]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \as_aa_tdata[14]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \as_aa_tdata[15]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \as_aa_tdata[16]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \as_aa_tdata[17]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \as_aa_tdata[18]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \as_aa_tdata[19]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \as_aa_tdata[1]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \as_aa_tdata[20]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \as_aa_tdata[21]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \as_aa_tdata[22]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \as_aa_tdata[23]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \as_aa_tdata[24]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \as_aa_tdata[25]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \as_aa_tdata[26]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \as_aa_tdata[27]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \as_aa_tdata[28]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \as_aa_tdata[29]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \as_aa_tdata[2]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \as_aa_tdata[30]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \as_aa_tdata[31]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \as_aa_tdata[3]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \as_aa_tdata[4]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \as_aa_tdata[5]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \as_aa_tdata[6]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \as_aa_tdata[7]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \as_aa_tdata[8]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \as_aa_tdata[9]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \as_aa_tkeep[0]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \as_aa_tkeep[1]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \as_aa_tkeep[2]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \as_aa_tkeep[3]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of as_aa_tlast_INST_0 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of as_aa_tready_INST_0 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \as_aa_tstrb[0]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \as_aa_tstrb[1]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \as_aa_tstrb[2]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \as_aa_tstrb[3]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \as_aa_tuser[0]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \as_aa_tuser[1]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of as_aa_tvalid_INST_0 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \as_ad_tdata[0]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \as_ad_tdata[10]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \as_ad_tdata[11]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \as_ad_tdata[12]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \as_ad_tdata[13]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \as_ad_tdata[14]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \as_ad_tdata[15]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \as_ad_tdata[16]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \as_ad_tdata[17]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \as_ad_tdata[18]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \as_ad_tdata[19]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \as_ad_tdata[1]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \as_ad_tdata[20]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \as_ad_tdata[21]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \as_ad_tdata[22]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \as_ad_tdata[23]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \as_ad_tdata[24]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \as_ad_tdata[25]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \as_ad_tdata[26]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \as_ad_tdata[27]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \as_ad_tdata[28]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \as_ad_tdata[29]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \as_ad_tdata[2]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \as_ad_tdata[30]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \as_ad_tdata[31]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \as_ad_tdata[3]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \as_ad_tdata[4]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \as_ad_tdata[5]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \as_ad_tdata[6]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \as_ad_tdata[7]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \as_ad_tdata[8]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \as_ad_tdata[9]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \as_ad_tkeep[0]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \as_ad_tkeep[1]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \as_ad_tkeep[2]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \as_ad_tkeep[3]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of as_ad_tlast_INST_0 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \as_ad_tstrb[0]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \as_ad_tstrb[1]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \as_ad_tstrb[2]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \as_ad_tstrb[3]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \as_ad_tuser[0]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \as_ad_tuser[1]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of as_ad_tvalid_INST_0 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of as_is_tready_reg_i_4 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of as_is_tready_reg_i_5 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of as_is_tvalid_INST_0 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \as_up_tdata[0]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \as_up_tdata[10]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \as_up_tdata[11]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \as_up_tdata[12]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \as_up_tdata[13]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \as_up_tdata[14]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \as_up_tdata[15]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \as_up_tdata[16]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \as_up_tdata[17]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \as_up_tdata[18]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \as_up_tdata[19]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \as_up_tdata[1]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \as_up_tdata[20]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \as_up_tdata[21]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \as_up_tdata[22]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \as_up_tdata[23]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \as_up_tdata[24]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \as_up_tdata[25]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \as_up_tdata[26]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \as_up_tdata[27]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \as_up_tdata[28]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \as_up_tdata[29]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \as_up_tdata[2]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \as_up_tdata[30]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \as_up_tdata[31]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \as_up_tdata[3]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \as_up_tdata[4]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \as_up_tdata[5]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \as_up_tdata[6]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \as_up_tdata[7]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \as_up_tdata[8]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \as_up_tdata[9]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \as_up_tkeep[0]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \as_up_tkeep[1]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \as_up_tkeep[2]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \as_up_tkeep[3]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of as_up_tlast_INST_0 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of as_up_tready_INST_0 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \as_up_tstrb[0]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \as_up_tstrb[1]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \as_up_tstrb[2]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \as_up_tstrb[3]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \as_up_tuser[0]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \as_up_tuser[1]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of as_up_tvalid_INST_0 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \base_ptr[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \base_ptr[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of frame_start_reg_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \grant_reg[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \hi_req_flag[2]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axis_tid_reg[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m_axis_tid_reg[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of m_axis_tlast_reg_i_5 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m_axis_tupsb_reg[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_tupsb_reg[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_tupsb_reg[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_tupsb_reg[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_tupsb_reg[4]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rd_ptr_reg[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_ptr_reg[3]_i_1\ : label is "soft_lutpair9";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[0]\ : label is "rd_ptr_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[0]_rep\ : label is "rd_ptr_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[1]\ : label is "rd_ptr_reg_reg[1]";
  attribute ORIG_CELL_NAME of \rd_ptr_reg_reg[1]_rep\ : label is "rd_ptr_reg_reg[1]";
  attribute SOFT_HLUTNM of \wr_ptr_reg[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \wr_ptr_reg[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \wr_ptr_reg[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wr_ptr_reg[4]_i_1\ : label is "soft_lutpair2";
begin
  as_is_tlast <= \^as_is_tlast\;
  axi_arready <= \<const1>\;
  axi_awready <= \^axi_awready\;
  axi_rdata(31) <= \<const0>\;
  axi_rdata(30) <= \<const0>\;
  axi_rdata(29) <= \<const0>\;
  axi_rdata(28) <= \<const0>\;
  axi_rdata(27) <= \<const0>\;
  axi_rdata(26) <= \<const0>\;
  axi_rdata(25) <= \<const0>\;
  axi_rdata(24) <= \<const0>\;
  axi_rdata(23) <= \<const0>\;
  axi_rdata(22) <= \<const0>\;
  axi_rdata(21) <= \<const0>\;
  axi_rdata(20) <= \<const0>\;
  axi_rdata(19) <= \<const0>\;
  axi_rdata(18) <= \<const0>\;
  axi_rdata(17) <= \<const0>\;
  axi_rdata(16) <= \<const0>\;
  axi_rdata(15) <= \<const0>\;
  axi_rdata(14) <= \<const0>\;
  axi_rdata(13) <= \<const0>\;
  axi_rdata(12) <= \<const0>\;
  axi_rdata(11) <= \<const0>\;
  axi_rdata(10) <= \<const0>\;
  axi_rdata(9) <= \<const0>\;
  axi_rdata(8) <= \<const0>\;
  axi_rdata(7) <= \<const0>\;
  axi_rdata(6) <= \<const0>\;
  axi_rdata(5) <= \<const0>\;
  axi_rdata(4) <= \<const0>\;
  axi_rdata(3 downto 0) <= \^axi_rdata\(3 downto 0);
  axi_rvalid <= \<const1>\;
  axi_wready <= \^axi_awready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\TH_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \TH_reg[3]_i_3_n_0\,
      I1 => axi_wstrb(0),
      I2 => axi_awaddr(2),
      I3 => \TH_reg[3]_i_4_n_0\,
      O => TH_reg
    );
\TH_reg[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_reset_n,
      O => \TH_reg[3]_i_2_n_0\
    );
\TH_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => axi_awvalid,
      I1 => axi_awaddr(11),
      I2 => axi_awaddr(9),
      I3 => axi_awaddr(10),
      I4 => cc_as_enable,
      I5 => axi_wvalid,
      O => \TH_reg[3]_i_3_n_0\
    );
\TH_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(6),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(8),
      I5 => axi_awaddr(7),
      O => \TH_reg[3]_i_4_n_0\
    );
\TH_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => TH_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => axi_wdata(0),
      Q => \^axi_rdata\(0)
    );
\TH_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axis_clk,
      CE => TH_reg,
      D => axi_wdata(1),
      PRE => \TH_reg[3]_i_2_n_0\,
      Q => \^axi_rdata\(1)
    );
\TH_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axis_clk,
      CE => TH_reg,
      D => axi_wdata(2),
      PRE => \TH_reg[3]_i_2_n_0\,
      Q => \^axi_rdata\(2)
    );
\TH_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => TH_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => axi_wdata(3),
      Q => \^axi_rdata\(3)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\as_aa_tdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[0]_INST_0_i_1_n_0\,
      O => as_aa_tdata(0)
    );
\as_aa_tdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[10]_INST_0_i_1_n_0\,
      O => as_aa_tdata(10)
    );
\as_aa_tdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[11]_INST_0_i_1_n_0\,
      O => as_aa_tdata(11)
    );
\as_aa_tdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[12]_INST_0_i_1_n_0\,
      O => as_aa_tdata(12)
    );
\as_aa_tdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[13]_INST_0_i_1_n_0\,
      O => as_aa_tdata(13)
    );
\as_aa_tdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[14]_INST_0_i_1_n_0\,
      O => as_aa_tdata(14)
    );
\as_aa_tdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[15]_INST_0_i_1_n_0\,
      O => as_aa_tdata(15)
    );
\as_aa_tdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[16]_INST_0_i_1_n_0\,
      O => as_aa_tdata(16)
    );
\as_aa_tdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[17]_INST_0_i_1_n_0\,
      O => as_aa_tdata(17)
    );
\as_aa_tdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[18]_INST_0_i_1_n_0\,
      O => as_aa_tdata(18)
    );
\as_aa_tdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[19]_INST_0_i_1_n_0\,
      O => as_aa_tdata(19)
    );
\as_aa_tdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[1]_INST_0_i_1_n_0\,
      O => as_aa_tdata(1)
    );
\as_aa_tdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[20]_INST_0_i_1_n_0\,
      O => as_aa_tdata(20)
    );
\as_aa_tdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[21]_INST_0_i_1_n_0\,
      O => as_aa_tdata(21)
    );
\as_aa_tdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[22]_INST_0_i_1_n_0\,
      O => as_aa_tdata(22)
    );
\as_aa_tdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[23]_INST_0_i_1_n_0\,
      O => as_aa_tdata(23)
    );
\as_aa_tdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[24]_INST_0_i_1_n_0\,
      O => as_aa_tdata(24)
    );
\as_aa_tdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[25]_INST_0_i_1_n_0\,
      O => as_aa_tdata(25)
    );
\as_aa_tdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[26]_INST_0_i_1_n_0\,
      O => as_aa_tdata(26)
    );
\as_aa_tdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[27]_INST_0_i_1_n_0\,
      O => as_aa_tdata(27)
    );
\as_aa_tdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[28]_INST_0_i_1_n_0\,
      O => as_aa_tdata(28)
    );
\as_aa_tdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[29]_INST_0_i_1_n_0\,
      O => as_aa_tdata(29)
    );
\as_aa_tdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[2]_INST_0_i_1_n_0\,
      O => as_aa_tdata(2)
    );
\as_aa_tdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[30]_INST_0_i_1_n_0\,
      O => as_aa_tdata(30)
    );
\as_aa_tdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[31]_INST_0_i_1_n_0\,
      O => as_aa_tdata(31)
    );
\as_aa_tdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[3]_INST_0_i_1_n_0\,
      O => as_aa_tdata(3)
    );
\as_aa_tdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[4]_INST_0_i_1_n_0\,
      O => as_aa_tdata(4)
    );
\as_aa_tdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[5]_INST_0_i_1_n_0\,
      O => as_aa_tdata(5)
    );
\as_aa_tdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[6]_INST_0_i_1_n_0\,
      O => as_aa_tdata(6)
    );
\as_aa_tdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[7]_INST_0_i_1_n_0\,
      O => as_aa_tdata(7)
    );
\as_aa_tdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[8]_INST_0_i_1_n_0\,
      O => as_aa_tdata(8)
    );
\as_aa_tdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tdata[9]_INST_0_i_1_n_0\,
      O => as_aa_tdata(9)
    );
\as_aa_tkeep[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tkeep[0]_INST_0_i_1_n_0\,
      O => as_aa_tkeep(0)
    );
\as_aa_tkeep[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tkeep[1]_INST_0_i_1_n_0\,
      O => as_aa_tkeep(1)
    );
\as_aa_tkeep[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tkeep[2]_INST_0_i_1_n_0\,
      O => as_aa_tkeep(2)
    );
\as_aa_tkeep[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tkeep[3]_INST_0_i_1_n_0\,
      O => as_aa_tkeep(3)
    );
as_aa_tlast_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => as_up_tlast_INST_0_i_1_n_0,
      O => as_aa_tlast
    );
as_aa_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in22_in,
      I1 => is_as_tready,
      O => as_aa_tready
    );
\as_aa_tstrb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => p_1_in(0),
      O => as_aa_tstrb(0)
    );
\as_aa_tstrb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => p_1_in(1),
      O => as_aa_tstrb(1)
    );
\as_aa_tstrb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => p_1_in(2),
      O => as_aa_tstrb(2)
    );
\as_aa_tstrb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => p_1_in(3),
      O => as_aa_tstrb(3)
    );
\as_aa_tuser[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tuser[0]_INST_0_i_1_n_0\,
      O => as_aa_tuser(0)
    );
\as_aa_tuser[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \p_0_in__1\(0),
      I2 => \as_up_tuser[1]_INST_0_i_1_n_0\,
      O => as_aa_tuser(1)
    );
as_aa_tvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \p_0_in__1\(1),
      I2 => empty,
      O => as_aa_tvalid
    );
\as_ad_tdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[0]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(0)
    );
\as_ad_tdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[10]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(10)
    );
\as_ad_tdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[11]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(11)
    );
\as_ad_tdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[12]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(12)
    );
\as_ad_tdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[13]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(13)
    );
\as_ad_tdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[14]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(14)
    );
\as_ad_tdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[15]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(15)
    );
\as_ad_tdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[16]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(16)
    );
\as_ad_tdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[17]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(17)
    );
\as_ad_tdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[18]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(18)
    );
\as_ad_tdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[19]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(19)
    );
\as_ad_tdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[1]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(1)
    );
\as_ad_tdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[20]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(20)
    );
\as_ad_tdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[21]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(21)
    );
\as_ad_tdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[22]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(22)
    );
\as_ad_tdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[23]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(23)
    );
\as_ad_tdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[24]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(24)
    );
\as_ad_tdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[25]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(25)
    );
\as_ad_tdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[26]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(26)
    );
\as_ad_tdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[27]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(27)
    );
\as_ad_tdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[28]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(28)
    );
\as_ad_tdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[29]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(29)
    );
\as_ad_tdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[2]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(2)
    );
\as_ad_tdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[30]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(30)
    );
\as_ad_tdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[31]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(31)
    );
\as_ad_tdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[3]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(3)
    );
\as_ad_tdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[4]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(4)
    );
\as_ad_tdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[5]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(5)
    );
\as_ad_tdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[6]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(6)
    );
\as_ad_tdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[7]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(7)
    );
\as_ad_tdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[8]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(8)
    );
\as_ad_tdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tdata[9]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tdata(9)
    );
\as_ad_tkeep[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tkeep[0]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tkeep(0)
    );
\as_ad_tkeep[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tkeep[1]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tkeep(1)
    );
\as_ad_tkeep[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tkeep[2]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tkeep(2)
    );
\as_ad_tkeep[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tkeep[3]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tkeep(3)
    );
as_ad_tlast_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => as_up_tlast_INST_0_i_1_n_0,
      I2 => \p_0_in__1\(1),
      O => as_ad_tlast
    );
\as_ad_tstrb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => p_1_in(0),
      I2 => \p_0_in__1\(1),
      O => as_ad_tstrb(0)
    );
\as_ad_tstrb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => p_1_in(1),
      I2 => \p_0_in__1\(1),
      O => as_ad_tstrb(1)
    );
\as_ad_tstrb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => p_1_in(2),
      I2 => \p_0_in__1\(1),
      O => as_ad_tstrb(2)
    );
\as_ad_tstrb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => p_1_in(3),
      I2 => \p_0_in__1\(1),
      O => as_ad_tstrb(3)
    );
\as_ad_tuser[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tuser[0]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tuser(0)
    );
\as_ad_tuser[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \as_up_tuser[1]_INST_0_i_1_n_0\,
      I2 => \p_0_in__1\(1),
      O => as_ad_tuser(1)
    );
as_ad_tvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \p_0_in__1\(1),
      I2 => empty,
      O => as_ad_tvalid
    );
as_is_tready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004D00FF4D"
    )
        port map (
      I0 => as_is_tready_reg_i_2_n_0,
      I1 => \^axi_rdata\(2),
      I2 => above_th0(2),
      I3 => \^axi_rdata\(3),
      I4 => above_th0(3),
      I5 => above_th0(4),
      O => as_is_tready_reg_i_1_n_0
    );
as_is_tready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0170371337130170"
    )
        port map (
      I0 => \^axi_rdata\(0),
      I1 => \^axi_rdata\(1),
      I2 => rd_ptr_reg_reg(0),
      I3 => wr_ptr_reg_reg(0),
      I4 => rd_ptr_reg_reg(1),
      I5 => wr_ptr_reg_reg(1),
      O => as_is_tready_reg_i_2_n_0
    );
as_is_tready_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => rd_ptr_reg_reg(0),
      I2 => wr_ptr_reg_reg(1),
      I3 => rd_ptr_reg_reg(1),
      I4 => rd_ptr_reg_reg(2),
      I5 => wr_ptr_reg_reg(2),
      O => above_th0(2)
    );
as_is_tready_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => as_is_tready_reg_i_6_n_0,
      I1 => rd_ptr_reg_reg(3),
      I2 => wr_ptr_reg_reg(3),
      O => above_th0(3)
    );
as_is_tready_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => as_is_tready_reg_i_6_n_0,
      I1 => wr_ptr_reg_reg(3),
      I2 => rd_ptr_reg_reg(3),
      I3 => rd_ptr_reg_reg(4),
      I4 => wr_ptr_reg_reg(4),
      O => above_th0(4)
    );
as_is_tready_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => rd_ptr_reg_reg(2),
      I1 => wr_ptr_reg_reg(2),
      I2 => wr_ptr_reg_reg(0),
      I3 => rd_ptr_reg_reg(0),
      I4 => wr_ptr_reg_reg(1),
      I5 => rd_ptr_reg_reg(1),
      O => as_is_tready_reg_i_6_n_0
    );
as_is_tready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => as_is_tready_reg_i_1_n_0,
      Q => as_is_tready
    );
as_is_tvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_tvalid_reg,
      I1 => is_as_tready_reg,
      O => as_is_tvalid
    );
as_la_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in21_in,
      I1 => is_as_tready,
      O => as_la_tready
    );
\as_up_tdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[0]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(0)
    );
\as_up_tdata[0]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[0]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[0]_INST_0_i_3_n_0\,
      O => \as_up_tdata[0]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[0]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[0]_INST_0_i_5_n_0\,
      O => \as_up_tdata[0]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[0]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[0]_INST_0_i_7_n_0\,
      O => \as_up_tdata[0]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(0),
      I1 => \mem_reg[2]\(0),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(0),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(0),
      O => \as_up_tdata[0]_INST_0_i_4_n_0\
    );
\as_up_tdata[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(0),
      I1 => \mem_reg[6]\(0),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(0),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(0),
      O => \as_up_tdata[0]_INST_0_i_5_n_0\
    );
\as_up_tdata[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(0),
      I1 => \mem_reg[10]\(0),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(0),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(0),
      O => \as_up_tdata[0]_INST_0_i_6_n_0\
    );
\as_up_tdata[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(0),
      I1 => \mem_reg[14]\(0),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(0),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(0),
      O => \as_up_tdata[0]_INST_0_i_7_n_0\
    );
\as_up_tdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[10]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(10)
    );
\as_up_tdata[10]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[10]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[10]_INST_0_i_3_n_0\,
      O => \as_up_tdata[10]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[10]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[10]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[10]_INST_0_i_5_n_0\,
      O => \as_up_tdata[10]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[10]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[10]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[10]_INST_0_i_7_n_0\,
      O => \as_up_tdata[10]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[10]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(10),
      I1 => \mem_reg[2]\(10),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(10),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(10),
      O => \as_up_tdata[10]_INST_0_i_4_n_0\
    );
\as_up_tdata[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(10),
      I1 => \mem_reg[6]\(10),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(10),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(10),
      O => \as_up_tdata[10]_INST_0_i_5_n_0\
    );
\as_up_tdata[10]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(10),
      I1 => \mem_reg[10]\(10),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(10),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(10),
      O => \as_up_tdata[10]_INST_0_i_6_n_0\
    );
\as_up_tdata[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(10),
      I1 => \mem_reg[14]\(10),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(10),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(10),
      O => \as_up_tdata[10]_INST_0_i_7_n_0\
    );
\as_up_tdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[11]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(11)
    );
\as_up_tdata[11]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[11]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[11]_INST_0_i_3_n_0\,
      O => \as_up_tdata[11]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[11]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[11]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[11]_INST_0_i_5_n_0\,
      O => \as_up_tdata[11]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[11]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[11]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[11]_INST_0_i_7_n_0\,
      O => \as_up_tdata[11]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[11]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(11),
      I1 => \mem_reg[2]\(11),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(11),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(11),
      O => \as_up_tdata[11]_INST_0_i_4_n_0\
    );
\as_up_tdata[11]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(11),
      I1 => \mem_reg[6]\(11),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(11),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(11),
      O => \as_up_tdata[11]_INST_0_i_5_n_0\
    );
\as_up_tdata[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(11),
      I1 => \mem_reg[10]\(11),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(11),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(11),
      O => \as_up_tdata[11]_INST_0_i_6_n_0\
    );
\as_up_tdata[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(11),
      I1 => \mem_reg[14]\(11),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(11),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(11),
      O => \as_up_tdata[11]_INST_0_i_7_n_0\
    );
\as_up_tdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[12]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(12)
    );
\as_up_tdata[12]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[12]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[12]_INST_0_i_3_n_0\,
      O => \as_up_tdata[12]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[12]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[12]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[12]_INST_0_i_5_n_0\,
      O => \as_up_tdata[12]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[12]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[12]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[12]_INST_0_i_7_n_0\,
      O => \as_up_tdata[12]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[12]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(12),
      I1 => \mem_reg[2]\(12),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(12),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(12),
      O => \as_up_tdata[12]_INST_0_i_4_n_0\
    );
\as_up_tdata[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(12),
      I1 => \mem_reg[6]\(12),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(12),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(12),
      O => \as_up_tdata[12]_INST_0_i_5_n_0\
    );
\as_up_tdata[12]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(12),
      I1 => \mem_reg[10]\(12),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(12),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(12),
      O => \as_up_tdata[12]_INST_0_i_6_n_0\
    );
\as_up_tdata[12]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(12),
      I1 => \mem_reg[14]\(12),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(12),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(12),
      O => \as_up_tdata[12]_INST_0_i_7_n_0\
    );
\as_up_tdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[13]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(13)
    );
\as_up_tdata[13]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[13]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[13]_INST_0_i_3_n_0\,
      O => \as_up_tdata[13]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[13]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[13]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[13]_INST_0_i_5_n_0\,
      O => \as_up_tdata[13]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[13]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[13]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[13]_INST_0_i_7_n_0\,
      O => \as_up_tdata[13]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[13]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(13),
      I1 => \mem_reg[2]\(13),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(13),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(13),
      O => \as_up_tdata[13]_INST_0_i_4_n_0\
    );
\as_up_tdata[13]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(13),
      I1 => \mem_reg[6]\(13),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(13),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(13),
      O => \as_up_tdata[13]_INST_0_i_5_n_0\
    );
\as_up_tdata[13]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(13),
      I1 => \mem_reg[10]\(13),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(13),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(13),
      O => \as_up_tdata[13]_INST_0_i_6_n_0\
    );
\as_up_tdata[13]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(13),
      I1 => \mem_reg[14]\(13),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(13),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(13),
      O => \as_up_tdata[13]_INST_0_i_7_n_0\
    );
\as_up_tdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[14]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(14)
    );
\as_up_tdata[14]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[14]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[14]_INST_0_i_3_n_0\,
      O => \as_up_tdata[14]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[14]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[14]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[14]_INST_0_i_5_n_0\,
      O => \as_up_tdata[14]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[14]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[14]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[14]_INST_0_i_7_n_0\,
      O => \as_up_tdata[14]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[14]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(14),
      I1 => \mem_reg[2]\(14),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(14),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(14),
      O => \as_up_tdata[14]_INST_0_i_4_n_0\
    );
\as_up_tdata[14]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(14),
      I1 => \mem_reg[6]\(14),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(14),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(14),
      O => \as_up_tdata[14]_INST_0_i_5_n_0\
    );
\as_up_tdata[14]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(14),
      I1 => \mem_reg[10]\(14),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(14),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(14),
      O => \as_up_tdata[14]_INST_0_i_6_n_0\
    );
\as_up_tdata[14]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(14),
      I1 => \mem_reg[14]\(14),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(14),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(14),
      O => \as_up_tdata[14]_INST_0_i_7_n_0\
    );
\as_up_tdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[15]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(15)
    );
\as_up_tdata[15]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[15]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[15]_INST_0_i_3_n_0\,
      O => \as_up_tdata[15]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[15]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[15]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[15]_INST_0_i_5_n_0\,
      O => \as_up_tdata[15]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[15]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[15]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[15]_INST_0_i_7_n_0\,
      O => \as_up_tdata[15]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[15]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(15),
      I1 => \mem_reg[2]\(15),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(15),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(15),
      O => \as_up_tdata[15]_INST_0_i_4_n_0\
    );
\as_up_tdata[15]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(15),
      I1 => \mem_reg[6]\(15),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(15),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(15),
      O => \as_up_tdata[15]_INST_0_i_5_n_0\
    );
\as_up_tdata[15]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(15),
      I1 => \mem_reg[10]\(15),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(15),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(15),
      O => \as_up_tdata[15]_INST_0_i_6_n_0\
    );
\as_up_tdata[15]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(15),
      I1 => \mem_reg[14]\(15),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(15),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(15),
      O => \as_up_tdata[15]_INST_0_i_7_n_0\
    );
\as_up_tdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[16]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(16)
    );
\as_up_tdata[16]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[16]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[16]_INST_0_i_3_n_0\,
      O => \as_up_tdata[16]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[16]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[16]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[16]_INST_0_i_5_n_0\,
      O => \as_up_tdata[16]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[16]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[16]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[16]_INST_0_i_7_n_0\,
      O => \as_up_tdata[16]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[16]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(16),
      I1 => \mem_reg[2]\(16),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(16),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(16),
      O => \as_up_tdata[16]_INST_0_i_4_n_0\
    );
\as_up_tdata[16]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(16),
      I1 => \mem_reg[6]\(16),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(16),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(16),
      O => \as_up_tdata[16]_INST_0_i_5_n_0\
    );
\as_up_tdata[16]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(16),
      I1 => \mem_reg[10]\(16),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(16),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(16),
      O => \as_up_tdata[16]_INST_0_i_6_n_0\
    );
\as_up_tdata[16]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(16),
      I1 => \mem_reg[14]\(16),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(16),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(16),
      O => \as_up_tdata[16]_INST_0_i_7_n_0\
    );
\as_up_tdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[17]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(17)
    );
\as_up_tdata[17]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[17]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[17]_INST_0_i_3_n_0\,
      O => \as_up_tdata[17]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[17]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[17]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[17]_INST_0_i_5_n_0\,
      O => \as_up_tdata[17]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[17]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[17]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[17]_INST_0_i_7_n_0\,
      O => \as_up_tdata[17]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[17]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(17),
      I1 => \mem_reg[2]\(17),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(17),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(17),
      O => \as_up_tdata[17]_INST_0_i_4_n_0\
    );
\as_up_tdata[17]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(17),
      I1 => \mem_reg[6]\(17),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(17),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(17),
      O => \as_up_tdata[17]_INST_0_i_5_n_0\
    );
\as_up_tdata[17]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(17),
      I1 => \mem_reg[10]\(17),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(17),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(17),
      O => \as_up_tdata[17]_INST_0_i_6_n_0\
    );
\as_up_tdata[17]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(17),
      I1 => \mem_reg[14]\(17),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(17),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(17),
      O => \as_up_tdata[17]_INST_0_i_7_n_0\
    );
\as_up_tdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[18]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(18)
    );
\as_up_tdata[18]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[18]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[18]_INST_0_i_3_n_0\,
      O => \as_up_tdata[18]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[18]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[18]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[18]_INST_0_i_5_n_0\,
      O => \as_up_tdata[18]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[18]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[18]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[18]_INST_0_i_7_n_0\,
      O => \as_up_tdata[18]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[18]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(18),
      I1 => \mem_reg[2]\(18),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(18),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(18),
      O => \as_up_tdata[18]_INST_0_i_4_n_0\
    );
\as_up_tdata[18]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(18),
      I1 => \mem_reg[6]\(18),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(18),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(18),
      O => \as_up_tdata[18]_INST_0_i_5_n_0\
    );
\as_up_tdata[18]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(18),
      I1 => \mem_reg[10]\(18),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(18),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(18),
      O => \as_up_tdata[18]_INST_0_i_6_n_0\
    );
\as_up_tdata[18]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(18),
      I1 => \mem_reg[14]\(18),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(18),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(18),
      O => \as_up_tdata[18]_INST_0_i_7_n_0\
    );
\as_up_tdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[19]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(19)
    );
\as_up_tdata[19]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[19]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[19]_INST_0_i_3_n_0\,
      O => \as_up_tdata[19]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[19]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[19]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[19]_INST_0_i_5_n_0\,
      O => \as_up_tdata[19]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[19]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[19]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[19]_INST_0_i_7_n_0\,
      O => \as_up_tdata[19]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[19]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(19),
      I1 => \mem_reg[2]\(19),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(19),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(19),
      O => \as_up_tdata[19]_INST_0_i_4_n_0\
    );
\as_up_tdata[19]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(19),
      I1 => \mem_reg[6]\(19),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(19),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(19),
      O => \as_up_tdata[19]_INST_0_i_5_n_0\
    );
\as_up_tdata[19]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(19),
      I1 => \mem_reg[10]\(19),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(19),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(19),
      O => \as_up_tdata[19]_INST_0_i_6_n_0\
    );
\as_up_tdata[19]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(19),
      I1 => \mem_reg[14]\(19),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(19),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(19),
      O => \as_up_tdata[19]_INST_0_i_7_n_0\
    );
\as_up_tdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[1]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(1)
    );
\as_up_tdata[1]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[1]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[1]_INST_0_i_3_n_0\,
      O => \as_up_tdata[1]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[1]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[1]_INST_0_i_5_n_0\,
      O => \as_up_tdata[1]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[1]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[1]_INST_0_i_7_n_0\,
      O => \as_up_tdata[1]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(1),
      I1 => \mem_reg[2]\(1),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(1),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(1),
      O => \as_up_tdata[1]_INST_0_i_4_n_0\
    );
\as_up_tdata[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(1),
      I1 => \mem_reg[6]\(1),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(1),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(1),
      O => \as_up_tdata[1]_INST_0_i_5_n_0\
    );
\as_up_tdata[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(1),
      I1 => \mem_reg[10]\(1),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(1),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(1),
      O => \as_up_tdata[1]_INST_0_i_6_n_0\
    );
\as_up_tdata[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(1),
      I1 => \mem_reg[14]\(1),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(1),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(1),
      O => \as_up_tdata[1]_INST_0_i_7_n_0\
    );
\as_up_tdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[20]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(20)
    );
\as_up_tdata[20]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[20]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[20]_INST_0_i_3_n_0\,
      O => \as_up_tdata[20]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[20]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[20]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[20]_INST_0_i_5_n_0\,
      O => \as_up_tdata[20]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[20]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[20]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[20]_INST_0_i_7_n_0\,
      O => \as_up_tdata[20]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[20]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(20),
      I1 => \mem_reg[2]\(20),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(20),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(20),
      O => \as_up_tdata[20]_INST_0_i_4_n_0\
    );
\as_up_tdata[20]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(20),
      I1 => \mem_reg[6]\(20),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(20),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(20),
      O => \as_up_tdata[20]_INST_0_i_5_n_0\
    );
\as_up_tdata[20]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(20),
      I1 => \mem_reg[10]\(20),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(20),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(20),
      O => \as_up_tdata[20]_INST_0_i_6_n_0\
    );
\as_up_tdata[20]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(20),
      I1 => \mem_reg[14]\(20),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(20),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(20),
      O => \as_up_tdata[20]_INST_0_i_7_n_0\
    );
\as_up_tdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[21]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(21)
    );
\as_up_tdata[21]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[21]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[21]_INST_0_i_3_n_0\,
      O => \as_up_tdata[21]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[21]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[21]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[21]_INST_0_i_5_n_0\,
      O => \as_up_tdata[21]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[21]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[21]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[21]_INST_0_i_7_n_0\,
      O => \as_up_tdata[21]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[21]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(21),
      I1 => \mem_reg[2]\(21),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(21),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(21),
      O => \as_up_tdata[21]_INST_0_i_4_n_0\
    );
\as_up_tdata[21]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(21),
      I1 => \mem_reg[6]\(21),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(21),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(21),
      O => \as_up_tdata[21]_INST_0_i_5_n_0\
    );
\as_up_tdata[21]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(21),
      I1 => \mem_reg[10]\(21),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(21),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(21),
      O => \as_up_tdata[21]_INST_0_i_6_n_0\
    );
\as_up_tdata[21]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(21),
      I1 => \mem_reg[14]\(21),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(21),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(21),
      O => \as_up_tdata[21]_INST_0_i_7_n_0\
    );
\as_up_tdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[22]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(22)
    );
\as_up_tdata[22]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[22]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[22]_INST_0_i_3_n_0\,
      O => \as_up_tdata[22]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[22]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[22]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[22]_INST_0_i_5_n_0\,
      O => \as_up_tdata[22]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[22]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[22]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[22]_INST_0_i_7_n_0\,
      O => \as_up_tdata[22]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[22]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(22),
      I1 => \mem_reg[2]\(22),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(22),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(22),
      O => \as_up_tdata[22]_INST_0_i_4_n_0\
    );
\as_up_tdata[22]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(22),
      I1 => \mem_reg[6]\(22),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(22),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(22),
      O => \as_up_tdata[22]_INST_0_i_5_n_0\
    );
\as_up_tdata[22]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(22),
      I1 => \mem_reg[10]\(22),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(22),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(22),
      O => \as_up_tdata[22]_INST_0_i_6_n_0\
    );
\as_up_tdata[22]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(22),
      I1 => \mem_reg[14]\(22),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(22),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(22),
      O => \as_up_tdata[22]_INST_0_i_7_n_0\
    );
\as_up_tdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[23]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(23)
    );
\as_up_tdata[23]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[23]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[23]_INST_0_i_3_n_0\,
      O => \as_up_tdata[23]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[23]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[23]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[23]_INST_0_i_5_n_0\,
      O => \as_up_tdata[23]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[23]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[23]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[23]_INST_0_i_7_n_0\,
      O => \as_up_tdata[23]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[23]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(23),
      I1 => \mem_reg[2]\(23),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(23),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(23),
      O => \as_up_tdata[23]_INST_0_i_4_n_0\
    );
\as_up_tdata[23]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(23),
      I1 => \mem_reg[6]\(23),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(23),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(23),
      O => \as_up_tdata[23]_INST_0_i_5_n_0\
    );
\as_up_tdata[23]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(23),
      I1 => \mem_reg[10]\(23),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(23),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(23),
      O => \as_up_tdata[23]_INST_0_i_6_n_0\
    );
\as_up_tdata[23]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(23),
      I1 => \mem_reg[14]\(23),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(23),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(23),
      O => \as_up_tdata[23]_INST_0_i_7_n_0\
    );
\as_up_tdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[24]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(24)
    );
\as_up_tdata[24]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[24]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[24]_INST_0_i_3_n_0\,
      O => \as_up_tdata[24]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[24]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[24]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[24]_INST_0_i_5_n_0\,
      O => \as_up_tdata[24]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[24]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[24]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[24]_INST_0_i_7_n_0\,
      O => \as_up_tdata[24]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[24]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(24),
      I1 => \mem_reg[2]\(24),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(24),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(24),
      O => \as_up_tdata[24]_INST_0_i_4_n_0\
    );
\as_up_tdata[24]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(24),
      I1 => \mem_reg[6]\(24),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(24),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(24),
      O => \as_up_tdata[24]_INST_0_i_5_n_0\
    );
\as_up_tdata[24]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(24),
      I1 => \mem_reg[10]\(24),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(24),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(24),
      O => \as_up_tdata[24]_INST_0_i_6_n_0\
    );
\as_up_tdata[24]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(24),
      I1 => \mem_reg[14]\(24),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(24),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(24),
      O => \as_up_tdata[24]_INST_0_i_7_n_0\
    );
\as_up_tdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[25]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(25)
    );
\as_up_tdata[25]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[25]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[25]_INST_0_i_3_n_0\,
      O => \as_up_tdata[25]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[25]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[25]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[25]_INST_0_i_5_n_0\,
      O => \as_up_tdata[25]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[25]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[25]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[25]_INST_0_i_7_n_0\,
      O => \as_up_tdata[25]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[25]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(25),
      I1 => \mem_reg[2]\(25),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(25),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(25),
      O => \as_up_tdata[25]_INST_0_i_4_n_0\
    );
\as_up_tdata[25]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(25),
      I1 => \mem_reg[6]\(25),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(25),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(25),
      O => \as_up_tdata[25]_INST_0_i_5_n_0\
    );
\as_up_tdata[25]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(25),
      I1 => \mem_reg[10]\(25),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(25),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(25),
      O => \as_up_tdata[25]_INST_0_i_6_n_0\
    );
\as_up_tdata[25]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(25),
      I1 => \mem_reg[14]\(25),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(25),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(25),
      O => \as_up_tdata[25]_INST_0_i_7_n_0\
    );
\as_up_tdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[26]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(26)
    );
\as_up_tdata[26]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[26]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[26]_INST_0_i_3_n_0\,
      O => \as_up_tdata[26]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[26]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[26]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[26]_INST_0_i_5_n_0\,
      O => \as_up_tdata[26]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[26]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[26]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[26]_INST_0_i_7_n_0\,
      O => \as_up_tdata[26]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[26]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(26),
      I1 => \mem_reg[2]\(26),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(26),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(26),
      O => \as_up_tdata[26]_INST_0_i_4_n_0\
    );
\as_up_tdata[26]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(26),
      I1 => \mem_reg[6]\(26),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(26),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(26),
      O => \as_up_tdata[26]_INST_0_i_5_n_0\
    );
\as_up_tdata[26]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(26),
      I1 => \mem_reg[10]\(26),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(26),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(26),
      O => \as_up_tdata[26]_INST_0_i_6_n_0\
    );
\as_up_tdata[26]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(26),
      I1 => \mem_reg[14]\(26),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(26),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(26),
      O => \as_up_tdata[26]_INST_0_i_7_n_0\
    );
\as_up_tdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[27]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(27)
    );
\as_up_tdata[27]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[27]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[27]_INST_0_i_3_n_0\,
      O => \as_up_tdata[27]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[27]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[27]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[27]_INST_0_i_5_n_0\,
      O => \as_up_tdata[27]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[27]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[27]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[27]_INST_0_i_7_n_0\,
      O => \as_up_tdata[27]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[27]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(27),
      I1 => \mem_reg[2]\(27),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(27),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(27),
      O => \as_up_tdata[27]_INST_0_i_4_n_0\
    );
\as_up_tdata[27]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(27),
      I1 => \mem_reg[6]\(27),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(27),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(27),
      O => \as_up_tdata[27]_INST_0_i_5_n_0\
    );
\as_up_tdata[27]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(27),
      I1 => \mem_reg[10]\(27),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(27),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(27),
      O => \as_up_tdata[27]_INST_0_i_6_n_0\
    );
\as_up_tdata[27]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(27),
      I1 => \mem_reg[14]\(27),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(27),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(27),
      O => \as_up_tdata[27]_INST_0_i_7_n_0\
    );
\as_up_tdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[28]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(28)
    );
\as_up_tdata[28]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[28]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[28]_INST_0_i_3_n_0\,
      O => \as_up_tdata[28]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[28]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[28]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[28]_INST_0_i_5_n_0\,
      O => \as_up_tdata[28]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[28]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[28]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[28]_INST_0_i_7_n_0\,
      O => \as_up_tdata[28]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[28]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(28),
      I1 => \mem_reg[2]\(28),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(28),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(28),
      O => \as_up_tdata[28]_INST_0_i_4_n_0\
    );
\as_up_tdata[28]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(28),
      I1 => \mem_reg[6]\(28),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(28),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(28),
      O => \as_up_tdata[28]_INST_0_i_5_n_0\
    );
\as_up_tdata[28]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(28),
      I1 => \mem_reg[10]\(28),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(28),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(28),
      O => \as_up_tdata[28]_INST_0_i_6_n_0\
    );
\as_up_tdata[28]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(28),
      I1 => \mem_reg[14]\(28),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(28),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(28),
      O => \as_up_tdata[28]_INST_0_i_7_n_0\
    );
\as_up_tdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[29]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(29)
    );
\as_up_tdata[29]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[29]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[29]_INST_0_i_3_n_0\,
      O => \as_up_tdata[29]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[29]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[29]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[29]_INST_0_i_5_n_0\,
      O => \as_up_tdata[29]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[29]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[29]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[29]_INST_0_i_7_n_0\,
      O => \as_up_tdata[29]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[29]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(29),
      I1 => \mem_reg[2]\(29),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(29),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(29),
      O => \as_up_tdata[29]_INST_0_i_4_n_0\
    );
\as_up_tdata[29]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(29),
      I1 => \mem_reg[6]\(29),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(29),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(29),
      O => \as_up_tdata[29]_INST_0_i_5_n_0\
    );
\as_up_tdata[29]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(29),
      I1 => \mem_reg[10]\(29),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(29),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(29),
      O => \as_up_tdata[29]_INST_0_i_6_n_0\
    );
\as_up_tdata[29]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(29),
      I1 => \mem_reg[14]\(29),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(29),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(29),
      O => \as_up_tdata[29]_INST_0_i_7_n_0\
    );
\as_up_tdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[2]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(2)
    );
\as_up_tdata[2]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[2]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[2]_INST_0_i_3_n_0\,
      O => \as_up_tdata[2]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[2]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[2]_INST_0_i_5_n_0\,
      O => \as_up_tdata[2]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[2]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[2]_INST_0_i_7_n_0\,
      O => \as_up_tdata[2]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(2),
      I1 => \mem_reg[2]\(2),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(2),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(2),
      O => \as_up_tdata[2]_INST_0_i_4_n_0\
    );
\as_up_tdata[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(2),
      I1 => \mem_reg[6]\(2),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(2),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(2),
      O => \as_up_tdata[2]_INST_0_i_5_n_0\
    );
\as_up_tdata[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(2),
      I1 => \mem_reg[10]\(2),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(2),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(2),
      O => \as_up_tdata[2]_INST_0_i_6_n_0\
    );
\as_up_tdata[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(2),
      I1 => \mem_reg[14]\(2),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(2),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(2),
      O => \as_up_tdata[2]_INST_0_i_7_n_0\
    );
\as_up_tdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[30]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(30)
    );
\as_up_tdata[30]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[30]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[30]_INST_0_i_3_n_0\,
      O => \as_up_tdata[30]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[30]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[30]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[30]_INST_0_i_5_n_0\,
      O => \as_up_tdata[30]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[30]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[30]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[30]_INST_0_i_7_n_0\,
      O => \as_up_tdata[30]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[30]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(30),
      I1 => \mem_reg[2]\(30),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(30),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(30),
      O => \as_up_tdata[30]_INST_0_i_4_n_0\
    );
\as_up_tdata[30]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(30),
      I1 => \mem_reg[6]\(30),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(30),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(30),
      O => \as_up_tdata[30]_INST_0_i_5_n_0\
    );
\as_up_tdata[30]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(30),
      I1 => \mem_reg[10]\(30),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(30),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(30),
      O => \as_up_tdata[30]_INST_0_i_6_n_0\
    );
\as_up_tdata[30]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(30),
      I1 => \mem_reg[14]\(30),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(30),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(30),
      O => \as_up_tdata[30]_INST_0_i_7_n_0\
    );
\as_up_tdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[31]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(31)
    );
\as_up_tdata[31]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_5_n_0\,
      O => \as_up_tdata[31]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[31]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(31),
      I1 => \mem_reg[2]\(31),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(31),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(31),
      O => \as_up_tdata[31]_INST_0_i_10_n_0\
    );
\as_up_tdata[31]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(31),
      I1 => \mem_reg[6]\(31),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(31),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(31),
      O => \as_up_tdata[31]_INST_0_i_11_n_0\
    );
\as_up_tdata[31]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(31),
      I1 => \mem_reg[10]\(31),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(31),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(31),
      O => \as_up_tdata[31]_INST_0_i_12_n_0\
    );
\as_up_tdata[31]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(31),
      I1 => \mem_reg[14]\(31),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(31),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(31),
      O => \as_up_tdata[31]_INST_0_i_13_n_0\
    );
\as_up_tdata[31]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(46),
      I1 => \mem_reg[2]\(46),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(46),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(46),
      O => \as_up_tdata[31]_INST_0_i_14_n_0\
    );
\as_up_tdata[31]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(46),
      I1 => \mem_reg[6]\(46),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(46),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(46),
      O => \as_up_tdata[31]_INST_0_i_15_n_0\
    );
\as_up_tdata[31]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(46),
      I1 => \mem_reg[10]\(46),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(46),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(46),
      O => \as_up_tdata[31]_INST_0_i_16_n_0\
    );
\as_up_tdata[31]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(46),
      I1 => \mem_reg[14]\(46),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(46),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(46),
      O => \as_up_tdata[31]_INST_0_i_17_n_0\
    );
\as_up_tdata[31]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(47),
      I1 => \mem_reg[2]\(47),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(47),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(47),
      O => \as_up_tdata[31]_INST_0_i_18_n_0\
    );
\as_up_tdata[31]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(47),
      I1 => \mem_reg[6]\(47),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(47),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(47),
      O => \as_up_tdata[31]_INST_0_i_19_n_0\
    );
\as_up_tdata[31]_INST_0_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_7_n_0\,
      O => \p_0_in__1\(0),
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[31]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(47),
      I1 => \mem_reg[10]\(47),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(47),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(47),
      O => \as_up_tdata[31]_INST_0_i_20_n_0\
    );
\as_up_tdata[31]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(47),
      I1 => \mem_reg[14]\(47),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(47),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(47),
      O => \as_up_tdata[31]_INST_0_i_21_n_0\
    );
\as_up_tdata[31]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_8_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_9_n_0\,
      O => \p_0_in__1\(1),
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[31]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_10_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_11_n_0\,
      O => \as_up_tdata[31]_INST_0_i_4_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[31]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_12_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_13_n_0\,
      O => \as_up_tdata[31]_INST_0_i_5_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[31]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_14_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_15_n_0\,
      O => \as_up_tdata[31]_INST_0_i_6_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[31]_INST_0_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_16_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_17_n_0\,
      O => \as_up_tdata[31]_INST_0_i_7_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[31]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_18_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_19_n_0\,
      O => \as_up_tdata[31]_INST_0_i_8_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[31]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[31]_INST_0_i_20_n_0\,
      I1 => \as_up_tdata[31]_INST_0_i_21_n_0\,
      O => \as_up_tdata[31]_INST_0_i_9_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[3]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(3)
    );
\as_up_tdata[3]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[3]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[3]_INST_0_i_3_n_0\,
      O => \as_up_tdata[3]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[3]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[3]_INST_0_i_5_n_0\,
      O => \as_up_tdata[3]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[3]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[3]_INST_0_i_7_n_0\,
      O => \as_up_tdata[3]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(3),
      I1 => \mem_reg[2]\(3),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(3),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(3),
      O => \as_up_tdata[3]_INST_0_i_4_n_0\
    );
\as_up_tdata[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(3),
      I1 => \mem_reg[6]\(3),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(3),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(3),
      O => \as_up_tdata[3]_INST_0_i_5_n_0\
    );
\as_up_tdata[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(3),
      I1 => \mem_reg[10]\(3),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(3),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(3),
      O => \as_up_tdata[3]_INST_0_i_6_n_0\
    );
\as_up_tdata[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(3),
      I1 => \mem_reg[14]\(3),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(3),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(3),
      O => \as_up_tdata[3]_INST_0_i_7_n_0\
    );
\as_up_tdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[4]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(4)
    );
\as_up_tdata[4]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[4]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[4]_INST_0_i_3_n_0\,
      O => \as_up_tdata[4]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[4]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[4]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[4]_INST_0_i_5_n_0\,
      O => \as_up_tdata[4]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[4]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[4]_INST_0_i_7_n_0\,
      O => \as_up_tdata[4]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(4),
      I1 => \mem_reg[2]\(4),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(4),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(4),
      O => \as_up_tdata[4]_INST_0_i_4_n_0\
    );
\as_up_tdata[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(4),
      I1 => \mem_reg[6]\(4),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(4),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(4),
      O => \as_up_tdata[4]_INST_0_i_5_n_0\
    );
\as_up_tdata[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(4),
      I1 => \mem_reg[10]\(4),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(4),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(4),
      O => \as_up_tdata[4]_INST_0_i_6_n_0\
    );
\as_up_tdata[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(4),
      I1 => \mem_reg[14]\(4),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(4),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(4),
      O => \as_up_tdata[4]_INST_0_i_7_n_0\
    );
\as_up_tdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[5]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(5)
    );
\as_up_tdata[5]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[5]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[5]_INST_0_i_3_n_0\,
      O => \as_up_tdata[5]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[5]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[5]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[5]_INST_0_i_5_n_0\,
      O => \as_up_tdata[5]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[5]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[5]_INST_0_i_7_n_0\,
      O => \as_up_tdata[5]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(5),
      I1 => \mem_reg[2]\(5),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(5),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(5),
      O => \as_up_tdata[5]_INST_0_i_4_n_0\
    );
\as_up_tdata[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(5),
      I1 => \mem_reg[6]\(5),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(5),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(5),
      O => \as_up_tdata[5]_INST_0_i_5_n_0\
    );
\as_up_tdata[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(5),
      I1 => \mem_reg[10]\(5),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(5),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(5),
      O => \as_up_tdata[5]_INST_0_i_6_n_0\
    );
\as_up_tdata[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(5),
      I1 => \mem_reg[14]\(5),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(5),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(5),
      O => \as_up_tdata[5]_INST_0_i_7_n_0\
    );
\as_up_tdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[6]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(6)
    );
\as_up_tdata[6]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[6]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[6]_INST_0_i_3_n_0\,
      O => \as_up_tdata[6]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[6]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[6]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[6]_INST_0_i_5_n_0\,
      O => \as_up_tdata[6]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[6]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[6]_INST_0_i_7_n_0\,
      O => \as_up_tdata[6]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(6),
      I1 => \mem_reg[2]\(6),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(6),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(6),
      O => \as_up_tdata[6]_INST_0_i_4_n_0\
    );
\as_up_tdata[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(6),
      I1 => \mem_reg[6]\(6),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(6),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(6),
      O => \as_up_tdata[6]_INST_0_i_5_n_0\
    );
\as_up_tdata[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(6),
      I1 => \mem_reg[10]\(6),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(6),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(6),
      O => \as_up_tdata[6]_INST_0_i_6_n_0\
    );
\as_up_tdata[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(6),
      I1 => \mem_reg[14]\(6),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(6),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(6),
      O => \as_up_tdata[6]_INST_0_i_7_n_0\
    );
\as_up_tdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[7]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(7)
    );
\as_up_tdata[7]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[7]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[7]_INST_0_i_3_n_0\,
      O => \as_up_tdata[7]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[7]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[7]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[7]_INST_0_i_5_n_0\,
      O => \as_up_tdata[7]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[7]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[7]_INST_0_i_7_n_0\,
      O => \as_up_tdata[7]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(7),
      I1 => \mem_reg[2]\(7),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(7),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(7),
      O => \as_up_tdata[7]_INST_0_i_4_n_0\
    );
\as_up_tdata[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(7),
      I1 => \mem_reg[6]\(7),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(7),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(7),
      O => \as_up_tdata[7]_INST_0_i_5_n_0\
    );
\as_up_tdata[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(7),
      I1 => \mem_reg[10]\(7),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(7),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(7),
      O => \as_up_tdata[7]_INST_0_i_6_n_0\
    );
\as_up_tdata[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(7),
      I1 => \mem_reg[14]\(7),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(7),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(7),
      O => \as_up_tdata[7]_INST_0_i_7_n_0\
    );
\as_up_tdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[8]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(8)
    );
\as_up_tdata[8]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[8]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[8]_INST_0_i_3_n_0\,
      O => \as_up_tdata[8]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[8]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[8]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[8]_INST_0_i_5_n_0\,
      O => \as_up_tdata[8]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[8]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[8]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[8]_INST_0_i_7_n_0\,
      O => \as_up_tdata[8]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(8),
      I1 => \mem_reg[2]\(8),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(8),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(8),
      O => \as_up_tdata[8]_INST_0_i_4_n_0\
    );
\as_up_tdata[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(8),
      I1 => \mem_reg[6]\(8),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(8),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(8),
      O => \as_up_tdata[8]_INST_0_i_5_n_0\
    );
\as_up_tdata[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(8),
      I1 => \mem_reg[10]\(8),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(8),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(8),
      O => \as_up_tdata[8]_INST_0_i_6_n_0\
    );
\as_up_tdata[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(8),
      I1 => \mem_reg[14]\(8),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(8),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(8),
      O => \as_up_tdata[8]_INST_0_i_7_n_0\
    );
\as_up_tdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tdata[9]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tdata(9)
    );
\as_up_tdata[9]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tdata[9]_INST_0_i_2_n_0\,
      I1 => \as_up_tdata[9]_INST_0_i_3_n_0\,
      O => \as_up_tdata[9]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tdata[9]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[9]_INST_0_i_4_n_0\,
      I1 => \as_up_tdata[9]_INST_0_i_5_n_0\,
      O => \as_up_tdata[9]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[9]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tdata[9]_INST_0_i_6_n_0\,
      I1 => \as_up_tdata[9]_INST_0_i_7_n_0\,
      O => \as_up_tdata[9]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tdata[9]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(9),
      I1 => \mem_reg[2]\(9),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[1]\(9),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[0]\(9),
      O => \as_up_tdata[9]_INST_0_i_4_n_0\
    );
\as_up_tdata[9]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(9),
      I1 => \mem_reg[6]\(9),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[5]\(9),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[4]\(9),
      O => \as_up_tdata[9]_INST_0_i_5_n_0\
    );
\as_up_tdata[9]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(9),
      I1 => \mem_reg[10]\(9),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[9]\(9),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[8]\(9),
      O => \as_up_tdata[9]_INST_0_i_6_n_0\
    );
\as_up_tdata[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(9),
      I1 => \mem_reg[14]\(9),
      I2 => rd_ptr_reg_reg(1),
      I3 => \mem_reg[13]\(9),
      I4 => rd_ptr_reg_reg(0),
      I5 => \mem_reg[12]\(9),
      O => \as_up_tdata[9]_INST_0_i_7_n_0\
    );
\as_up_tkeep[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tkeep[0]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tkeep(0)
    );
\as_up_tkeep[0]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tkeep[0]_INST_0_i_2_n_0\,
      I1 => \as_up_tkeep[0]_INST_0_i_3_n_0\,
      O => \as_up_tkeep[0]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tkeep[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tkeep[0]_INST_0_i_4_n_0\,
      I1 => \as_up_tkeep[0]_INST_0_i_5_n_0\,
      O => \as_up_tkeep[0]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tkeep[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tkeep[0]_INST_0_i_6_n_0\,
      I1 => \as_up_tkeep[0]_INST_0_i_7_n_0\,
      O => \as_up_tkeep[0]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tkeep[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(41),
      I1 => \mem_reg[2]\(41),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(41),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(41),
      O => \as_up_tkeep[0]_INST_0_i_4_n_0\
    );
\as_up_tkeep[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(41),
      I1 => \mem_reg[6]\(41),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(41),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(41),
      O => \as_up_tkeep[0]_INST_0_i_5_n_0\
    );
\as_up_tkeep[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(41),
      I1 => \mem_reg[10]\(41),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(41),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(41),
      O => \as_up_tkeep[0]_INST_0_i_6_n_0\
    );
\as_up_tkeep[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(41),
      I1 => \mem_reg[14]\(41),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(41),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(41),
      O => \as_up_tkeep[0]_INST_0_i_7_n_0\
    );
\as_up_tkeep[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tkeep[1]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tkeep(1)
    );
\as_up_tkeep[1]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tkeep[1]_INST_0_i_2_n_0\,
      I1 => \as_up_tkeep[1]_INST_0_i_3_n_0\,
      O => \as_up_tkeep[1]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tkeep[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tkeep[1]_INST_0_i_4_n_0\,
      I1 => \as_up_tkeep[1]_INST_0_i_5_n_0\,
      O => \as_up_tkeep[1]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tkeep[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tkeep[1]_INST_0_i_6_n_0\,
      I1 => \as_up_tkeep[1]_INST_0_i_7_n_0\,
      O => \as_up_tkeep[1]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tkeep[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(42),
      I1 => \mem_reg[2]\(42),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(42),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(42),
      O => \as_up_tkeep[1]_INST_0_i_4_n_0\
    );
\as_up_tkeep[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(42),
      I1 => \mem_reg[6]\(42),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(42),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(42),
      O => \as_up_tkeep[1]_INST_0_i_5_n_0\
    );
\as_up_tkeep[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(42),
      I1 => \mem_reg[10]\(42),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(42),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(42),
      O => \as_up_tkeep[1]_INST_0_i_6_n_0\
    );
\as_up_tkeep[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(42),
      I1 => \mem_reg[14]\(42),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(42),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(42),
      O => \as_up_tkeep[1]_INST_0_i_7_n_0\
    );
\as_up_tkeep[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tkeep[2]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tkeep(2)
    );
\as_up_tkeep[2]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tkeep[2]_INST_0_i_2_n_0\,
      I1 => \as_up_tkeep[2]_INST_0_i_3_n_0\,
      O => \as_up_tkeep[2]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tkeep[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tkeep[2]_INST_0_i_4_n_0\,
      I1 => \as_up_tkeep[2]_INST_0_i_5_n_0\,
      O => \as_up_tkeep[2]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tkeep[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tkeep[2]_INST_0_i_6_n_0\,
      I1 => \as_up_tkeep[2]_INST_0_i_7_n_0\,
      O => \as_up_tkeep[2]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tkeep[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(43),
      I1 => \mem_reg[2]\(43),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(43),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(43),
      O => \as_up_tkeep[2]_INST_0_i_4_n_0\
    );
\as_up_tkeep[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(43),
      I1 => \mem_reg[6]\(43),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(43),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(43),
      O => \as_up_tkeep[2]_INST_0_i_5_n_0\
    );
\as_up_tkeep[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(43),
      I1 => \mem_reg[10]\(43),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(43),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(43),
      O => \as_up_tkeep[2]_INST_0_i_6_n_0\
    );
\as_up_tkeep[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(43),
      I1 => \mem_reg[14]\(43),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(43),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(43),
      O => \as_up_tkeep[2]_INST_0_i_7_n_0\
    );
\as_up_tkeep[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tkeep[3]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tkeep(3)
    );
\as_up_tkeep[3]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tkeep[3]_INST_0_i_2_n_0\,
      I1 => \as_up_tkeep[3]_INST_0_i_3_n_0\,
      O => \as_up_tkeep[3]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tkeep[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tkeep[3]_INST_0_i_4_n_0\,
      I1 => \as_up_tkeep[3]_INST_0_i_5_n_0\,
      O => \as_up_tkeep[3]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tkeep[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tkeep[3]_INST_0_i_6_n_0\,
      I1 => \as_up_tkeep[3]_INST_0_i_7_n_0\,
      O => \as_up_tkeep[3]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tkeep[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(44),
      I1 => \mem_reg[2]\(44),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(44),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(44),
      O => \as_up_tkeep[3]_INST_0_i_4_n_0\
    );
\as_up_tkeep[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(44),
      I1 => \mem_reg[6]\(44),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(44),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(44),
      O => \as_up_tkeep[3]_INST_0_i_5_n_0\
    );
\as_up_tkeep[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(44),
      I1 => \mem_reg[10]\(44),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(44),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(44),
      O => \as_up_tkeep[3]_INST_0_i_6_n_0\
    );
\as_up_tkeep[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(44),
      I1 => \mem_reg[14]\(44),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(44),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(44),
      O => \as_up_tkeep[3]_INST_0_i_7_n_0\
    );
as_up_tlast_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => as_up_tlast_INST_0_i_1_n_0,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tlast
    );
as_up_tlast_INST_0_i_1: unisim.vcomponents.MUXF8
     port map (
      I0 => as_up_tlast_INST_0_i_2_n_0,
      I1 => as_up_tlast_INST_0_i_3_n_0,
      O => as_up_tlast_INST_0_i_1_n_0,
      S => rd_ptr_reg_reg(3)
    );
as_up_tlast_INST_0_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => as_up_tlast_INST_0_i_4_n_0,
      I1 => as_up_tlast_INST_0_i_5_n_0,
      O => as_up_tlast_INST_0_i_2_n_0,
      S => rd_ptr_reg_reg(2)
    );
as_up_tlast_INST_0_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => as_up_tlast_INST_0_i_6_n_0,
      I1 => as_up_tlast_INST_0_i_7_n_0,
      O => as_up_tlast_INST_0_i_3_n_0,
      S => rd_ptr_reg_reg(2)
    );
as_up_tlast_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(45),
      I1 => \mem_reg[2]\(45),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(45),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(45),
      O => as_up_tlast_INST_0_i_4_n_0
    );
as_up_tlast_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(45),
      I1 => \mem_reg[6]\(45),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(45),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(45),
      O => as_up_tlast_INST_0_i_5_n_0
    );
as_up_tlast_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(45),
      I1 => \mem_reg[10]\(45),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(45),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(45),
      O => as_up_tlast_INST_0_i_6_n_0
    );
as_up_tlast_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(45),
      I1 => \mem_reg[14]\(45),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(45),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(45),
      O => as_up_tlast_INST_0_i_7_n_0
    );
as_up_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grant_reg_reg_n_0_[0]\,
      I1 => is_as_tready,
      O => as_up_tready
    );
\as_up_tstrb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tstrb(0)
    );
\as_up_tstrb[0]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tstrb[0]_INST_0_i_2_n_0\,
      I1 => \as_up_tstrb[0]_INST_0_i_3_n_0\,
      O => p_1_in(0),
      S => rd_ptr_reg_reg(3)
    );
\as_up_tstrb[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tstrb[0]_INST_0_i_4_n_0\,
      I1 => \as_up_tstrb[0]_INST_0_i_5_n_0\,
      O => \as_up_tstrb[0]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tstrb[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tstrb[0]_INST_0_i_6_n_0\,
      I1 => \as_up_tstrb[0]_INST_0_i_7_n_0\,
      O => \as_up_tstrb[0]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tstrb[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(37),
      I1 => \mem_reg[2]\(37),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(37),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(37),
      O => \as_up_tstrb[0]_INST_0_i_4_n_0\
    );
\as_up_tstrb[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(37),
      I1 => \mem_reg[6]\(37),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(37),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(37),
      O => \as_up_tstrb[0]_INST_0_i_5_n_0\
    );
\as_up_tstrb[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(37),
      I1 => \mem_reg[10]\(37),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(37),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(37),
      O => \as_up_tstrb[0]_INST_0_i_6_n_0\
    );
\as_up_tstrb[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(37),
      I1 => \mem_reg[14]\(37),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(37),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(37),
      O => \as_up_tstrb[0]_INST_0_i_7_n_0\
    );
\as_up_tstrb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tstrb(1)
    );
\as_up_tstrb[1]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tstrb[1]_INST_0_i_2_n_0\,
      I1 => \as_up_tstrb[1]_INST_0_i_3_n_0\,
      O => p_1_in(1),
      S => rd_ptr_reg_reg(3)
    );
\as_up_tstrb[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tstrb[1]_INST_0_i_4_n_0\,
      I1 => \as_up_tstrb[1]_INST_0_i_5_n_0\,
      O => \as_up_tstrb[1]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tstrb[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tstrb[1]_INST_0_i_6_n_0\,
      I1 => \as_up_tstrb[1]_INST_0_i_7_n_0\,
      O => \as_up_tstrb[1]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tstrb[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(38),
      I1 => \mem_reg[2]\(38),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(38),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(38),
      O => \as_up_tstrb[1]_INST_0_i_4_n_0\
    );
\as_up_tstrb[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(38),
      I1 => \mem_reg[6]\(38),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(38),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(38),
      O => \as_up_tstrb[1]_INST_0_i_5_n_0\
    );
\as_up_tstrb[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(38),
      I1 => \mem_reg[10]\(38),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(38),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(38),
      O => \as_up_tstrb[1]_INST_0_i_6_n_0\
    );
\as_up_tstrb[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(38),
      I1 => \mem_reg[14]\(38),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(38),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(38),
      O => \as_up_tstrb[1]_INST_0_i_7_n_0\
    );
\as_up_tstrb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tstrb(2)
    );
\as_up_tstrb[2]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tstrb[2]_INST_0_i_2_n_0\,
      I1 => \as_up_tstrb[2]_INST_0_i_3_n_0\,
      O => p_1_in(2),
      S => rd_ptr_reg_reg(3)
    );
\as_up_tstrb[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tstrb[2]_INST_0_i_4_n_0\,
      I1 => \as_up_tstrb[2]_INST_0_i_5_n_0\,
      O => \as_up_tstrb[2]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tstrb[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tstrb[2]_INST_0_i_6_n_0\,
      I1 => \as_up_tstrb[2]_INST_0_i_7_n_0\,
      O => \as_up_tstrb[2]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tstrb[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(39),
      I1 => \mem_reg[2]\(39),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(39),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(39),
      O => \as_up_tstrb[2]_INST_0_i_4_n_0\
    );
\as_up_tstrb[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(39),
      I1 => \mem_reg[6]\(39),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(39),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(39),
      O => \as_up_tstrb[2]_INST_0_i_5_n_0\
    );
\as_up_tstrb[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(39),
      I1 => \mem_reg[10]\(39),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(39),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(39),
      O => \as_up_tstrb[2]_INST_0_i_6_n_0\
    );
\as_up_tstrb[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(39),
      I1 => \mem_reg[14]\(39),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(39),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(39),
      O => \as_up_tstrb[2]_INST_0_i_7_n_0\
    );
\as_up_tstrb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tstrb(3)
    );
\as_up_tstrb[3]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tstrb[3]_INST_0_i_2_n_0\,
      I1 => \as_up_tstrb[3]_INST_0_i_3_n_0\,
      O => p_1_in(3),
      S => rd_ptr_reg_reg(3)
    );
\as_up_tstrb[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tstrb[3]_INST_0_i_4_n_0\,
      I1 => \as_up_tstrb[3]_INST_0_i_5_n_0\,
      O => \as_up_tstrb[3]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tstrb[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tstrb[3]_INST_0_i_6_n_0\,
      I1 => \as_up_tstrb[3]_INST_0_i_7_n_0\,
      O => \as_up_tstrb[3]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tstrb[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(40),
      I1 => \mem_reg[2]\(40),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(40),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(40),
      O => \as_up_tstrb[3]_INST_0_i_4_n_0\
    );
\as_up_tstrb[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(40),
      I1 => \mem_reg[6]\(40),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(40),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(40),
      O => \as_up_tstrb[3]_INST_0_i_5_n_0\
    );
\as_up_tstrb[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(40),
      I1 => \mem_reg[10]\(40),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(40),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(40),
      O => \as_up_tstrb[3]_INST_0_i_6_n_0\
    );
\as_up_tstrb[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(40),
      I1 => \mem_reg[14]\(40),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(40),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(40),
      O => \as_up_tstrb[3]_INST_0_i_7_n_0\
    );
\as_up_tupsb[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \as_up_tupsb[0]_INST_0_i_1_n_0\,
      I1 => rd_ptr_reg_reg(3),
      I2 => \as_up_tupsb[0]_INST_0_i_2_n_0\,
      I3 => \p_0_in__1\(0),
      I4 => \p_0_in__1\(1),
      O => as_up_tupsb(0)
    );
\as_up_tupsb[0]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[0]_INST_0_i_3_n_0\,
      I1 => \as_up_tupsb[0]_INST_0_i_4_n_0\,
      O => \as_up_tupsb[0]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[0]_INST_0_i_5_n_0\,
      I1 => \as_up_tupsb[0]_INST_0_i_6_n_0\,
      O => \as_up_tupsb[0]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(32),
      I1 => \mem_reg[2]\(32),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(32),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(32),
      O => \as_up_tupsb[0]_INST_0_i_3_n_0\
    );
\as_up_tupsb[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(32),
      I1 => \mem_reg[6]\(32),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(32),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(32),
      O => \as_up_tupsb[0]_INST_0_i_4_n_0\
    );
\as_up_tupsb[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(32),
      I1 => \mem_reg[10]\(32),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(32),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(32),
      O => \as_up_tupsb[0]_INST_0_i_5_n_0\
    );
\as_up_tupsb[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(32),
      I1 => \mem_reg[14]\(32),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(32),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(32),
      O => \as_up_tupsb[0]_INST_0_i_6_n_0\
    );
\as_up_tupsb[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \as_up_tupsb[1]_INST_0_i_1_n_0\,
      I1 => rd_ptr_reg_reg(3),
      I2 => \as_up_tupsb[1]_INST_0_i_2_n_0\,
      I3 => \p_0_in__1\(0),
      I4 => \p_0_in__1\(1),
      O => as_up_tupsb(1)
    );
\as_up_tupsb[1]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[1]_INST_0_i_3_n_0\,
      I1 => \as_up_tupsb[1]_INST_0_i_4_n_0\,
      O => \as_up_tupsb[1]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[1]_INST_0_i_5_n_0\,
      I1 => \as_up_tupsb[1]_INST_0_i_6_n_0\,
      O => \as_up_tupsb[1]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(33),
      I1 => \mem_reg[2]\(33),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(33),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(33),
      O => \as_up_tupsb[1]_INST_0_i_3_n_0\
    );
\as_up_tupsb[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(33),
      I1 => \mem_reg[6]\(33),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(33),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(33),
      O => \as_up_tupsb[1]_INST_0_i_4_n_0\
    );
\as_up_tupsb[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(33),
      I1 => \mem_reg[10]\(33),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(33),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(33),
      O => \as_up_tupsb[1]_INST_0_i_5_n_0\
    );
\as_up_tupsb[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(33),
      I1 => \mem_reg[14]\(33),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(33),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(33),
      O => \as_up_tupsb[1]_INST_0_i_6_n_0\
    );
\as_up_tupsb[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \as_up_tupsb[2]_INST_0_i_1_n_0\,
      I1 => rd_ptr_reg_reg(3),
      I2 => \as_up_tupsb[2]_INST_0_i_2_n_0\,
      I3 => \p_0_in__1\(0),
      I4 => \p_0_in__1\(1),
      O => as_up_tupsb(2)
    );
\as_up_tupsb[2]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[2]_INST_0_i_3_n_0\,
      I1 => \as_up_tupsb[2]_INST_0_i_4_n_0\,
      O => \as_up_tupsb[2]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[2]_INST_0_i_5_n_0\,
      I1 => \as_up_tupsb[2]_INST_0_i_6_n_0\,
      O => \as_up_tupsb[2]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(34),
      I1 => \mem_reg[2]\(34),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(34),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(34),
      O => \as_up_tupsb[2]_INST_0_i_3_n_0\
    );
\as_up_tupsb[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(34),
      I1 => \mem_reg[6]\(34),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(34),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(34),
      O => \as_up_tupsb[2]_INST_0_i_4_n_0\
    );
\as_up_tupsb[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(34),
      I1 => \mem_reg[10]\(34),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(34),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(34),
      O => \as_up_tupsb[2]_INST_0_i_5_n_0\
    );
\as_up_tupsb[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(34),
      I1 => \mem_reg[14]\(34),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(34),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(34),
      O => \as_up_tupsb[2]_INST_0_i_6_n_0\
    );
\as_up_tupsb[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \as_up_tupsb[3]_INST_0_i_1_n_0\,
      I1 => rd_ptr_reg_reg(3),
      I2 => \as_up_tupsb[3]_INST_0_i_2_n_0\,
      I3 => \p_0_in__1\(0),
      I4 => \p_0_in__1\(1),
      O => as_up_tupsb(3)
    );
\as_up_tupsb[3]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[3]_INST_0_i_3_n_0\,
      I1 => \as_up_tupsb[3]_INST_0_i_4_n_0\,
      O => \as_up_tupsb[3]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[3]_INST_0_i_5_n_0\,
      I1 => \as_up_tupsb[3]_INST_0_i_6_n_0\,
      O => \as_up_tupsb[3]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(35),
      I1 => \mem_reg[2]\(35),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(35),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(35),
      O => \as_up_tupsb[3]_INST_0_i_3_n_0\
    );
\as_up_tupsb[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(35),
      I1 => \mem_reg[6]\(35),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(35),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(35),
      O => \as_up_tupsb[3]_INST_0_i_4_n_0\
    );
\as_up_tupsb[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(35),
      I1 => \mem_reg[10]\(35),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(35),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(35),
      O => \as_up_tupsb[3]_INST_0_i_5_n_0\
    );
\as_up_tupsb[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(35),
      I1 => \mem_reg[14]\(35),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(35),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(35),
      O => \as_up_tupsb[3]_INST_0_i_6_n_0\
    );
\as_up_tupsb[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \as_up_tupsb[4]_INST_0_i_1_n_0\,
      I1 => rd_ptr_reg_reg(3),
      I2 => \as_up_tupsb[4]_INST_0_i_2_n_0\,
      I3 => \p_0_in__1\(0),
      I4 => \p_0_in__1\(1),
      O => as_up_tupsb(4)
    );
\as_up_tupsb[4]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[4]_INST_0_i_3_n_0\,
      I1 => \as_up_tupsb[4]_INST_0_i_4_n_0\,
      O => \as_up_tupsb[4]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[4]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tupsb[4]_INST_0_i_5_n_0\,
      I1 => \as_up_tupsb[4]_INST_0_i_6_n_0\,
      O => \as_up_tupsb[4]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tupsb[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(36),
      I1 => \mem_reg[2]\(36),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(36),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(36),
      O => \as_up_tupsb[4]_INST_0_i_3_n_0\
    );
\as_up_tupsb[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(36),
      I1 => \mem_reg[6]\(36),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(36),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(36),
      O => \as_up_tupsb[4]_INST_0_i_4_n_0\
    );
\as_up_tupsb[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(36),
      I1 => \mem_reg[10]\(36),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(36),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(36),
      O => \as_up_tupsb[4]_INST_0_i_5_n_0\
    );
\as_up_tupsb[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(36),
      I1 => \mem_reg[14]\(36),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(36),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(36),
      O => \as_up_tupsb[4]_INST_0_i_6_n_0\
    );
\as_up_tuser[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tuser[0]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tuser(0)
    );
\as_up_tuser[0]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tuser[0]_INST_0_i_2_n_0\,
      I1 => \as_up_tuser[0]_INST_0_i_3_n_0\,
      O => \as_up_tuser[0]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tuser[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tuser[0]_INST_0_i_4_n_0\,
      I1 => \as_up_tuser[0]_INST_0_i_5_n_0\,
      O => \as_up_tuser[0]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tuser[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tuser[0]_INST_0_i_6_n_0\,
      I1 => \as_up_tuser[0]_INST_0_i_7_n_0\,
      O => \as_up_tuser[0]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tuser[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(48),
      I1 => \mem_reg[2]\(48),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(48),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(48),
      O => \as_up_tuser[0]_INST_0_i_4_n_0\
    );
\as_up_tuser[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(48),
      I1 => \mem_reg[6]\(48),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(48),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(48),
      O => \as_up_tuser[0]_INST_0_i_5_n_0\
    );
\as_up_tuser[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(48),
      I1 => \mem_reg[10]\(48),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(48),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(48),
      O => \as_up_tuser[0]_INST_0_i_6_n_0\
    );
\as_up_tuser[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(48),
      I1 => \mem_reg[14]\(48),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(48),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(48),
      O => \as_up_tuser[0]_INST_0_i_7_n_0\
    );
\as_up_tuser[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \as_up_tuser[1]_INST_0_i_1_n_0\,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tuser(1)
    );
\as_up_tuser[1]_INST_0_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \as_up_tuser[1]_INST_0_i_2_n_0\,
      I1 => \as_up_tuser[1]_INST_0_i_3_n_0\,
      O => \as_up_tuser[1]_INST_0_i_1_n_0\,
      S => rd_ptr_reg_reg(3)
    );
\as_up_tuser[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tuser[1]_INST_0_i_4_n_0\,
      I1 => \as_up_tuser[1]_INST_0_i_5_n_0\,
      O => \as_up_tuser[1]_INST_0_i_2_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tuser[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \as_up_tuser[1]_INST_0_i_6_n_0\,
      I1 => \as_up_tuser[1]_INST_0_i_7_n_0\,
      O => \as_up_tuser[1]_INST_0_i_3_n_0\,
      S => rd_ptr_reg_reg(2)
    );
\as_up_tuser[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[3]\(49),
      I1 => \mem_reg[2]\(49),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[1]\(49),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[0]\(49),
      O => \as_up_tuser[1]_INST_0_i_4_n_0\
    );
\as_up_tuser[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]\(49),
      I1 => \mem_reg[6]\(49),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[5]\(49),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[4]\(49),
      O => \as_up_tuser[1]_INST_0_i_5_n_0\
    );
\as_up_tuser[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]\(49),
      I1 => \mem_reg[10]\(49),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[9]\(49),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[8]\(49),
      O => \as_up_tuser[1]_INST_0_i_6_n_0\
    );
\as_up_tuser[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]\(49),
      I1 => \mem_reg[14]\(49),
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => \mem_reg[13]\(49),
      I4 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I5 => \mem_reg[12]\(49),
      O => \as_up_tuser[1]_INST_0_i_7_n_0\
    );
as_up_tvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => empty,
      I1 => \p_0_in__1\(0),
      I2 => \p_0_in__1\(1),
      O => as_up_tvalid
    );
as_up_tvalid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => wr_ptr_reg_reg(3),
      I1 => rd_ptr_reg_reg(3),
      I2 => as_up_tvalid_INST_0_i_2_n_0,
      I3 => rd_ptr_reg_reg(4),
      I4 => wr_ptr_reg_reg(4),
      O => empty
    );
as_up_tvalid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I2 => rd_ptr_reg_reg(2),
      I3 => wr_ptr_reg_reg(2),
      I4 => rd_ptr_reg_reg(1),
      I5 => wr_ptr_reg_reg(1),
      O => as_up_tvalid_INST_0_i_2_n_0
    );
axi_wready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cc_as_enable,
      I1 => axi_wvalid,
      I2 => axi_awvalid,
      O => \^axi_awready\
    );
\base_ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => p_0_in21_in,
      I1 => p_0_in22_in,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => \base_ptr_reg_n_0_[0]\,
      O => \base_ptr[0]_i_1_n_0\
    );
\base_ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D0C"
    )
        port map (
      I0 => p_0_in21_in,
      I1 => p_0_in22_in,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => \base_ptr_reg_n_0_[1]\,
      O => \base_ptr[1]_i_1_n_0\
    );
\base_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \base_ptr[0]_i_1_n_0\,
      Q => \base_ptr_reg_n_0_[0]\
    );
\base_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \base_ptr[1]_i_1_n_0\,
      Q => \base_ptr_reg_n_0_[1]\
    );
frame_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => grant_next(2),
      I1 => aa_as_tvalid,
      I2 => frame_start_reg,
      I3 => up_as_tvalid,
      O => frame_start_next
    );
frame_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001600"
    )
        port map (
      I0 => \grant_reg_reg_n_0_[0]\,
      I1 => p_0_in21_in,
      I2 => p_0_in22_in,
      I3 => frame_start_reg,
      I4 => \^as_is_tlast\,
      O => grant_next(2)
    );
frame_start_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => frame_start_next,
      Q => frame_start_reg
    );
\grant_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAA8ABAAA"
    )
        port map (
      I0 => \grant_reg[0]_i_2_n_0\,
      I1 => \^as_is_tlast\,
      I2 => frame_start_reg,
      I3 => \grant_reg_reg_n_0_[0]\,
      I4 => p_0_in22_in,
      I5 => p_0_in21_in,
      O => \grant_reg[0]_i_1_n_0\
    );
\grant_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044444"
    )
        port map (
      I0 => frame_start_reg,
      I1 => up_as_tvalid,
      I2 => aa_as_tvalid,
      I3 => \base_ptr_reg_n_0_[1]\,
      I4 => \base_ptr_reg_n_0_[0]\,
      O => \grant_reg[0]_i_2_n_0\
    );
\grant_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAABA8AAA"
    )
        port map (
      I0 => grant_next(1),
      I1 => \^as_is_tlast\,
      I2 => frame_start_reg,
      I3 => \grant_reg_reg_n_0_[0]\,
      I4 => p_0_in22_in,
      I5 => p_0_in21_in,
      O => \grant_reg[1]_i_1_n_0\
    );
\grant_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAFFAAAA"
    )
        port map (
      I0 => grant_next(2),
      I1 => \base_ptr_reg_n_0_[1]\,
      I2 => \base_ptr_reg_n_0_[0]\,
      I3 => frame_start_reg,
      I4 => aa_as_tvalid,
      I5 => up_as_tvalid,
      O => grant_next(1)
    );
\grant_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^as_is_tlast\,
      I1 => frame_start_reg,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => p_0_in22_in,
      I4 => p_0_in21_in,
      O => \grant_reg[2]_i_1_n_0\
    );
\grant_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \grant_reg[0]_i_1_n_0\,
      Q => \grant_reg_reg_n_0_[0]\
    );
\grant_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \grant_reg[1]_i_1_n_0\,
      Q => p_0_in22_in
    );
\grant_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \grant_reg[2]_i_1_n_0\,
      Q => p_0_in21_in
    );
\hi_req_flag[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0008FFF30000"
    )
        port map (
      I0 => up_hpri_req,
      I1 => \grant_reg_reg_n_0_[0]\,
      I2 => p_0_in21_in,
      I3 => p_0_in22_in,
      I4 => \hi_req_flag_reg_n_0_[0]\,
      I5 => \hi_req_flag[2]_i_2_n_0\,
      O => \hi_req_flag[0]_i_1_n_0\
    );
\hi_req_flag[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0200FCFF0000"
    )
        port map (
      I0 => la_hpri_req,
      I1 => p_0_in22_in,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => p_0_in21_in,
      I4 => \hi_req_flag_reg_n_0_[2]\,
      I5 => \hi_req_flag[2]_i_2_n_0\,
      O => \hi_req_flag[2]_i_1_n_0\
    );
\hi_req_flag[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => is_as_tready,
      I1 => \^as_is_tlast\,
      I2 => m_axis_tvalid_reg,
      I3 => is_as_tready_reg,
      O => \hi_req_flag[2]_i_2_n_0\
    );
\hi_req_flag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \hi_req_flag[0]_i_1_n_0\,
      Q => \hi_req_flag_reg_n_0_[0]\
    );
\hi_req_flag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \hi_req_flag[2]_i_1_n_0\,
      Q => \hi_req_flag_reg_n_0_[2]\
    );
is_as_tready_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => is_as_tready,
      Q => is_as_tready_reg
    );
\m_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(0),
      I1 => aa_as_tdata(0),
      I2 => la_as_tdata(0),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[0]_i_1_n_0\
    );
\m_axis_tdata_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(10),
      I1 => aa_as_tdata(10),
      I2 => la_as_tdata(10),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[10]_i_1_n_0\
    );
\m_axis_tdata_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(11),
      I1 => aa_as_tdata(11),
      I2 => la_as_tdata(11),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[11]_i_1_n_0\
    );
\m_axis_tdata_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(12),
      I1 => aa_as_tdata(12),
      I2 => la_as_tdata(12),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[12]_i_1_n_0\
    );
\m_axis_tdata_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(13),
      I1 => aa_as_tdata(13),
      I2 => la_as_tdata(13),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[13]_i_1_n_0\
    );
\m_axis_tdata_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(14),
      I1 => aa_as_tdata(14),
      I2 => la_as_tdata(14),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[14]_i_1_n_0\
    );
\m_axis_tdata_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(15),
      I1 => aa_as_tdata(15),
      I2 => la_as_tdata(15),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[15]_i_1_n_0\
    );
\m_axis_tdata_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(16),
      I1 => aa_as_tdata(16),
      I2 => la_as_tdata(16),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[16]_i_1_n_0\
    );
\m_axis_tdata_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(17),
      I1 => aa_as_tdata(17),
      I2 => la_as_tdata(17),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[17]_i_1_n_0\
    );
\m_axis_tdata_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(18),
      I1 => aa_as_tdata(18),
      I2 => la_as_tdata(18),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[18]_i_1_n_0\
    );
\m_axis_tdata_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(19),
      I1 => aa_as_tdata(19),
      I2 => la_as_tdata(19),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[19]_i_1_n_0\
    );
\m_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(1),
      I1 => aa_as_tdata(1),
      I2 => la_as_tdata(1),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[1]_i_1_n_0\
    );
\m_axis_tdata_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(20),
      I1 => aa_as_tdata(20),
      I2 => la_as_tdata(20),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[20]_i_1_n_0\
    );
\m_axis_tdata_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(21),
      I1 => aa_as_tdata(21),
      I2 => la_as_tdata(21),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[21]_i_1_n_0\
    );
\m_axis_tdata_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(22),
      I1 => aa_as_tdata(22),
      I2 => la_as_tdata(22),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[22]_i_1_n_0\
    );
\m_axis_tdata_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(23),
      I1 => aa_as_tdata(23),
      I2 => la_as_tdata(23),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[23]_i_1_n_0\
    );
\m_axis_tdata_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(24),
      I1 => aa_as_tdata(24),
      I2 => la_as_tdata(24),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[24]_i_1_n_0\
    );
\m_axis_tdata_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(25),
      I1 => aa_as_tdata(25),
      I2 => la_as_tdata(25),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[25]_i_1_n_0\
    );
\m_axis_tdata_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(26),
      I1 => aa_as_tdata(26),
      I2 => la_as_tdata(26),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[26]_i_1_n_0\
    );
\m_axis_tdata_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(27),
      I1 => aa_as_tdata(27),
      I2 => la_as_tdata(27),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[27]_i_1_n_0\
    );
\m_axis_tdata_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(28),
      I1 => aa_as_tdata(28),
      I2 => la_as_tdata(28),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[28]_i_1_n_0\
    );
\m_axis_tdata_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(29),
      I1 => aa_as_tdata(29),
      I2 => la_as_tdata(29),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[29]_i_1_n_0\
    );
\m_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(2),
      I1 => aa_as_tdata(2),
      I2 => la_as_tdata(2),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[2]_i_1_n_0\
    );
\m_axis_tdata_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(30),
      I1 => aa_as_tdata(30),
      I2 => la_as_tdata(30),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[30]_i_1_n_0\
    );
\m_axis_tdata_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(31),
      I1 => aa_as_tdata(31),
      I2 => la_as_tdata(31),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[31]_i_1_n_0\
    );
\m_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(3),
      I1 => aa_as_tdata(3),
      I2 => la_as_tdata(3),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[3]_i_1_n_0\
    );
\m_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(4),
      I1 => aa_as_tdata(4),
      I2 => la_as_tdata(4),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[4]_i_1_n_0\
    );
\m_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(5),
      I1 => aa_as_tdata(5),
      I2 => la_as_tdata(5),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[5]_i_1_n_0\
    );
\m_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(6),
      I1 => aa_as_tdata(6),
      I2 => la_as_tdata(6),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[6]_i_1_n_0\
    );
\m_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(7),
      I1 => aa_as_tdata(7),
      I2 => la_as_tdata(7),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[7]_i_1_n_0\
    );
\m_axis_tdata_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(8),
      I1 => aa_as_tdata(8),
      I2 => la_as_tdata(8),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[8]_i_1_n_0\
    );
\m_axis_tdata_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tdata(9),
      I1 => aa_as_tdata(9),
      I2 => la_as_tdata(9),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tdata_reg[9]_i_1_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[0]_i_1_n_0\,
      Q => as_is_tdata(0)
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[10]_i_1_n_0\,
      Q => as_is_tdata(10)
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[11]_i_1_n_0\,
      Q => as_is_tdata(11)
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[12]_i_1_n_0\,
      Q => as_is_tdata(12)
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[13]_i_1_n_0\,
      Q => as_is_tdata(13)
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[14]_i_1_n_0\,
      Q => as_is_tdata(14)
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[15]_i_1_n_0\,
      Q => as_is_tdata(15)
    );
\m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[16]_i_1_n_0\,
      Q => as_is_tdata(16)
    );
\m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[17]_i_1_n_0\,
      Q => as_is_tdata(17)
    );
\m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[18]_i_1_n_0\,
      Q => as_is_tdata(18)
    );
\m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[19]_i_1_n_0\,
      Q => as_is_tdata(19)
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[1]_i_1_n_0\,
      Q => as_is_tdata(1)
    );
\m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[20]_i_1_n_0\,
      Q => as_is_tdata(20)
    );
\m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[21]_i_1_n_0\,
      Q => as_is_tdata(21)
    );
\m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[22]_i_1_n_0\,
      Q => as_is_tdata(22)
    );
\m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[23]_i_1_n_0\,
      Q => as_is_tdata(23)
    );
\m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[24]_i_1_n_0\,
      Q => as_is_tdata(24)
    );
\m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[25]_i_1_n_0\,
      Q => as_is_tdata(25)
    );
\m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[26]_i_1_n_0\,
      Q => as_is_tdata(26)
    );
\m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[27]_i_1_n_0\,
      Q => as_is_tdata(27)
    );
\m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[28]_i_1_n_0\,
      Q => as_is_tdata(28)
    );
\m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[29]_i_1_n_0\,
      Q => as_is_tdata(29)
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[2]_i_1_n_0\,
      Q => as_is_tdata(2)
    );
\m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[30]_i_1_n_0\,
      Q => as_is_tdata(30)
    );
\m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[31]_i_1_n_0\,
      Q => as_is_tdata(31)
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[3]_i_1_n_0\,
      Q => as_is_tdata(3)
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[4]_i_1_n_0\,
      Q => as_is_tdata(4)
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[5]_i_1_n_0\,
      Q => as_is_tdata(5)
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[6]_i_1_n_0\,
      Q => as_is_tdata(6)
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[7]_i_1_n_0\,
      Q => as_is_tdata(7)
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[8]_i_1_n_0\,
      Q => as_is_tdata(8)
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tdata_reg[9]_i_1_n_0\,
      Q => as_is_tdata(9)
    );
\m_axis_tid_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \grant_reg_reg_n_0_[0]\,
      I1 => p_0_in22_in,
      I2 => p_0_in21_in,
      O => \m_axis_tid_reg[0]_i_1_n_0\
    );
\m_axis_tid_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => p_0_in22_in,
      I1 => \grant_reg_reg_n_0_[0]\,
      I2 => p_0_in21_in,
      O => \m_axis_tid_reg[1]_i_1_n_0\
    );
\m_axis_tid_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tid_reg[0]_i_1_n_0\,
      Q => as_is_tid(0)
    );
\m_axis_tid_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tid_reg[1]_i_1_n_0\,
      Q => as_is_tid(1)
    );
\m_axis_tkeep_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tkeep(0),
      I1 => aa_as_tkeep(0),
      I2 => la_as_tkeep(0),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tkeep_reg[0]_i_1_n_0\
    );
\m_axis_tkeep_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tkeep(1),
      I1 => aa_as_tkeep(1),
      I2 => la_as_tkeep(1),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tkeep_reg[1]_i_1_n_0\
    );
\m_axis_tkeep_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tkeep(2),
      I1 => aa_as_tkeep(2),
      I2 => la_as_tkeep(2),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tkeep_reg[2]_i_1_n_0\
    );
\m_axis_tkeep_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tkeep(3),
      I1 => aa_as_tkeep(3),
      I2 => la_as_tkeep(3),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tkeep_reg[3]_i_1_n_0\
    );
\m_axis_tkeep_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tkeep_reg[0]_i_1_n_0\,
      Q => as_is_tkeep(0)
    );
\m_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tkeep_reg[1]_i_1_n_0\,
      Q => as_is_tkeep(1)
    );
\m_axis_tkeep_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tkeep_reg[2]_i_1_n_0\,
      Q => as_is_tkeep(2)
    );
\m_axis_tkeep_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tkeep_reg[3]_i_1_n_0\,
      Q => as_is_tkeep(3)
    );
m_axis_tlast_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => m_axis_tlast_reg_i_2_n_0,
      I1 => \m_axis_tid_reg[0]_i_1_n_0\,
      I2 => aa_as_tlast,
      I3 => m_axis_tlast_reg_i_3_n_0,
      I4 => m_axis_tlast_reg_i_4_n_0,
      I5 => \^as_is_tlast\,
      O => m_axis_tlast_reg_i_1_n_0
    );
m_axis_tlast_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => up_as_tlast,
      I1 => up_hpri_req,
      I2 => \hi_req_flag_reg_n_0_[0]\,
      I3 => p_0_in22_in,
      I4 => p_0_in21_in,
      I5 => \grant_reg_reg_n_0_[0]\,
      O => m_axis_tlast_reg_i_2_n_0
    );
m_axis_tlast_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888C8F88888C888"
    )
        port map (
      I0 => m_axis_tlast_reg_i_5_n_0,
      I1 => \hi_req_flag[2]_i_2_n_0\,
      I2 => \m_axis_tid_reg[1]_i_1_n_0\,
      I3 => \hi_req_flag_reg_n_0_[2]\,
      I4 => la_hpri_req,
      I5 => la_as_tlast,
      O => m_axis_tlast_reg_i_3_n_0
    );
m_axis_tlast_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9BDFFFFF"
    )
        port map (
      I0 => \grant_reg_reg_n_0_[0]\,
      I1 => p_0_in21_in,
      I2 => up_hpri_req,
      I3 => la_hpri_req,
      I4 => \hi_req_flag[2]_i_2_n_0\,
      I5 => p_0_in22_in,
      O => m_axis_tlast_reg_i_4_n_0
    );
m_axis_tlast_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => up_hpri_req,
      I1 => \hi_req_flag_reg_n_0_[0]\,
      I2 => p_0_in22_in,
      I3 => p_0_in21_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      O => m_axis_tlast_reg_i_5_n_0
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => m_axis_tlast_reg_i_1_n_0,
      Q => \^as_is_tlast\
    );
\m_axis_tstrb_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tstrb(0),
      I1 => aa_as_tstrb(0),
      I2 => la_as_tstrb(0),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tstrb_reg[0]_i_1_n_0\
    );
\m_axis_tstrb_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tstrb(1),
      I1 => aa_as_tstrb(1),
      I2 => la_as_tstrb(1),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tstrb_reg[1]_i_1_n_0\
    );
\m_axis_tstrb_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tstrb(2),
      I1 => aa_as_tstrb(2),
      I2 => la_as_tstrb(2),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tstrb_reg[2]_i_1_n_0\
    );
\m_axis_tstrb_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tstrb(3),
      I1 => aa_as_tstrb(3),
      I2 => la_as_tstrb(3),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tstrb_reg[3]_i_1_n_0\
    );
\m_axis_tstrb_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tstrb_reg[0]_i_1_n_0\,
      Q => as_is_tstrb(0)
    );
\m_axis_tstrb_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tstrb_reg[1]_i_1_n_0\,
      Q => as_is_tstrb(1)
    );
\m_axis_tstrb_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tstrb_reg[2]_i_1_n_0\,
      Q => as_is_tstrb(2)
    );
\m_axis_tstrb_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tstrb_reg[3]_i_1_n_0\,
      Q => as_is_tstrb(3)
    );
\m_axis_tupsb_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in22_in,
      I1 => p_0_in21_in,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => up_as_tupsb(0),
      O => \m_axis_tupsb_reg[0]_i_1_n_0\
    );
\m_axis_tupsb_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in22_in,
      I1 => p_0_in21_in,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => up_as_tupsb(1),
      O => \m_axis_tupsb_reg[1]_i_1_n_0\
    );
\m_axis_tupsb_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in22_in,
      I1 => p_0_in21_in,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => up_as_tupsb(2),
      O => \m_axis_tupsb_reg[2]_i_1_n_0\
    );
\m_axis_tupsb_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in22_in,
      I1 => p_0_in21_in,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => up_as_tupsb(3),
      O => \m_axis_tupsb_reg[3]_i_1_n_0\
    );
\m_axis_tupsb_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \grant_reg_reg_n_0_[0]\,
      I1 => p_0_in21_in,
      I2 => p_0_in22_in,
      O => \m_axis_tupsb_reg[4]_i_1_n_0\
    );
\m_axis_tupsb_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in22_in,
      I1 => p_0_in21_in,
      I2 => \grant_reg_reg_n_0_[0]\,
      I3 => up_as_tupsb(4),
      O => \m_axis_tupsb_reg[4]_i_2_n_0\
    );
\m_axis_tupsb_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \m_axis_tupsb_reg[4]_i_1_n_0\,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tupsb_reg[0]_i_1_n_0\,
      Q => as_is_tupsb(0)
    );
\m_axis_tupsb_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \m_axis_tupsb_reg[4]_i_1_n_0\,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tupsb_reg[1]_i_1_n_0\,
      Q => as_is_tupsb(1)
    );
\m_axis_tupsb_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \m_axis_tupsb_reg[4]_i_1_n_0\,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tupsb_reg[2]_i_1_n_0\,
      Q => as_is_tupsb(2)
    );
\m_axis_tupsb_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \m_axis_tupsb_reg[4]_i_1_n_0\,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tupsb_reg[3]_i_1_n_0\,
      Q => as_is_tupsb(3)
    );
\m_axis_tupsb_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \m_axis_tupsb_reg[4]_i_1_n_0\,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tupsb_reg[4]_i_2_n_0\,
      Q => as_is_tupsb(4)
    );
\m_axis_tuser_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tuser(0),
      I1 => aa_as_tuser(0),
      I2 => la_as_tuser(0),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tuser_reg[0]_i_1_n_0\
    );
\m_axis_tuser_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tuser(1),
      I1 => aa_as_tuser(1),
      I2 => la_as_tuser(1),
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => \m_axis_tuser_reg[1]_i_1_n_0\
    );
\m_axis_tuser_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tuser_reg[0]_i_1_n_0\,
      Q => as_is_tuser(0)
    );
\m_axis_tuser_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \m_axis_tuser_reg[1]_i_1_n_0\,
      Q => as_is_tuser(1)
    );
m_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => up_as_tvalid,
      I1 => aa_as_tvalid,
      I2 => la_as_tvalid,
      I3 => p_0_in22_in,
      I4 => \grant_reg_reg_n_0_[0]\,
      I5 => p_0_in21_in,
      O => m_axis_tvalid_reg_i_1_n_0
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \TH_reg[3]_i_2_n_0\,
      D => m_axis_tvalid_reg_i_1_n_0,
      Q => m_axis_tvalid_reg
    );
\mem[0][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(1),
      I2 => wr_ptr_reg_reg(3),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[0][49]_i_1_n_0\
    );
\mem[10][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(1),
      I1 => wr_ptr_reg_reg(3),
      I2 => wr_ptr_reg_reg(0),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[10][49]_i_1_n_0\
    );
\mem[11][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(1),
      I2 => wr_ptr_reg_reg(3),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[11][49]_i_1_n_0\
    );
\mem[12][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(3),
      I1 => wr_ptr_reg_reg(2),
      I2 => wr_ptr_reg_reg(0),
      I3 => wr_ptr_reg_reg(1),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[12][49]_i_1_n_0\
    );
\mem[13][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(3),
      I2 => wr_ptr_reg_reg(2),
      I3 => wr_ptr_reg_reg(1),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[13][49]_i_1_n_0\
    );
\mem[14][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(1),
      I1 => wr_ptr_reg_reg(3),
      I2 => wr_ptr_reg_reg(0),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[14][49]_i_1_n_0\
    );
\mem[15][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(3),
      I1 => wr_ptr_reg_reg(2),
      I2 => wr_ptr_reg_reg(0),
      I3 => wr_ptr_reg_reg(1),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[15][49]_i_1_n_0\
    );
\mem[1][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(1),
      I1 => wr_ptr_reg_reg(0),
      I2 => wr_ptr_reg_reg(3),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[1][49]_i_1_n_0\
    );
\mem[2][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(1),
      I2 => wr_ptr_reg_reg(3),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[2][49]_i_1_n_0\
    );
\mem[3][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(1),
      I2 => wr_ptr_reg_reg(3),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[3][49]_i_1_n_0\
    );
\mem[4][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(2),
      I2 => wr_ptr_reg_reg(1),
      I3 => wr_ptr_reg_reg(3),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[4][49]_i_1_n_0\
    );
\mem[5][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(2),
      I2 => wr_ptr_reg_reg(1),
      I3 => wr_ptr_reg_reg(3),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[5][49]_i_1_n_0\
    );
\mem[6][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(1),
      I1 => wr_ptr_reg_reg(2),
      I2 => wr_ptr_reg_reg(0),
      I3 => wr_ptr_reg_reg(3),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[6][49]_i_1_n_0\
    );
\mem[7][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(1),
      I2 => wr_ptr_reg_reg(2),
      I3 => wr_ptr_reg_reg(3),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[7][49]_i_1_n_0\
    );
\mem[8][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(3),
      I2 => wr_ptr_reg_reg(1),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[8][49]_i_1_n_0\
    );
\mem[9][49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(3),
      I2 => wr_ptr_reg_reg(1),
      I3 => wr_ptr_reg_reg(2),
      I4 => axi_reset_n,
      I5 => is_as_tvalid,
      O => \mem[9][49]_i_1_n_0\
    );
\mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[0]\(0),
      R => '0'
    );
\mem_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[0]\(10),
      R => '0'
    );
\mem_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[0]\(11),
      R => '0'
    );
\mem_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[0]\(12),
      R => '0'
    );
\mem_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[0]\(13),
      R => '0'
    );
\mem_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[0]\(14),
      R => '0'
    );
\mem_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[0]\(15),
      R => '0'
    );
\mem_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[0]\(16),
      R => '0'
    );
\mem_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[0]\(17),
      R => '0'
    );
\mem_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[0]\(18),
      R => '0'
    );
\mem_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[0]\(19),
      R => '0'
    );
\mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[0]\(1),
      R => '0'
    );
\mem_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[0]\(20),
      R => '0'
    );
\mem_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[0]\(21),
      R => '0'
    );
\mem_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[0]\(22),
      R => '0'
    );
\mem_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[0]\(23),
      R => '0'
    );
\mem_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[0]\(24),
      R => '0'
    );
\mem_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[0]\(25),
      R => '0'
    );
\mem_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[0]\(26),
      R => '0'
    );
\mem_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[0]\(27),
      R => '0'
    );
\mem_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[0]\(28),
      R => '0'
    );
\mem_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[0]\(29),
      R => '0'
    );
\mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[0]\(2),
      R => '0'
    );
\mem_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[0]\(30),
      R => '0'
    );
\mem_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[0]\(31),
      R => '0'
    );
\mem_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[0]\(32),
      R => '0'
    );
\mem_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[0]\(33),
      R => '0'
    );
\mem_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[0]\(34),
      R => '0'
    );
\mem_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[0]\(35),
      R => '0'
    );
\mem_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[0]\(36),
      R => '0'
    );
\mem_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[0]\(37),
      R => '0'
    );
\mem_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[0]\(38),
      R => '0'
    );
\mem_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[0]\(39),
      R => '0'
    );
\mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[0]\(3),
      R => '0'
    );
\mem_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[0]\(40),
      R => '0'
    );
\mem_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[0]\(41),
      R => '0'
    );
\mem_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[0]\(42),
      R => '0'
    );
\mem_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[0]\(43),
      R => '0'
    );
\mem_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[0]\(44),
      R => '0'
    );
\mem_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[0]\(45),
      R => '0'
    );
\mem_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[0]\(46),
      R => '0'
    );
\mem_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[0]\(47),
      R => '0'
    );
\mem_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[0]\(48),
      R => '0'
    );
\mem_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[0]\(49),
      R => '0'
    );
\mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[0]\(4),
      R => '0'
    );
\mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[0]\(5),
      R => '0'
    );
\mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[0]\(6),
      R => '0'
    );
\mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[0]\(7),
      R => '0'
    );
\mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[0]\(8),
      R => '0'
    );
\mem_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[0][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[0]\(9),
      R => '0'
    );
\mem_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[10]\(0),
      R => '0'
    );
\mem_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[10]\(10),
      R => '0'
    );
\mem_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[10]\(11),
      R => '0'
    );
\mem_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[10]\(12),
      R => '0'
    );
\mem_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[10]\(13),
      R => '0'
    );
\mem_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[10]\(14),
      R => '0'
    );
\mem_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[10]\(15),
      R => '0'
    );
\mem_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[10]\(16),
      R => '0'
    );
\mem_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[10]\(17),
      R => '0'
    );
\mem_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[10]\(18),
      R => '0'
    );
\mem_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[10]\(19),
      R => '0'
    );
\mem_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[10]\(1),
      R => '0'
    );
\mem_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[10]\(20),
      R => '0'
    );
\mem_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[10]\(21),
      R => '0'
    );
\mem_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[10]\(22),
      R => '0'
    );
\mem_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[10]\(23),
      R => '0'
    );
\mem_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[10]\(24),
      R => '0'
    );
\mem_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[10]\(25),
      R => '0'
    );
\mem_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[10]\(26),
      R => '0'
    );
\mem_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[10]\(27),
      R => '0'
    );
\mem_reg[10][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[10]\(28),
      R => '0'
    );
\mem_reg[10][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[10]\(29),
      R => '0'
    );
\mem_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[10]\(2),
      R => '0'
    );
\mem_reg[10][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[10]\(30),
      R => '0'
    );
\mem_reg[10][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[10]\(31),
      R => '0'
    );
\mem_reg[10][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[10]\(32),
      R => '0'
    );
\mem_reg[10][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[10]\(33),
      R => '0'
    );
\mem_reg[10][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[10]\(34),
      R => '0'
    );
\mem_reg[10][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[10]\(35),
      R => '0'
    );
\mem_reg[10][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[10]\(36),
      R => '0'
    );
\mem_reg[10][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[10]\(37),
      R => '0'
    );
\mem_reg[10][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[10]\(38),
      R => '0'
    );
\mem_reg[10][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[10]\(39),
      R => '0'
    );
\mem_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[10]\(3),
      R => '0'
    );
\mem_reg[10][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[10]\(40),
      R => '0'
    );
\mem_reg[10][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[10]\(41),
      R => '0'
    );
\mem_reg[10][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[10]\(42),
      R => '0'
    );
\mem_reg[10][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[10]\(43),
      R => '0'
    );
\mem_reg[10][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[10]\(44),
      R => '0'
    );
\mem_reg[10][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[10]\(45),
      R => '0'
    );
\mem_reg[10][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[10]\(46),
      R => '0'
    );
\mem_reg[10][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[10]\(47),
      R => '0'
    );
\mem_reg[10][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[10]\(48),
      R => '0'
    );
\mem_reg[10][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[10]\(49),
      R => '0'
    );
\mem_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[10]\(4),
      R => '0'
    );
\mem_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[10]\(5),
      R => '0'
    );
\mem_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[10]\(6),
      R => '0'
    );
\mem_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[10]\(7),
      R => '0'
    );
\mem_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[10]\(8),
      R => '0'
    );
\mem_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[10][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[10]\(9),
      R => '0'
    );
\mem_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[11]\(0),
      R => '0'
    );
\mem_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[11]\(10),
      R => '0'
    );
\mem_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[11]\(11),
      R => '0'
    );
\mem_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[11]\(12),
      R => '0'
    );
\mem_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[11]\(13),
      R => '0'
    );
\mem_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[11]\(14),
      R => '0'
    );
\mem_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[11]\(15),
      R => '0'
    );
\mem_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[11]\(16),
      R => '0'
    );
\mem_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[11]\(17),
      R => '0'
    );
\mem_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[11]\(18),
      R => '0'
    );
\mem_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[11]\(19),
      R => '0'
    );
\mem_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[11]\(1),
      R => '0'
    );
\mem_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[11]\(20),
      R => '0'
    );
\mem_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[11]\(21),
      R => '0'
    );
\mem_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[11]\(22),
      R => '0'
    );
\mem_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[11]\(23),
      R => '0'
    );
\mem_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[11]\(24),
      R => '0'
    );
\mem_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[11]\(25),
      R => '0'
    );
\mem_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[11]\(26),
      R => '0'
    );
\mem_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[11]\(27),
      R => '0'
    );
\mem_reg[11][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[11]\(28),
      R => '0'
    );
\mem_reg[11][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[11]\(29),
      R => '0'
    );
\mem_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[11]\(2),
      R => '0'
    );
\mem_reg[11][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[11]\(30),
      R => '0'
    );
\mem_reg[11][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[11]\(31),
      R => '0'
    );
\mem_reg[11][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[11]\(32),
      R => '0'
    );
\mem_reg[11][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[11]\(33),
      R => '0'
    );
\mem_reg[11][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[11]\(34),
      R => '0'
    );
\mem_reg[11][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[11]\(35),
      R => '0'
    );
\mem_reg[11][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[11]\(36),
      R => '0'
    );
\mem_reg[11][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[11]\(37),
      R => '0'
    );
\mem_reg[11][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[11]\(38),
      R => '0'
    );
\mem_reg[11][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[11]\(39),
      R => '0'
    );
\mem_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[11]\(3),
      R => '0'
    );
\mem_reg[11][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[11]\(40),
      R => '0'
    );
\mem_reg[11][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[11]\(41),
      R => '0'
    );
\mem_reg[11][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[11]\(42),
      R => '0'
    );
\mem_reg[11][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[11]\(43),
      R => '0'
    );
\mem_reg[11][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[11]\(44),
      R => '0'
    );
\mem_reg[11][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[11]\(45),
      R => '0'
    );
\mem_reg[11][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[11]\(46),
      R => '0'
    );
\mem_reg[11][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[11]\(47),
      R => '0'
    );
\mem_reg[11][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[11]\(48),
      R => '0'
    );
\mem_reg[11][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[11]\(49),
      R => '0'
    );
\mem_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[11]\(4),
      R => '0'
    );
\mem_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[11]\(5),
      R => '0'
    );
\mem_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[11]\(6),
      R => '0'
    );
\mem_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[11]\(7),
      R => '0'
    );
\mem_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[11]\(8),
      R => '0'
    );
\mem_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[11][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[11]\(9),
      R => '0'
    );
\mem_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[12]\(0),
      R => '0'
    );
\mem_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[12]\(10),
      R => '0'
    );
\mem_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[12]\(11),
      R => '0'
    );
\mem_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[12]\(12),
      R => '0'
    );
\mem_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[12]\(13),
      R => '0'
    );
\mem_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[12]\(14),
      R => '0'
    );
\mem_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[12]\(15),
      R => '0'
    );
\mem_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[12]\(16),
      R => '0'
    );
\mem_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[12]\(17),
      R => '0'
    );
\mem_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[12]\(18),
      R => '0'
    );
\mem_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[12]\(19),
      R => '0'
    );
\mem_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[12]\(1),
      R => '0'
    );
\mem_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[12]\(20),
      R => '0'
    );
\mem_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[12]\(21),
      R => '0'
    );
\mem_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[12]\(22),
      R => '0'
    );
\mem_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[12]\(23),
      R => '0'
    );
\mem_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[12]\(24),
      R => '0'
    );
\mem_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[12]\(25),
      R => '0'
    );
\mem_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[12]\(26),
      R => '0'
    );
\mem_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[12]\(27),
      R => '0'
    );
\mem_reg[12][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[12]\(28),
      R => '0'
    );
\mem_reg[12][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[12]\(29),
      R => '0'
    );
\mem_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[12]\(2),
      R => '0'
    );
\mem_reg[12][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[12]\(30),
      R => '0'
    );
\mem_reg[12][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[12]\(31),
      R => '0'
    );
\mem_reg[12][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[12]\(32),
      R => '0'
    );
\mem_reg[12][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[12]\(33),
      R => '0'
    );
\mem_reg[12][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[12]\(34),
      R => '0'
    );
\mem_reg[12][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[12]\(35),
      R => '0'
    );
\mem_reg[12][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[12]\(36),
      R => '0'
    );
\mem_reg[12][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[12]\(37),
      R => '0'
    );
\mem_reg[12][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[12]\(38),
      R => '0'
    );
\mem_reg[12][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[12]\(39),
      R => '0'
    );
\mem_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[12]\(3),
      R => '0'
    );
\mem_reg[12][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[12]\(40),
      R => '0'
    );
\mem_reg[12][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[12]\(41),
      R => '0'
    );
\mem_reg[12][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[12]\(42),
      R => '0'
    );
\mem_reg[12][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[12]\(43),
      R => '0'
    );
\mem_reg[12][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[12]\(44),
      R => '0'
    );
\mem_reg[12][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[12]\(45),
      R => '0'
    );
\mem_reg[12][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[12]\(46),
      R => '0'
    );
\mem_reg[12][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[12]\(47),
      R => '0'
    );
\mem_reg[12][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[12]\(48),
      R => '0'
    );
\mem_reg[12][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[12]\(49),
      R => '0'
    );
\mem_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[12]\(4),
      R => '0'
    );
\mem_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[12]\(5),
      R => '0'
    );
\mem_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[12]\(6),
      R => '0'
    );
\mem_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[12]\(7),
      R => '0'
    );
\mem_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[12]\(8),
      R => '0'
    );
\mem_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[12][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[12]\(9),
      R => '0'
    );
\mem_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[13]\(0),
      R => '0'
    );
\mem_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[13]\(10),
      R => '0'
    );
\mem_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[13]\(11),
      R => '0'
    );
\mem_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[13]\(12),
      R => '0'
    );
\mem_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[13]\(13),
      R => '0'
    );
\mem_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[13]\(14),
      R => '0'
    );
\mem_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[13]\(15),
      R => '0'
    );
\mem_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[13]\(16),
      R => '0'
    );
\mem_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[13]\(17),
      R => '0'
    );
\mem_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[13]\(18),
      R => '0'
    );
\mem_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[13]\(19),
      R => '0'
    );
\mem_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[13]\(1),
      R => '0'
    );
\mem_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[13]\(20),
      R => '0'
    );
\mem_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[13]\(21),
      R => '0'
    );
\mem_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[13]\(22),
      R => '0'
    );
\mem_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[13]\(23),
      R => '0'
    );
\mem_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[13]\(24),
      R => '0'
    );
\mem_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[13]\(25),
      R => '0'
    );
\mem_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[13]\(26),
      R => '0'
    );
\mem_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[13]\(27),
      R => '0'
    );
\mem_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[13]\(28),
      R => '0'
    );
\mem_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[13]\(29),
      R => '0'
    );
\mem_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[13]\(2),
      R => '0'
    );
\mem_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[13]\(30),
      R => '0'
    );
\mem_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[13]\(31),
      R => '0'
    );
\mem_reg[13][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[13]\(32),
      R => '0'
    );
\mem_reg[13][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[13]\(33),
      R => '0'
    );
\mem_reg[13][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[13]\(34),
      R => '0'
    );
\mem_reg[13][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[13]\(35),
      R => '0'
    );
\mem_reg[13][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[13]\(36),
      R => '0'
    );
\mem_reg[13][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[13]\(37),
      R => '0'
    );
\mem_reg[13][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[13]\(38),
      R => '0'
    );
\mem_reg[13][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[13]\(39),
      R => '0'
    );
\mem_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[13]\(3),
      R => '0'
    );
\mem_reg[13][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[13]\(40),
      R => '0'
    );
\mem_reg[13][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[13]\(41),
      R => '0'
    );
\mem_reg[13][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[13]\(42),
      R => '0'
    );
\mem_reg[13][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[13]\(43),
      R => '0'
    );
\mem_reg[13][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[13]\(44),
      R => '0'
    );
\mem_reg[13][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[13]\(45),
      R => '0'
    );
\mem_reg[13][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[13]\(46),
      R => '0'
    );
\mem_reg[13][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[13]\(47),
      R => '0'
    );
\mem_reg[13][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[13]\(48),
      R => '0'
    );
\mem_reg[13][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[13]\(49),
      R => '0'
    );
\mem_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[13]\(4),
      R => '0'
    );
\mem_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[13]\(5),
      R => '0'
    );
\mem_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[13]\(6),
      R => '0'
    );
\mem_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[13]\(7),
      R => '0'
    );
\mem_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[13]\(8),
      R => '0'
    );
\mem_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[13][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[13]\(9),
      R => '0'
    );
\mem_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[14]\(0),
      R => '0'
    );
\mem_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[14]\(10),
      R => '0'
    );
\mem_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[14]\(11),
      R => '0'
    );
\mem_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[14]\(12),
      R => '0'
    );
\mem_reg[14][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[14]\(13),
      R => '0'
    );
\mem_reg[14][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[14]\(14),
      R => '0'
    );
\mem_reg[14][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[14]\(15),
      R => '0'
    );
\mem_reg[14][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[14]\(16),
      R => '0'
    );
\mem_reg[14][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[14]\(17),
      R => '0'
    );
\mem_reg[14][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[14]\(18),
      R => '0'
    );
\mem_reg[14][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[14]\(19),
      R => '0'
    );
\mem_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[14]\(1),
      R => '0'
    );
\mem_reg[14][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[14]\(20),
      R => '0'
    );
\mem_reg[14][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[14]\(21),
      R => '0'
    );
\mem_reg[14][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[14]\(22),
      R => '0'
    );
\mem_reg[14][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[14]\(23),
      R => '0'
    );
\mem_reg[14][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[14]\(24),
      R => '0'
    );
\mem_reg[14][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[14]\(25),
      R => '0'
    );
\mem_reg[14][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[14]\(26),
      R => '0'
    );
\mem_reg[14][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[14]\(27),
      R => '0'
    );
\mem_reg[14][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[14]\(28),
      R => '0'
    );
\mem_reg[14][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[14]\(29),
      R => '0'
    );
\mem_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[14]\(2),
      R => '0'
    );
\mem_reg[14][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[14]\(30),
      R => '0'
    );
\mem_reg[14][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[14]\(31),
      R => '0'
    );
\mem_reg[14][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[14]\(32),
      R => '0'
    );
\mem_reg[14][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[14]\(33),
      R => '0'
    );
\mem_reg[14][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[14]\(34),
      R => '0'
    );
\mem_reg[14][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[14]\(35),
      R => '0'
    );
\mem_reg[14][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[14]\(36),
      R => '0'
    );
\mem_reg[14][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[14]\(37),
      R => '0'
    );
\mem_reg[14][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[14]\(38),
      R => '0'
    );
\mem_reg[14][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[14]\(39),
      R => '0'
    );
\mem_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[14]\(3),
      R => '0'
    );
\mem_reg[14][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[14]\(40),
      R => '0'
    );
\mem_reg[14][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[14]\(41),
      R => '0'
    );
\mem_reg[14][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[14]\(42),
      R => '0'
    );
\mem_reg[14][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[14]\(43),
      R => '0'
    );
\mem_reg[14][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[14]\(44),
      R => '0'
    );
\mem_reg[14][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[14]\(45),
      R => '0'
    );
\mem_reg[14][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[14]\(46),
      R => '0'
    );
\mem_reg[14][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[14]\(47),
      R => '0'
    );
\mem_reg[14][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[14]\(48),
      R => '0'
    );
\mem_reg[14][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[14]\(49),
      R => '0'
    );
\mem_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[14]\(4),
      R => '0'
    );
\mem_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[14]\(5),
      R => '0'
    );
\mem_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[14]\(6),
      R => '0'
    );
\mem_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[14]\(7),
      R => '0'
    );
\mem_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[14]\(8),
      R => '0'
    );
\mem_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[14][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[14]\(9),
      R => '0'
    );
\mem_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[15]\(0),
      R => '0'
    );
\mem_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[15]\(10),
      R => '0'
    );
\mem_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[15]\(11),
      R => '0'
    );
\mem_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[15]\(12),
      R => '0'
    );
\mem_reg[15][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[15]\(13),
      R => '0'
    );
\mem_reg[15][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[15]\(14),
      R => '0'
    );
\mem_reg[15][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[15]\(15),
      R => '0'
    );
\mem_reg[15][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[15]\(16),
      R => '0'
    );
\mem_reg[15][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[15]\(17),
      R => '0'
    );
\mem_reg[15][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[15]\(18),
      R => '0'
    );
\mem_reg[15][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[15]\(19),
      R => '0'
    );
\mem_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[15]\(1),
      R => '0'
    );
\mem_reg[15][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[15]\(20),
      R => '0'
    );
\mem_reg[15][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[15]\(21),
      R => '0'
    );
\mem_reg[15][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[15]\(22),
      R => '0'
    );
\mem_reg[15][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[15]\(23),
      R => '0'
    );
\mem_reg[15][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[15]\(24),
      R => '0'
    );
\mem_reg[15][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[15]\(25),
      R => '0'
    );
\mem_reg[15][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[15]\(26),
      R => '0'
    );
\mem_reg[15][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[15]\(27),
      R => '0'
    );
\mem_reg[15][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[15]\(28),
      R => '0'
    );
\mem_reg[15][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[15]\(29),
      R => '0'
    );
\mem_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[15]\(2),
      R => '0'
    );
\mem_reg[15][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[15]\(30),
      R => '0'
    );
\mem_reg[15][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[15]\(31),
      R => '0'
    );
\mem_reg[15][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[15]\(32),
      R => '0'
    );
\mem_reg[15][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[15]\(33),
      R => '0'
    );
\mem_reg[15][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[15]\(34),
      R => '0'
    );
\mem_reg[15][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[15]\(35),
      R => '0'
    );
\mem_reg[15][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[15]\(36),
      R => '0'
    );
\mem_reg[15][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[15]\(37),
      R => '0'
    );
\mem_reg[15][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[15]\(38),
      R => '0'
    );
\mem_reg[15][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[15]\(39),
      R => '0'
    );
\mem_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[15]\(3),
      R => '0'
    );
\mem_reg[15][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[15]\(40),
      R => '0'
    );
\mem_reg[15][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[15]\(41),
      R => '0'
    );
\mem_reg[15][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[15]\(42),
      R => '0'
    );
\mem_reg[15][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[15]\(43),
      R => '0'
    );
\mem_reg[15][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[15]\(44),
      R => '0'
    );
\mem_reg[15][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[15]\(45),
      R => '0'
    );
\mem_reg[15][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[15]\(46),
      R => '0'
    );
\mem_reg[15][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[15]\(47),
      R => '0'
    );
\mem_reg[15][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[15]\(48),
      R => '0'
    );
\mem_reg[15][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[15]\(49),
      R => '0'
    );
\mem_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[15]\(4),
      R => '0'
    );
\mem_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[15]\(5),
      R => '0'
    );
\mem_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[15]\(6),
      R => '0'
    );
\mem_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[15]\(7),
      R => '0'
    );
\mem_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[15]\(8),
      R => '0'
    );
\mem_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[15][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[15]\(9),
      R => '0'
    );
\mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[1]\(0),
      R => '0'
    );
\mem_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[1]\(10),
      R => '0'
    );
\mem_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[1]\(11),
      R => '0'
    );
\mem_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[1]\(12),
      R => '0'
    );
\mem_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[1]\(13),
      R => '0'
    );
\mem_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[1]\(14),
      R => '0'
    );
\mem_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[1]\(15),
      R => '0'
    );
\mem_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[1]\(16),
      R => '0'
    );
\mem_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[1]\(17),
      R => '0'
    );
\mem_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[1]\(18),
      R => '0'
    );
\mem_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[1]\(19),
      R => '0'
    );
\mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[1]\(1),
      R => '0'
    );
\mem_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[1]\(20),
      R => '0'
    );
\mem_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[1]\(21),
      R => '0'
    );
\mem_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[1]\(22),
      R => '0'
    );
\mem_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[1]\(23),
      R => '0'
    );
\mem_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[1]\(24),
      R => '0'
    );
\mem_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[1]\(25),
      R => '0'
    );
\mem_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[1]\(26),
      R => '0'
    );
\mem_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[1]\(27),
      R => '0'
    );
\mem_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[1]\(28),
      R => '0'
    );
\mem_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[1]\(29),
      R => '0'
    );
\mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[1]\(2),
      R => '0'
    );
\mem_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[1]\(30),
      R => '0'
    );
\mem_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[1]\(31),
      R => '0'
    );
\mem_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[1]\(32),
      R => '0'
    );
\mem_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[1]\(33),
      R => '0'
    );
\mem_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[1]\(34),
      R => '0'
    );
\mem_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[1]\(35),
      R => '0'
    );
\mem_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[1]\(36),
      R => '0'
    );
\mem_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[1]\(37),
      R => '0'
    );
\mem_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[1]\(38),
      R => '0'
    );
\mem_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[1]\(39),
      R => '0'
    );
\mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[1]\(3),
      R => '0'
    );
\mem_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[1]\(40),
      R => '0'
    );
\mem_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[1]\(41),
      R => '0'
    );
\mem_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[1]\(42),
      R => '0'
    );
\mem_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[1]\(43),
      R => '0'
    );
\mem_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[1]\(44),
      R => '0'
    );
\mem_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[1]\(45),
      R => '0'
    );
\mem_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[1]\(46),
      R => '0'
    );
\mem_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[1]\(47),
      R => '0'
    );
\mem_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[1]\(48),
      R => '0'
    );
\mem_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[1]\(49),
      R => '0'
    );
\mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[1]\(4),
      R => '0'
    );
\mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[1]\(5),
      R => '0'
    );
\mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[1]\(6),
      R => '0'
    );
\mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[1]\(7),
      R => '0'
    );
\mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[1]\(8),
      R => '0'
    );
\mem_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[1][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[1]\(9),
      R => '0'
    );
\mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[2]\(0),
      R => '0'
    );
\mem_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[2]\(10),
      R => '0'
    );
\mem_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[2]\(11),
      R => '0'
    );
\mem_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[2]\(12),
      R => '0'
    );
\mem_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[2]\(13),
      R => '0'
    );
\mem_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[2]\(14),
      R => '0'
    );
\mem_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[2]\(15),
      R => '0'
    );
\mem_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[2]\(16),
      R => '0'
    );
\mem_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[2]\(17),
      R => '0'
    );
\mem_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[2]\(18),
      R => '0'
    );
\mem_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[2]\(19),
      R => '0'
    );
\mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[2]\(1),
      R => '0'
    );
\mem_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[2]\(20),
      R => '0'
    );
\mem_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[2]\(21),
      R => '0'
    );
\mem_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[2]\(22),
      R => '0'
    );
\mem_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[2]\(23),
      R => '0'
    );
\mem_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[2]\(24),
      R => '0'
    );
\mem_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[2]\(25),
      R => '0'
    );
\mem_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[2]\(26),
      R => '0'
    );
\mem_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[2]\(27),
      R => '0'
    );
\mem_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[2]\(28),
      R => '0'
    );
\mem_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[2]\(29),
      R => '0'
    );
\mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[2]\(2),
      R => '0'
    );
\mem_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[2]\(30),
      R => '0'
    );
\mem_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[2]\(31),
      R => '0'
    );
\mem_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[2]\(32),
      R => '0'
    );
\mem_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[2]\(33),
      R => '0'
    );
\mem_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[2]\(34),
      R => '0'
    );
\mem_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[2]\(35),
      R => '0'
    );
\mem_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[2]\(36),
      R => '0'
    );
\mem_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[2]\(37),
      R => '0'
    );
\mem_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[2]\(38),
      R => '0'
    );
\mem_reg[2][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[2]\(39),
      R => '0'
    );
\mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[2]\(3),
      R => '0'
    );
\mem_reg[2][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[2]\(40),
      R => '0'
    );
\mem_reg[2][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[2]\(41),
      R => '0'
    );
\mem_reg[2][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[2]\(42),
      R => '0'
    );
\mem_reg[2][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[2]\(43),
      R => '0'
    );
\mem_reg[2][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[2]\(44),
      R => '0'
    );
\mem_reg[2][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[2]\(45),
      R => '0'
    );
\mem_reg[2][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[2]\(46),
      R => '0'
    );
\mem_reg[2][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[2]\(47),
      R => '0'
    );
\mem_reg[2][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[2]\(48),
      R => '0'
    );
\mem_reg[2][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[2]\(49),
      R => '0'
    );
\mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[2]\(4),
      R => '0'
    );
\mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[2]\(5),
      R => '0'
    );
\mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[2]\(6),
      R => '0'
    );
\mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[2]\(7),
      R => '0'
    );
\mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[2]\(8),
      R => '0'
    );
\mem_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[2][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[2]\(9),
      R => '0'
    );
\mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[3]\(0),
      R => '0'
    );
\mem_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[3]\(10),
      R => '0'
    );
\mem_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[3]\(11),
      R => '0'
    );
\mem_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[3]\(12),
      R => '0'
    );
\mem_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[3]\(13),
      R => '0'
    );
\mem_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[3]\(14),
      R => '0'
    );
\mem_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[3]\(15),
      R => '0'
    );
\mem_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[3]\(16),
      R => '0'
    );
\mem_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[3]\(17),
      R => '0'
    );
\mem_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[3]\(18),
      R => '0'
    );
\mem_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[3]\(19),
      R => '0'
    );
\mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[3]\(1),
      R => '0'
    );
\mem_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[3]\(20),
      R => '0'
    );
\mem_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[3]\(21),
      R => '0'
    );
\mem_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[3]\(22),
      R => '0'
    );
\mem_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[3]\(23),
      R => '0'
    );
\mem_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[3]\(24),
      R => '0'
    );
\mem_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[3]\(25),
      R => '0'
    );
\mem_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[3]\(26),
      R => '0'
    );
\mem_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[3]\(27),
      R => '0'
    );
\mem_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[3]\(28),
      R => '0'
    );
\mem_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[3]\(29),
      R => '0'
    );
\mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[3]\(2),
      R => '0'
    );
\mem_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[3]\(30),
      R => '0'
    );
\mem_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[3]\(31),
      R => '0'
    );
\mem_reg[3][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[3]\(32),
      R => '0'
    );
\mem_reg[3][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[3]\(33),
      R => '0'
    );
\mem_reg[3][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[3]\(34),
      R => '0'
    );
\mem_reg[3][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[3]\(35),
      R => '0'
    );
\mem_reg[3][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[3]\(36),
      R => '0'
    );
\mem_reg[3][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[3]\(37),
      R => '0'
    );
\mem_reg[3][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[3]\(38),
      R => '0'
    );
\mem_reg[3][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[3]\(39),
      R => '0'
    );
\mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[3]\(3),
      R => '0'
    );
\mem_reg[3][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[3]\(40),
      R => '0'
    );
\mem_reg[3][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[3]\(41),
      R => '0'
    );
\mem_reg[3][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[3]\(42),
      R => '0'
    );
\mem_reg[3][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[3]\(43),
      R => '0'
    );
\mem_reg[3][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[3]\(44),
      R => '0'
    );
\mem_reg[3][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[3]\(45),
      R => '0'
    );
\mem_reg[3][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[3]\(46),
      R => '0'
    );
\mem_reg[3][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[3]\(47),
      R => '0'
    );
\mem_reg[3][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[3]\(48),
      R => '0'
    );
\mem_reg[3][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[3]\(49),
      R => '0'
    );
\mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[3]\(4),
      R => '0'
    );
\mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[3]\(5),
      R => '0'
    );
\mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[3]\(6),
      R => '0'
    );
\mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[3]\(7),
      R => '0'
    );
\mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[3]\(8),
      R => '0'
    );
\mem_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[3][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[3]\(9),
      R => '0'
    );
\mem_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[4]\(0),
      R => '0'
    );
\mem_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[4]\(10),
      R => '0'
    );
\mem_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[4]\(11),
      R => '0'
    );
\mem_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[4]\(12),
      R => '0'
    );
\mem_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[4]\(13),
      R => '0'
    );
\mem_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[4]\(14),
      R => '0'
    );
\mem_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[4]\(15),
      R => '0'
    );
\mem_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[4]\(16),
      R => '0'
    );
\mem_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[4]\(17),
      R => '0'
    );
\mem_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[4]\(18),
      R => '0'
    );
\mem_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[4]\(19),
      R => '0'
    );
\mem_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[4]\(1),
      R => '0'
    );
\mem_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[4]\(20),
      R => '0'
    );
\mem_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[4]\(21),
      R => '0'
    );
\mem_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[4]\(22),
      R => '0'
    );
\mem_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[4]\(23),
      R => '0'
    );
\mem_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[4]\(24),
      R => '0'
    );
\mem_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[4]\(25),
      R => '0'
    );
\mem_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[4]\(26),
      R => '0'
    );
\mem_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[4]\(27),
      R => '0'
    );
\mem_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[4]\(28),
      R => '0'
    );
\mem_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[4]\(29),
      R => '0'
    );
\mem_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[4]\(2),
      R => '0'
    );
\mem_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[4]\(30),
      R => '0'
    );
\mem_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[4]\(31),
      R => '0'
    );
\mem_reg[4][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[4]\(32),
      R => '0'
    );
\mem_reg[4][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[4]\(33),
      R => '0'
    );
\mem_reg[4][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[4]\(34),
      R => '0'
    );
\mem_reg[4][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[4]\(35),
      R => '0'
    );
\mem_reg[4][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[4]\(36),
      R => '0'
    );
\mem_reg[4][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[4]\(37),
      R => '0'
    );
\mem_reg[4][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[4]\(38),
      R => '0'
    );
\mem_reg[4][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[4]\(39),
      R => '0'
    );
\mem_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[4]\(3),
      R => '0'
    );
\mem_reg[4][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[4]\(40),
      R => '0'
    );
\mem_reg[4][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[4]\(41),
      R => '0'
    );
\mem_reg[4][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[4]\(42),
      R => '0'
    );
\mem_reg[4][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[4]\(43),
      R => '0'
    );
\mem_reg[4][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[4]\(44),
      R => '0'
    );
\mem_reg[4][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[4]\(45),
      R => '0'
    );
\mem_reg[4][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[4]\(46),
      R => '0'
    );
\mem_reg[4][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[4]\(47),
      R => '0'
    );
\mem_reg[4][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[4]\(48),
      R => '0'
    );
\mem_reg[4][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[4]\(49),
      R => '0'
    );
\mem_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[4]\(4),
      R => '0'
    );
\mem_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[4]\(5),
      R => '0'
    );
\mem_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[4]\(6),
      R => '0'
    );
\mem_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[4]\(7),
      R => '0'
    );
\mem_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[4]\(8),
      R => '0'
    );
\mem_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[4][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[4]\(9),
      R => '0'
    );
\mem_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[5]\(0),
      R => '0'
    );
\mem_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[5]\(10),
      R => '0'
    );
\mem_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[5]\(11),
      R => '0'
    );
\mem_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[5]\(12),
      R => '0'
    );
\mem_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[5]\(13),
      R => '0'
    );
\mem_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[5]\(14),
      R => '0'
    );
\mem_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[5]\(15),
      R => '0'
    );
\mem_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[5]\(16),
      R => '0'
    );
\mem_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[5]\(17),
      R => '0'
    );
\mem_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[5]\(18),
      R => '0'
    );
\mem_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[5]\(19),
      R => '0'
    );
\mem_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[5]\(1),
      R => '0'
    );
\mem_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[5]\(20),
      R => '0'
    );
\mem_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[5]\(21),
      R => '0'
    );
\mem_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[5]\(22),
      R => '0'
    );
\mem_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[5]\(23),
      R => '0'
    );
\mem_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[5]\(24),
      R => '0'
    );
\mem_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[5]\(25),
      R => '0'
    );
\mem_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[5]\(26),
      R => '0'
    );
\mem_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[5]\(27),
      R => '0'
    );
\mem_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[5]\(28),
      R => '0'
    );
\mem_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[5]\(29),
      R => '0'
    );
\mem_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[5]\(2),
      R => '0'
    );
\mem_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[5]\(30),
      R => '0'
    );
\mem_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[5]\(31),
      R => '0'
    );
\mem_reg[5][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[5]\(32),
      R => '0'
    );
\mem_reg[5][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[5]\(33),
      R => '0'
    );
\mem_reg[5][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[5]\(34),
      R => '0'
    );
\mem_reg[5][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[5]\(35),
      R => '0'
    );
\mem_reg[5][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[5]\(36),
      R => '0'
    );
\mem_reg[5][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[5]\(37),
      R => '0'
    );
\mem_reg[5][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[5]\(38),
      R => '0'
    );
\mem_reg[5][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[5]\(39),
      R => '0'
    );
\mem_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[5]\(3),
      R => '0'
    );
\mem_reg[5][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[5]\(40),
      R => '0'
    );
\mem_reg[5][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[5]\(41),
      R => '0'
    );
\mem_reg[5][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[5]\(42),
      R => '0'
    );
\mem_reg[5][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[5]\(43),
      R => '0'
    );
\mem_reg[5][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[5]\(44),
      R => '0'
    );
\mem_reg[5][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[5]\(45),
      R => '0'
    );
\mem_reg[5][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[5]\(46),
      R => '0'
    );
\mem_reg[5][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[5]\(47),
      R => '0'
    );
\mem_reg[5][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[5]\(48),
      R => '0'
    );
\mem_reg[5][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[5]\(49),
      R => '0'
    );
\mem_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[5]\(4),
      R => '0'
    );
\mem_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[5]\(5),
      R => '0'
    );
\mem_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[5]\(6),
      R => '0'
    );
\mem_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[5]\(7),
      R => '0'
    );
\mem_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[5]\(8),
      R => '0'
    );
\mem_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[5][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[5]\(9),
      R => '0'
    );
\mem_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[6]\(0),
      R => '0'
    );
\mem_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[6]\(10),
      R => '0'
    );
\mem_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[6]\(11),
      R => '0'
    );
\mem_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[6]\(12),
      R => '0'
    );
\mem_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[6]\(13),
      R => '0'
    );
\mem_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[6]\(14),
      R => '0'
    );
\mem_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[6]\(15),
      R => '0'
    );
\mem_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[6]\(16),
      R => '0'
    );
\mem_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[6]\(17),
      R => '0'
    );
\mem_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[6]\(18),
      R => '0'
    );
\mem_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[6]\(19),
      R => '0'
    );
\mem_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[6]\(1),
      R => '0'
    );
\mem_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[6]\(20),
      R => '0'
    );
\mem_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[6]\(21),
      R => '0'
    );
\mem_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[6]\(22),
      R => '0'
    );
\mem_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[6]\(23),
      R => '0'
    );
\mem_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[6]\(24),
      R => '0'
    );
\mem_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[6]\(25),
      R => '0'
    );
\mem_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[6]\(26),
      R => '0'
    );
\mem_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[6]\(27),
      R => '0'
    );
\mem_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[6]\(28),
      R => '0'
    );
\mem_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[6]\(29),
      R => '0'
    );
\mem_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[6]\(2),
      R => '0'
    );
\mem_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[6]\(30),
      R => '0'
    );
\mem_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[6]\(31),
      R => '0'
    );
\mem_reg[6][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[6]\(32),
      R => '0'
    );
\mem_reg[6][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[6]\(33),
      R => '0'
    );
\mem_reg[6][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[6]\(34),
      R => '0'
    );
\mem_reg[6][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[6]\(35),
      R => '0'
    );
\mem_reg[6][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[6]\(36),
      R => '0'
    );
\mem_reg[6][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[6]\(37),
      R => '0'
    );
\mem_reg[6][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[6]\(38),
      R => '0'
    );
\mem_reg[6][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[6]\(39),
      R => '0'
    );
\mem_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[6]\(3),
      R => '0'
    );
\mem_reg[6][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[6]\(40),
      R => '0'
    );
\mem_reg[6][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[6]\(41),
      R => '0'
    );
\mem_reg[6][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[6]\(42),
      R => '0'
    );
\mem_reg[6][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[6]\(43),
      R => '0'
    );
\mem_reg[6][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[6]\(44),
      R => '0'
    );
\mem_reg[6][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[6]\(45),
      R => '0'
    );
\mem_reg[6][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[6]\(46),
      R => '0'
    );
\mem_reg[6][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[6]\(47),
      R => '0'
    );
\mem_reg[6][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[6]\(48),
      R => '0'
    );
\mem_reg[6][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[6]\(49),
      R => '0'
    );
\mem_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[6]\(4),
      R => '0'
    );
\mem_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[6]\(5),
      R => '0'
    );
\mem_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[6]\(6),
      R => '0'
    );
\mem_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[6]\(7),
      R => '0'
    );
\mem_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[6]\(8),
      R => '0'
    );
\mem_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[6][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[6]\(9),
      R => '0'
    );
\mem_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[7]\(0),
      R => '0'
    );
\mem_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[7]\(10),
      R => '0'
    );
\mem_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[7]\(11),
      R => '0'
    );
\mem_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[7]\(12),
      R => '0'
    );
\mem_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[7]\(13),
      R => '0'
    );
\mem_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[7]\(14),
      R => '0'
    );
\mem_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[7]\(15),
      R => '0'
    );
\mem_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[7]\(16),
      R => '0'
    );
\mem_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[7]\(17),
      R => '0'
    );
\mem_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[7]\(18),
      R => '0'
    );
\mem_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[7]\(19),
      R => '0'
    );
\mem_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[7]\(1),
      R => '0'
    );
\mem_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[7]\(20),
      R => '0'
    );
\mem_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[7]\(21),
      R => '0'
    );
\mem_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[7]\(22),
      R => '0'
    );
\mem_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[7]\(23),
      R => '0'
    );
\mem_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[7]\(24),
      R => '0'
    );
\mem_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[7]\(25),
      R => '0'
    );
\mem_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[7]\(26),
      R => '0'
    );
\mem_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[7]\(27),
      R => '0'
    );
\mem_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[7]\(28),
      R => '0'
    );
\mem_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[7]\(29),
      R => '0'
    );
\mem_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[7]\(2),
      R => '0'
    );
\mem_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[7]\(30),
      R => '0'
    );
\mem_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[7]\(31),
      R => '0'
    );
\mem_reg[7][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[7]\(32),
      R => '0'
    );
\mem_reg[7][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[7]\(33),
      R => '0'
    );
\mem_reg[7][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[7]\(34),
      R => '0'
    );
\mem_reg[7][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[7]\(35),
      R => '0'
    );
\mem_reg[7][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[7]\(36),
      R => '0'
    );
\mem_reg[7][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[7]\(37),
      R => '0'
    );
\mem_reg[7][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[7]\(38),
      R => '0'
    );
\mem_reg[7][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[7]\(39),
      R => '0'
    );
\mem_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[7]\(3),
      R => '0'
    );
\mem_reg[7][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[7]\(40),
      R => '0'
    );
\mem_reg[7][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[7]\(41),
      R => '0'
    );
\mem_reg[7][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[7]\(42),
      R => '0'
    );
\mem_reg[7][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[7]\(43),
      R => '0'
    );
\mem_reg[7][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[7]\(44),
      R => '0'
    );
\mem_reg[7][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[7]\(45),
      R => '0'
    );
\mem_reg[7][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[7]\(46),
      R => '0'
    );
\mem_reg[7][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[7]\(47),
      R => '0'
    );
\mem_reg[7][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[7]\(48),
      R => '0'
    );
\mem_reg[7][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[7]\(49),
      R => '0'
    );
\mem_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[7]\(4),
      R => '0'
    );
\mem_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[7]\(5),
      R => '0'
    );
\mem_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[7]\(6),
      R => '0'
    );
\mem_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[7]\(7),
      R => '0'
    );
\mem_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[7]\(8),
      R => '0'
    );
\mem_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[7][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[7]\(9),
      R => '0'
    );
\mem_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[8]\(0),
      R => '0'
    );
\mem_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[8]\(10),
      R => '0'
    );
\mem_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[8]\(11),
      R => '0'
    );
\mem_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[8]\(12),
      R => '0'
    );
\mem_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[8]\(13),
      R => '0'
    );
\mem_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[8]\(14),
      R => '0'
    );
\mem_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[8]\(15),
      R => '0'
    );
\mem_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[8]\(16),
      R => '0'
    );
\mem_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[8]\(17),
      R => '0'
    );
\mem_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[8]\(18),
      R => '0'
    );
\mem_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[8]\(19),
      R => '0'
    );
\mem_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[8]\(1),
      R => '0'
    );
\mem_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[8]\(20),
      R => '0'
    );
\mem_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[8]\(21),
      R => '0'
    );
\mem_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[8]\(22),
      R => '0'
    );
\mem_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[8]\(23),
      R => '0'
    );
\mem_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[8]\(24),
      R => '0'
    );
\mem_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[8]\(25),
      R => '0'
    );
\mem_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[8]\(26),
      R => '0'
    );
\mem_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[8]\(27),
      R => '0'
    );
\mem_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[8]\(28),
      R => '0'
    );
\mem_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[8]\(29),
      R => '0'
    );
\mem_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[8]\(2),
      R => '0'
    );
\mem_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[8]\(30),
      R => '0'
    );
\mem_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[8]\(31),
      R => '0'
    );
\mem_reg[8][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[8]\(32),
      R => '0'
    );
\mem_reg[8][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[8]\(33),
      R => '0'
    );
\mem_reg[8][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[8]\(34),
      R => '0'
    );
\mem_reg[8][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[8]\(35),
      R => '0'
    );
\mem_reg[8][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[8]\(36),
      R => '0'
    );
\mem_reg[8][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[8]\(37),
      R => '0'
    );
\mem_reg[8][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[8]\(38),
      R => '0'
    );
\mem_reg[8][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[8]\(39),
      R => '0'
    );
\mem_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[8]\(3),
      R => '0'
    );
\mem_reg[8][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[8]\(40),
      R => '0'
    );
\mem_reg[8][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[8]\(41),
      R => '0'
    );
\mem_reg[8][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[8]\(42),
      R => '0'
    );
\mem_reg[8][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[8]\(43),
      R => '0'
    );
\mem_reg[8][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[8]\(44),
      R => '0'
    );
\mem_reg[8][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[8]\(45),
      R => '0'
    );
\mem_reg[8][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[8]\(46),
      R => '0'
    );
\mem_reg[8][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[8]\(47),
      R => '0'
    );
\mem_reg[8][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[8]\(48),
      R => '0'
    );
\mem_reg[8][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[8]\(49),
      R => '0'
    );
\mem_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[8]\(4),
      R => '0'
    );
\mem_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[8]\(5),
      R => '0'
    );
\mem_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[8]\(6),
      R => '0'
    );
\mem_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[8]\(7),
      R => '0'
    );
\mem_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[8]\(8),
      R => '0'
    );
\mem_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[8][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[8]\(9),
      R => '0'
    );
\mem_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(0),
      Q => \mem_reg[9]\(0),
      R => '0'
    );
\mem_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(10),
      Q => \mem_reg[9]\(10),
      R => '0'
    );
\mem_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(11),
      Q => \mem_reg[9]\(11),
      R => '0'
    );
\mem_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(12),
      Q => \mem_reg[9]\(12),
      R => '0'
    );
\mem_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(13),
      Q => \mem_reg[9]\(13),
      R => '0'
    );
\mem_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(14),
      Q => \mem_reg[9]\(14),
      R => '0'
    );
\mem_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(15),
      Q => \mem_reg[9]\(15),
      R => '0'
    );
\mem_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(16),
      Q => \mem_reg[9]\(16),
      R => '0'
    );
\mem_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(17),
      Q => \mem_reg[9]\(17),
      R => '0'
    );
\mem_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(18),
      Q => \mem_reg[9]\(18),
      R => '0'
    );
\mem_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(19),
      Q => \mem_reg[9]\(19),
      R => '0'
    );
\mem_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(1),
      Q => \mem_reg[9]\(1),
      R => '0'
    );
\mem_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(20),
      Q => \mem_reg[9]\(20),
      R => '0'
    );
\mem_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(21),
      Q => \mem_reg[9]\(21),
      R => '0'
    );
\mem_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(22),
      Q => \mem_reg[9]\(22),
      R => '0'
    );
\mem_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(23),
      Q => \mem_reg[9]\(23),
      R => '0'
    );
\mem_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(24),
      Q => \mem_reg[9]\(24),
      R => '0'
    );
\mem_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(25),
      Q => \mem_reg[9]\(25),
      R => '0'
    );
\mem_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(26),
      Q => \mem_reg[9]\(26),
      R => '0'
    );
\mem_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(27),
      Q => \mem_reg[9]\(27),
      R => '0'
    );
\mem_reg[9][28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(28),
      Q => \mem_reg[9]\(28),
      R => '0'
    );
\mem_reg[9][29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(29),
      Q => \mem_reg[9]\(29),
      R => '0'
    );
\mem_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(2),
      Q => \mem_reg[9]\(2),
      R => '0'
    );
\mem_reg[9][30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(30),
      Q => \mem_reg[9]\(30),
      R => '0'
    );
\mem_reg[9][31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(31),
      Q => \mem_reg[9]\(31),
      R => '0'
    );
\mem_reg[9][32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tupsb(0),
      Q => \mem_reg[9]\(32),
      R => '0'
    );
\mem_reg[9][33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tupsb(1),
      Q => \mem_reg[9]\(33),
      R => '0'
    );
\mem_reg[9][34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tupsb(2),
      Q => \mem_reg[9]\(34),
      R => '0'
    );
\mem_reg[9][35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tupsb(3),
      Q => \mem_reg[9]\(35),
      R => '0'
    );
\mem_reg[9][36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tupsb(4),
      Q => \mem_reg[9]\(36),
      R => '0'
    );
\mem_reg[9][37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tstrb(0),
      Q => \mem_reg[9]\(37),
      R => '0'
    );
\mem_reg[9][38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tstrb(1),
      Q => \mem_reg[9]\(38),
      R => '0'
    );
\mem_reg[9][39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tstrb(2),
      Q => \mem_reg[9]\(39),
      R => '0'
    );
\mem_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(3),
      Q => \mem_reg[9]\(3),
      R => '0'
    );
\mem_reg[9][40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tstrb(3),
      Q => \mem_reg[9]\(40),
      R => '0'
    );
\mem_reg[9][41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tkeep(0),
      Q => \mem_reg[9]\(41),
      R => '0'
    );
\mem_reg[9][42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tkeep(1),
      Q => \mem_reg[9]\(42),
      R => '0'
    );
\mem_reg[9][43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tkeep(2),
      Q => \mem_reg[9]\(43),
      R => '0'
    );
\mem_reg[9][44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tkeep(3),
      Q => \mem_reg[9]\(44),
      R => '0'
    );
\mem_reg[9][45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tlast,
      Q => \mem_reg[9]\(45),
      R => '0'
    );
\mem_reg[9][46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tid(0),
      Q => \mem_reg[9]\(46),
      R => '0'
    );
\mem_reg[9][47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tid(1),
      Q => \mem_reg[9]\(47),
      R => '0'
    );
\mem_reg[9][48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tuser(0),
      Q => \mem_reg[9]\(48),
      R => '0'
    );
\mem_reg[9][49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tuser(1),
      Q => \mem_reg[9]\(49),
      R => '0'
    );
\mem_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(4),
      Q => \mem_reg[9]\(4),
      R => '0'
    );
\mem_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(5),
      Q => \mem_reg[9]\(5),
      R => '0'
    );
\mem_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(6),
      Q => \mem_reg[9]\(6),
      R => '0'
    );
\mem_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(7),
      Q => \mem_reg[9]\(7),
      R => '0'
    );
\mem_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(8),
      Q => \mem_reg[9]\(8),
      R => '0'
    );
\mem_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \mem[9][49]_i_1_n_0\,
      D => is_as_tdata(9),
      Q => \mem_reg[9]\(9),
      R => '0'
    );
\rd_ptr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg[0]_i_1_n_0\
    );
\rd_ptr_reg[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg[0]_rep_i_1_n_0\
    );
\rd_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I1 => rd_ptr_reg_reg(1),
      O => p_0_in(1)
    );
\rd_ptr_reg[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I1 => rd_ptr_reg_reg(1),
      O => \rd_ptr_reg[1]_rep_i_1_n_0\
    );
\rd_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I1 => rd_ptr_reg_reg(1),
      I2 => rd_ptr_reg_reg(2),
      O => p_0_in(2)
    );
\rd_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_ptr_reg_reg(1),
      I1 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I2 => rd_ptr_reg_reg(2),
      I3 => rd_ptr_reg_reg(3),
      O => p_0_in(3)
    );
\rd_ptr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => up_as_tready,
      I1 => \p_0_in__1\(1),
      I2 => ad_as_tready,
      I3 => \p_0_in__1\(0),
      I4 => aa_as_tready,
      I5 => empty,
      O => rd_ptr_reg
    );
\rd_ptr_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_ptr_reg_reg(2),
      I1 => \rd_ptr_reg_reg[0]_rep_n_0\,
      I2 => \rd_ptr_reg_reg[1]_rep_n_0\,
      I3 => rd_ptr_reg_reg(3),
      I4 => rd_ptr_reg_reg(4),
      O => p_0_in(4)
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => rd_ptr_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \rd_ptr_reg[0]_i_1_n_0\,
      Q => rd_ptr_reg_reg(0)
    );
\rd_ptr_reg_reg[0]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => rd_ptr_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \rd_ptr_reg[0]_rep_i_1_n_0\,
      Q => \rd_ptr_reg_reg[0]_rep_n_0\
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => rd_ptr_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => p_0_in(1),
      Q => rd_ptr_reg_reg(1)
    );
\rd_ptr_reg_reg[1]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => rd_ptr_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \rd_ptr_reg[1]_rep_i_1_n_0\,
      Q => \rd_ptr_reg_reg[1]_rep_n_0\
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => rd_ptr_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => p_0_in(2),
      Q => rd_ptr_reg_reg(2)
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => rd_ptr_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => p_0_in(3),
      Q => rd_ptr_reg_reg(3)
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => rd_ptr_reg,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => p_0_in(4),
      Q => rd_ptr_reg_reg(4)
    );
\wr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      O => \p_0_in__0\(0)
    );
\wr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(1),
      O => \p_0_in__0\(1)
    );
\wr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr_reg_reg(1),
      I1 => wr_ptr_reg_reg(0),
      I2 => wr_ptr_reg_reg(2),
      O => \wr_ptr_reg[2]_i_1_n_0\
    );
\wr_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(1),
      I2 => wr_ptr_reg_reg(2),
      I3 => wr_ptr_reg_reg(3),
      O => \p_0_in__0\(3)
    );
\wr_ptr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_ptr_reg_reg(2),
      I1 => wr_ptr_reg_reg(1),
      I2 => wr_ptr_reg_reg(0),
      I3 => wr_ptr_reg_reg(3),
      I4 => wr_ptr_reg_reg(4),
      O => \p_0_in__0\(4)
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => is_as_tvalid,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => wr_ptr_reg_reg(0)
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => is_as_tvalid,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => wr_ptr_reg_reg(1)
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => is_as_tvalid,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \wr_ptr_reg[2]_i_1_n_0\,
      Q => wr_ptr_reg_reg(2)
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => is_as_tvalid,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => wr_ptr_reg_reg(3)
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => is_as_tvalid,
      CLR => \TH_reg[3]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => wr_ptr_reg_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_axi_ctrl_logic is
  port (
    do_nothing1 : out STD_LOGIC;
    wr_mb : out STD_LOGIC;
    \first_ss_tuser_reg[0]_0\ : out STD_LOGIC;
    bk_sm_valid : out STD_LOGIC;
    axi_reset_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \first_ss_tdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    next_ss : out STD_LOGIC;
    have_sent_sm_reg_0 : out STD_LOGIC;
    have_sent_sm_reg_1 : out STD_LOGIC;
    bk_ss_ready : out STD_LOGIC;
    \sm_data_cnt_reg[1]_0\ : out STD_LOGIC;
    \first_ss_tdata_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_axi_state_reg[0]_0\ : out STD_LOGIC;
    mb_irq : out STD_LOGIC;
    next_ss_reg_0 : out STD_LOGIC;
    next_ss_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_ss_reg_2 : out STD_LOGIC;
    \first_ss_tuser_reg[0]_1\ : out STD_LOGIC;
    \bk_lm_waddr_reg[29]_0\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \bk_lm_wdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bk_lm_wstrb_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bk_ls_rdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bk_sm_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bk_sm_user_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_axi_state[1]_i_3_0\ : in STD_LOGIC;
    trig_sm_wr0 : in STD_LOGIC;
    sync_trig_sm_rd_reg_0 : in STD_LOGIC;
    sync_trig_sm_wr_reg_0 : in STD_LOGIC;
    sync_trig_sm_wr_reg_1 : in STD_LOGIC;
    wr_mb050_out : in STD_LOGIC;
    \data_return_reg[0]_0\ : in STD_LOGIC;
    trig_sm_wr143_out : in STD_LOGIC;
    ss_wr_data_done_reg_0 : in STD_LOGIC;
    \data_return_reg[24]_0\ : in STD_LOGIC;
    \data_return_reg[24]_1\ : in STD_LOGIC;
    ss_wr_data_done_reg_1 : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \first_ss_tdata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mb_regs_reg[2][31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \aa_regs_reg[1][0]_0\ : in STD_LOGIC;
    \mb_regs_reg[7][31]_0\ : in STD_LOGIC;
    bk_sm_ready : in STD_LOGIC;
    wait_rd_data_back_reg_0 : in STD_LOGIC;
    \cache_rdata_reg[31]\ : in STD_LOGIC;
    \cache_rdata_reg[31]_0\ : in STD_LOGIC;
    \bk_sm_user_reg[1]_1\ : in STD_LOGIC;
    \bk_sm_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \bk_sm_data_reg[27]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    bk_ls_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    bk_ls_wdata : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bk_sm_data_reg[29]_0\ : in STD_LOGIC;
    \bk_sm_data_reg[30]_0\ : in STD_LOGIC;
    \bk_sm_data_reg[31]_2\ : in STD_LOGIC;
    bk_ls_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bk_lm_waddr_reg[29]_1\ : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    cache_wdone_reg : in STD_LOGIC;
    \mb_regs_reg[7][8]_0\ : in STD_LOGIC;
    \mb_regs_reg[7][16]_0\ : in STD_LOGIC;
    \bk_sm_data_reg[14]_0\ : in STD_LOGIC;
    bk_ss_valid : in STD_LOGIC;
    \aa_regs[0][0]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \aa_regs_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \first_ss_tdata_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bk_ls_valid : in STD_LOGIC;
    \first_ss_tuser_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mb_regs_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_axi_ctrl_logic : entity is "axi_ctrl_logic";
end design_1_ps_axil_0_0_axi_ctrl_logic;

architecture STRUCTURE of design_1_ps_axil_0_0_axi_ctrl_logic is
  signal \FSM_onehot_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ss_secnd_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ss_secnd_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ss_secnd_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ss_secnd_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ss_secnd_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_sequential_ss_secnd_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aa_index : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \aa_regs[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \aa_regs[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \aa_regs[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \aa_regs[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \aa_regs[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \aa_regs[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \aa_regs[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \aa_regs_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \aa_regs_reg_n_0_[1][0]\ : STD_LOGIC;
  signal addr_ss : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \addr_ss_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal axi_interrupt_done : STD_LOGIC;
  signal axi_interrupt_done_i_1_n_0 : STD_LOGIC;
  signal axi_interrupt_done_i_2_n_0 : STD_LOGIC;
  signal \axi_next_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^axi_reset_n_0\ : STD_LOGIC;
  signal axi_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bk_lm_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[11]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[12]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[13]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[14]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[15]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[16]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[17]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[18]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[19]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[20]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[21]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[22]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[23]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[24]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[25]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[26]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[27]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal bk_lm_rstart_i_1_n_0 : STD_LOGIC;
  signal bk_lm_rstart_i_2_n_0 : STD_LOGIC;
  signal bk_lm_rstart_i_3_n_0 : STD_LOGIC;
  signal bk_lm_rstart_i_4_n_0 : STD_LOGIC;
  signal \bk_lm_waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[11]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[12]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[13]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[14]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[15]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[16]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[17]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[18]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[19]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[20]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[21]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[22]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[23]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[24]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[25]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[26]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[27]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[29]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[29]_i_2_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[29]_i_3_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[29]_i_5_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_waddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wdata[9]_i_1_n_0\ : STD_LOGIC;
  signal bk_lm_wstart_i_1_n_0 : STD_LOGIC;
  signal bk_lm_wstart_i_2_n_0 : STD_LOGIC;
  signal bk_lm_wstart_i_4_n_0 : STD_LOGIC;
  signal \bk_lm_wstrb[0]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wstrb[1]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wstrb[2]_i_1_n_0\ : STD_LOGIC;
  signal \bk_lm_wstrb[3]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \bk_ls_rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \bk_sm_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \bk_sm_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \bk_sm_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \bk_sm_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \bk_sm_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_user[0]_i_1_n_0\ : STD_LOGIC;
  signal \bk_sm_user[1]_i_1_n_0\ : STD_LOGIC;
  signal bk_sm_valid_reg_i_1_n_0 : STD_LOGIC;
  signal \cache_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[0]_i_5_n_0\ : STD_LOGIC;
  signal \data_return[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[12]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[12]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[13]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[16]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[18]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[18]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[19]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[19]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[20]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[21]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[21]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[22]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[22]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[23]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[24]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[24]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[25]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[25]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[25]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[26]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[26]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[27]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[27]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[28]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[28]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[28]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[29]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[29]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[30]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[30]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[31]_i_5_n_0\ : STD_LOGIC;
  signal \data_return[31]_i_6_n_0\ : STD_LOGIC;
  signal \data_return[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[8]_i_4_n_0\ : STD_LOGIC;
  signal \data_return[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_return[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_return[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_return[9]_i_4_n_0\ : STD_LOGIC;
  signal \data_return__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_return_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \data_ss_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_ss_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_ss_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal do_nothing : STD_LOGIC;
  signal \^do_nothing1\ : STD_LOGIC;
  signal do_nothing_reg_i_1_n_0 : STD_LOGIC;
  signal \^first_ss_tdata_reg[31]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^first_ss_tdata_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \first_ss_tdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[16]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[17]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[18]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[19]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[20]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[21]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[22]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[23]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[24]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[25]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[26]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[27]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[28]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[29]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[30]\ : STD_LOGIC;
  signal \first_ss_tdata_reg_n_0_[31]\ : STD_LOGIC;
  signal \^first_ss_tuser_reg[0]_0\ : STD_LOGIC;
  signal \first_ss_tuser_reg_n_0_[0]\ : STD_LOGIC;
  signal \first_ss_tuser_reg_n_0_[1]\ : STD_LOGIC;
  signal get_secnd_data_ss : STD_LOGIC;
  signal \get_secnd_data_ss__0\ : STD_LOGIC;
  signal get_secnd_data_ss_reg_i_1_n_0 : STD_LOGIC;
  signal have_sent_sm_i_1_n_0 : STD_LOGIC;
  signal have_sent_sm_i_2_n_0 : STD_LOGIC;
  signal have_sent_sm_i_3_n_0 : STD_LOGIC;
  signal have_sent_sm_i_4_n_0 : STD_LOGIC;
  signal have_sent_sm_i_5_n_0 : STD_LOGIC;
  signal have_sent_sm_i_6_n_0 : STD_LOGIC;
  signal have_sent_sm_i_7_n_0 : STD_LOGIC;
  signal have_sent_sm_i_8_n_0 : STD_LOGIC;
  signal have_sent_sm_i_9_n_0 : STD_LOGIC;
  signal \^have_sent_sm_reg_0\ : STD_LOGIC;
  signal \^have_sent_sm_reg_1\ : STD_LOGIC;
  signal last_trans : STD_LOGIC;
  signal last_trans_i_1_n_0 : STD_LOGIC;
  signal lm_rd_bk_sent_i_1_n_0 : STD_LOGIC;
  signal lm_rd_bk_sent_i_2_n_0 : STD_LOGIC;
  signal lm_rd_bk_sent_i_3_n_0 : STD_LOGIC;
  signal lm_rd_bk_sent_reg_n_0 : STD_LOGIC;
  signal lm_rd_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lm_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \lm_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal ls_rd_data_bk_i_1_n_0 : STD_LOGIC;
  signal ls_rd_data_bk_i_2_n_0 : STD_LOGIC;
  signal ls_rd_data_bk_i_3_n_0 : STD_LOGIC;
  signal ls_rd_data_bk_i_4_n_0 : STD_LOGIC;
  signal ls_rd_data_bk_i_5_n_0 : STD_LOGIC;
  signal ls_rd_data_bk_reg_n_0 : STD_LOGIC;
  signal ls_wr_data_done : STD_LOGIC;
  signal ls_wr_data_done_i_1_n_0 : STD_LOGIC;
  signal ls_wr_data_done_i_3_n_0 : STD_LOGIC;
  signal ls_wr_data_done_i_4_n_0 : STD_LOGIC;
  signal mb_index : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \mb_index_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \mb_index_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[2][31]_i_3_n_0\ : STD_LOGIC;
  signal \mb_regs[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[3][31]_i_3_n_0\ : STD_LOGIC;
  signal \mb_regs[3][31]_i_4_n_0\ : STD_LOGIC;
  signal \mb_regs[3][31]_i_5_n_0\ : STD_LOGIC;
  signal \mb_regs[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[4][31]_i_3_n_0\ : STD_LOGIC;
  signal \mb_regs[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[5][31]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[5][31]_i_3_n_0\ : STD_LOGIC;
  signal \mb_regs[5][31]_i_4_n_0\ : STD_LOGIC;
  signal \mb_regs[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[6][15]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[6][23]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[6][23]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[6][31]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[6][31]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[6][31]_i_3_n_0\ : STD_LOGIC;
  signal \mb_regs[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \mb_regs[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[7][31]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs[7][31]_i_4_n_0\ : STD_LOGIC;
  signal \mb_regs[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][17]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][18]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][19]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][20]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][21]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][22]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][23]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][24]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][25]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][26]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][27]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][28]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][29]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][30]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][31]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][16]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][17]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][18]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][19]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][20]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][21]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][22]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][23]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][24]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][25]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][26]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][27]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][28]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][29]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][30]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][31]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[5][9]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][10]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][11]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][12]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][13]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][14]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][15]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][16]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][17]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][18]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][19]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][20]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][21]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][22]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][23]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][24]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][25]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][26]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][27]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][28]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][29]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][30]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][31]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][8]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][11]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][12]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][13]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][14]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][15]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][16]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][17]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][18]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][19]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][20]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][21]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][22]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][23]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][24]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][25]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][26]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][27]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][28]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][29]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][30]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][31]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \mb_regs_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \^next_ss\ : STD_LOGIC;
  signal next_ss_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_aa : STD_LOGIC;
  signal rd_mb : STD_LOGIC;
  signal rd_ss_complete : STD_LOGIC;
  signal \rd_ss_complete__0\ : STD_LOGIC;
  signal rd_unsupp : STD_LOGIC;
  signal secnd_data_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \secnd_data_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \secnd_data_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \secnd_data_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \secnd_data_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \secnd_data_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \secnd_data_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \secnd_data_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \secnd_data_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \secnd_data_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \secnd_data_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \secnd_data_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \secnd_data_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \secnd_data_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \secnd_data_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal secnd_data_done : STD_LOGIC;
  signal secnd_data_ss : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \secnd_data_ss__0\ : STD_LOGIC;
  signal secnd_data_ss_valid : STD_LOGIC;
  signal secnd_data_ss_valid_reg_i_1_n_0 : STD_LOGIC;
  signal send_bk_done_i_1_n_0 : STD_LOGIC;
  signal send_bk_done_i_2_n_0 : STD_LOGIC;
  signal send_bk_done_i_3_n_0 : STD_LOGIC;
  signal send_bk_done_i_4_n_0 : STD_LOGIC;
  signal send_bk_done_reg_n_0 : STD_LOGIC;
  signal set_bk_ss_ready : STD_LOGIC;
  signal \set_bk_ss_ready__0\ : STD_LOGIC;
  signal \sm_data_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_data_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_data_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_data_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \sm_data_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \sm_data_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \^sm_data_cnt_reg[1]_0\ : STD_LOGIC;
  signal \sm_data_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sm_data_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sm_data_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sm_data_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal sm_send_data_i_1_n_0 : STD_LOGIC;
  signal sm_send_data_reg_n_0 : STD_LOGIC;
  signal sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ss_wr_data_done : STD_LOGIC;
  signal ss_wr_data_done_i_1_n_0 : STD_LOGIC;
  signal ss_wr_data_done_i_2_n_0 : STD_LOGIC;
  signal ss_wr_data_done_i_3_n_0 : STD_LOGIC;
  signal ss_wr_data_done_reg_n_0 : STD_LOGIC;
  signal sync_trig_int : STD_LOGIC;
  signal sync_trig_int_i_1_n_0 : STD_LOGIC;
  signal sync_trig_int_reg_n_0 : STD_LOGIC;
  signal sync_trig_lm_rd : STD_LOGIC;
  signal sync_trig_lm_rd_reg_n_0 : STD_LOGIC;
  signal sync_trig_sm_rd : STD_LOGIC;
  signal sync_trig_sm_rd_reg_n_0 : STD_LOGIC;
  signal sync_trig_sm_wr : STD_LOGIC;
  signal sync_trig_sm_wr0 : STD_LOGIC;
  signal sync_trig_sm_wr_reg_n_0 : STD_LOGIC;
  signal trig_int : STD_LOGIC;
  signal trig_int_reg_i_3_n_0 : STD_LOGIC;
  signal trig_lm_rd : STD_LOGIC;
  signal trig_lm_rd_reg_i_1_n_0 : STD_LOGIC;
  signal trig_lm_wr : STD_LOGIC;
  signal trig_lm_wr_reg_i_2_n_0 : STD_LOGIC;
  signal trig_lm_wr_reg_i_3_n_0 : STD_LOGIC;
  signal trig_lm_wr_reg_i_4_n_0 : STD_LOGIC;
  signal trig_lm_wr_reg_i_5_n_0 : STD_LOGIC;
  signal trig_sm_rd : STD_LOGIC;
  signal trig_sm_wr : STD_LOGIC;
  signal wait_rd_data_back : STD_LOGIC;
  signal wait_rd_data_back17_out : STD_LOGIC;
  signal \wait_rd_data_back__0\ : STD_LOGIC;
  signal wait_rd_data_back_reg_i_3_n_0 : STD_LOGIC;
  signal wait_rd_data_back_reg_i_5_n_0 : STD_LOGIC;
  signal wr_aa : STD_LOGIC;
  signal \^wr_mb\ : STD_LOGIC;
  signal wr_mb0 : STD_LOGIC;
  signal \wr_mb__0\ : STD_LOGIC;
  signal wr_mb_reg_i_1_n_0 : STD_LOGIC;
  signal wstrb_ss : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wstrb_ss_reg[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sm_state[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \FSM_onehot_sm_state[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_onehot_sm_state[2]_i_1\ : label is "soft_lutpair94";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sm_state_reg[0]\ : label is "SM_WAIT_SEND_DATA:001,SM_SEND_BK_DATA:010,SM_SEND_DATA_DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sm_state_reg[1]\ : label is "SM_WAIT_SEND_DATA:001,SM_SEND_BK_DATA:010,SM_SEND_DATA_DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sm_state_reg[2]\ : label is "SM_WAIT_SEND_DATA:001,SM_SEND_BK_DATA:010,SM_SEND_DATA_DONE:100,";
  attribute SOFT_HLUTNM of \FSM_sequential_axi_state[0]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_axi_state[2]_i_4\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_state_reg[0]\ : label is "AXI_DECIDE_DEST:010,AXI_FETCH_DATA:001,AXI_MOVE_DATA:011,AXI_SEND_BKEND:101,AXI_TRIG_INT:100,AXI_WAIT_DATA:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_state_reg[1]\ : label is "AXI_DECIDE_DEST:010,AXI_FETCH_DATA:001,AXI_MOVE_DATA:011,AXI_SEND_BKEND:101,AXI_TRIG_INT:100,AXI_WAIT_DATA:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_state_reg[2]\ : label is "AXI_DECIDE_DEST:010,AXI_FETCH_DATA:001,AXI_MOVE_DATA:011,AXI_SEND_BKEND:101,AXI_TRIG_INT:100,AXI_WAIT_DATA:000";
  attribute SOFT_HLUTNM of \FSM_sequential_ss_secnd_state[0]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_ss_secnd_state[1]_i_1\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ss_secnd_state_reg[0]\ : label is "SS_WAIT_GET_SECND:00,SS_SEND_BKRDY:01,SS_WAIT_BKVLD:10,SS_SECND_DATA:11,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ss_secnd_state_reg[1]\ : label is "SS_WAIT_GET_SECND:00,SS_SEND_BKRDY:01,SS_WAIT_BKVLD:10,SS_SECND_DATA:11,";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[4]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[5]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[5]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[6]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[6]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[7]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[7]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[8]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[8]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \aa_index_reg[9]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \aa_index_reg[9]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \aa_regs[1][0]_i_3\ : label is "soft_lutpair78";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[10]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[10]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[11]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[11]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[12]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[12]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[13]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[13]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[14]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[14]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[15]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[15]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[16]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[16]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[17]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[17]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[18]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[18]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[19]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[19]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[20]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[20]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[21]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[21]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[22]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[22]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[23]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[23]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[24]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[24]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[25]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[25]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[26]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[26]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[27]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[27]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \addr_ss_reg[27]_i_1\ : label is "soft_lutpair103";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[4]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[5]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[5]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[6]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[6]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[7]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[7]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[8]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[8]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \addr_ss_reg[9]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \addr_ss_reg[9]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of axi_interrupt_done_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of axi_interrupt_done_i_2 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bk_lm_raddr[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \bk_lm_raddr[10]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bk_lm_raddr[11]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bk_lm_raddr[12]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \bk_lm_raddr[13]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \bk_lm_raddr[14]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \bk_lm_raddr[15]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \bk_lm_raddr[16]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \bk_lm_raddr[17]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \bk_lm_raddr[18]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \bk_lm_raddr[19]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \bk_lm_raddr[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \bk_lm_raddr[20]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \bk_lm_raddr[21]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \bk_lm_raddr[22]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bk_lm_raddr[23]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bk_lm_raddr[24]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bk_lm_raddr[25]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bk_lm_raddr[26]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \bk_lm_raddr[27]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \bk_lm_raddr[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \bk_lm_raddr[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \bk_lm_raddr[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \bk_lm_raddr[5]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \bk_lm_raddr[6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \bk_lm_raddr[7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \bk_lm_raddr[8]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \bk_lm_raddr[9]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of bk_lm_rstart_i_2 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bk_lm_waddr[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \bk_lm_waddr[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bk_lm_waddr[11]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bk_lm_waddr[12]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \bk_lm_waddr[13]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \bk_lm_waddr[14]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bk_lm_waddr[15]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bk_lm_waddr[16]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \bk_lm_waddr[17]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \bk_lm_waddr[18]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \bk_lm_waddr[19]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \bk_lm_waddr[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \bk_lm_waddr[20]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \bk_lm_waddr[21]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \bk_lm_waddr[22]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bk_lm_waddr[23]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bk_lm_waddr[24]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bk_lm_waddr[25]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bk_lm_waddr[26]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \bk_lm_waddr[27]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \bk_lm_waddr[29]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bk_lm_waddr[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \bk_lm_waddr[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \bk_lm_waddr[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bk_lm_waddr[5]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bk_lm_waddr[6]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bk_lm_waddr[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bk_lm_waddr[8]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bk_lm_waddr[9]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bk_lm_wdata[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \bk_lm_wdata[10]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \bk_lm_wdata[11]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \bk_lm_wdata[12]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \bk_lm_wdata[13]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \bk_lm_wdata[14]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \bk_lm_wdata[15]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \bk_lm_wdata[16]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \bk_lm_wdata[17]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \bk_lm_wdata[18]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \bk_lm_wdata[19]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \bk_lm_wdata[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \bk_lm_wdata[20]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \bk_lm_wdata[21]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \bk_lm_wdata[22]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \bk_lm_wdata[23]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \bk_lm_wdata[24]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \bk_lm_wdata[25]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \bk_lm_wdata[26]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \bk_lm_wdata[27]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \bk_lm_wdata[28]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \bk_lm_wdata[29]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \bk_lm_wdata[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \bk_lm_wdata[30]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \bk_lm_wdata[31]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \bk_lm_wdata[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \bk_lm_wdata[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \bk_lm_wdata[5]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \bk_lm_wdata[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \bk_lm_wdata[7]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \bk_lm_wdata[8]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \bk_lm_wdata[9]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of bk_lm_wstart_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of bk_lm_wstart_i_4 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \bk_lm_wstrb[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \bk_lm_wstrb[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \bk_lm_wstrb[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bk_lm_wstrb[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bk_ls_rdata[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \bk_ls_rdata[10]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \bk_ls_rdata[11]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \bk_ls_rdata[12]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \bk_ls_rdata[13]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \bk_ls_rdata[14]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \bk_ls_rdata[15]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \bk_ls_rdata[16]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \bk_ls_rdata[17]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \bk_ls_rdata[18]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bk_ls_rdata[19]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bk_ls_rdata[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \bk_ls_rdata[20]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \bk_ls_rdata[21]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \bk_ls_rdata[22]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bk_ls_rdata[23]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bk_ls_rdata[24]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \bk_ls_rdata[25]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \bk_ls_rdata[26]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \bk_ls_rdata[27]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \bk_ls_rdata[28]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \bk_ls_rdata[29]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \bk_ls_rdata[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \bk_ls_rdata[30]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bk_ls_rdata[31]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bk_ls_rdata[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \bk_ls_rdata[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \bk_ls_rdata[5]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \bk_ls_rdata[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \bk_ls_rdata[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \bk_ls_rdata[8]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \bk_ls_rdata[9]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \bk_sm_data[14]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bk_sm_data[27]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bk_sm_data[28]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bk_sm_data[28]_i_3\ : label is "soft_lutpair86";
  attribute XILINX_LEGACY_PRIM of bk_sm_valid_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of bk_sm_valid_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of bk_sm_valid_reg_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \cache_rdata[31]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_return[10]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data_return[11]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_return[12]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_return[13]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_return[14]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_return[15]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_return[16]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_return[17]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data_return[18]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data_return[19]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data_return[1]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data_return[20]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data_return[21]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data_return[22]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data_return[23]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data_return[25]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data_return[26]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data_return[27]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data_return[28]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_return[29]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_return[2]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data_return[30]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data_return[31]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data_return[3]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data_return[4]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data_return[5]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data_return[6]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data_return[7]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data_return[8]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data_return[9]_i_2\ : label is "soft_lutpair125";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[0]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[0]_i_1\ : label is "soft_lutpair149";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[10]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[10]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[10]_i_1\ : label is "soft_lutpair140";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[11]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[11]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[11]_i_1\ : label is "soft_lutpair139";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[12]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[12]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[12]_i_1\ : label is "soft_lutpair139";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[13]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[13]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[13]_i_1\ : label is "soft_lutpair138";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[14]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[14]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[14]_i_1\ : label is "soft_lutpair111";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[15]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[15]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[15]_i_1\ : label is "soft_lutpair138";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[16]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[16]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[16]_i_1\ : label is "soft_lutpair137";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[17]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[17]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[17]_i_1\ : label is "soft_lutpair137";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[18]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[18]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[18]_i_1\ : label is "soft_lutpair136";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[19]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[19]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[19]_i_1\ : label is "soft_lutpair136";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[1]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[1]_i_1\ : label is "soft_lutpair149";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[20]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[20]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[20]_i_1\ : label is "soft_lutpair135";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[21]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[21]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[21]_i_1\ : label is "soft_lutpair135";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[22]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[22]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[22]_i_1\ : label is "soft_lutpair134";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[23]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[23]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[23]_i_1\ : label is "soft_lutpair134";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[24]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[24]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[24]_i_1\ : label is "soft_lutpair133";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[25]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[25]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[25]_i_1\ : label is "soft_lutpair133";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[26]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[26]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[26]_i_1\ : label is "soft_lutpair132";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[27]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[27]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[27]_i_1\ : label is "soft_lutpair132";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[28]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[28]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[28]_i_1\ : label is "soft_lutpair131";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[29]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[29]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[29]_i_1\ : label is "soft_lutpair131";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[2]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[2]_i_1\ : label is "soft_lutpair148";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[30]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[30]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[30]_i_1\ : label is "soft_lutpair130";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[31]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[31]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[31]_i_1\ : label is "soft_lutpair130";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[3]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[3]_i_1\ : label is "soft_lutpair147";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[4]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[4]_i_1\ : label is "soft_lutpair146";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[5]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[5]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[5]_i_1\ : label is "soft_lutpair145";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[6]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[6]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[6]_i_1\ : label is "soft_lutpair144";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[7]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[7]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[7]_i_1\ : label is "soft_lutpair143";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[8]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[8]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[8]_i_1\ : label is "soft_lutpair142";
  attribute XILINX_LEGACY_PRIM of \data_ss_reg[9]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \data_ss_reg[9]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \data_ss_reg[9]_i_1\ : label is "soft_lutpair141";
  attribute XILINX_LEGACY_PRIM of do_nothing_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of do_nothing_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of do_nothing_reg_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of do_nothing_reg_i_4 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of do_nothing_reg_i_5 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \first_ss_tuser[1]_i_2\ : label is "soft_lutpair100";
  attribute XILINX_LEGACY_PRIM of get_secnd_data_ss_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of get_secnd_data_ss_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of get_secnd_data_ss_reg_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of have_sent_sm_i_2 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of have_sent_sm_i_3 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of have_sent_sm_i_8 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of have_sent_sm_i_9 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of last_trans_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of lm_rd_bk_sent_i_2 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \lm_rd_cnt[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of ls_rd_data_bk_i_2 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of ls_rd_data_bk_i_4 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of ls_rd_data_bk_i_5 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of ls_wr_data_done_i_2 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of ls_wr_data_done_i_3 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ls_wr_data_done_i_4 : label is "soft_lutpair151";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[0]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[0]_i_1\ : label is "soft_lutpair148";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[1]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[1]_i_1\ : label is "soft_lutpair147";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[2]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[2]_i_1\ : label is "soft_lutpair146";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[3]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[3]_i_1\ : label is "soft_lutpair145";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[4]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[4]_i_1\ : label is "soft_lutpair144";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[5]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[5]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[5]_i_1\ : label is "soft_lutpair143";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[6]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[6]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[6]_i_1\ : label is "soft_lutpair142";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[7]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[7]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[7]_i_1\ : label is "soft_lutpair141";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[8]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[8]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[8]_i_1\ : label is "soft_lutpair140";
  attribute XILINX_LEGACY_PRIM of \mb_index_reg[9]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \mb_index_reg[9]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \mb_index_reg[9]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mb_index_reg[9]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mb_regs[0][31]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mb_regs[2][31]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mb_regs[3][31]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mb_regs[3][31]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mb_regs[3][31]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mb_regs[4][31]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mb_regs[4][31]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mb_regs[5][31]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mb_regs[5][31]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mb_regs[7][31]_i_4\ : label is "soft_lutpair96";
  attribute XILINX_LEGACY_PRIM of rd_aa_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of rd_aa_reg : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of rd_mb_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of rd_mb_reg : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of rd_ss_complete_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of rd_ss_complete_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of rd_ss_complete_reg_i_1 : label is "soft_lutpair107";
  attribute XILINX_LEGACY_PRIM of rd_unsupp_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of rd_unsupp_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of \secnd_data_cnt[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \secnd_data_cnt[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \secnd_data_cnt[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \secnd_data_cnt[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \secnd_data_cnt[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \secnd_data_cnt[6]_i_2\ : label is "soft_lutpair93";
  attribute XILINX_LEGACY_PRIM of secnd_data_done_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of secnd_data_done_reg : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[16]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[16]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[17]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[17]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[18]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[18]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[19]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[19]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[20]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[20]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[21]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[21]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[22]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[22]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[23]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[23]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[24]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[24]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[25]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[25]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[26]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[26]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[27]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[27]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[28]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[28]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[29]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[29]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[30]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[30]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[31]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[31]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \secnd_data_ss_reg[9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \secnd_data_ss_reg[9]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of secnd_data_ss_valid_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of secnd_data_ss_valid_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of secnd_data_ss_valid_reg_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of send_bk_done_i_4 : label is "soft_lutpair104";
  attribute XILINX_LEGACY_PRIM of set_bk_ss_ready_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of set_bk_ss_ready_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of set_bk_ss_ready_reg_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sm_data_cnt[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sm_data_cnt[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sm_data_cnt[3]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ss_wr_data_done_i_3 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of sync_trig_int_i_2 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sync_trig_int_i_3 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of sync_trig_lm_rd_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of sync_trig_sm_rd_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sync_trig_sm_wr_i_1 : label is "soft_lutpair100";
  attribute XILINX_LEGACY_PRIM of trig_int_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of trig_int_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of trig_int_reg_i_2 : label is "soft_lutpair90";
  attribute XILINX_LEGACY_PRIM of trig_lm_rd_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of trig_lm_rd_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of trig_lm_rd_reg_i_1 : label is "soft_lutpair107";
  attribute XILINX_LEGACY_PRIM of trig_lm_wr_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of trig_lm_wr_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of trig_lm_wr_reg_i_1 : label is "soft_lutpair111";
  attribute XILINX_LEGACY_PRIM of trig_sm_rd_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of trig_sm_rd_reg : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of trig_sm_wr_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of trig_sm_wr_reg : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of wait_rd_data_back_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of wait_rd_data_back_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of wait_rd_data_back_reg_i_3 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of wait_rd_data_back_reg_i_5 : label is "soft_lutpair97";
  attribute XILINX_LEGACY_PRIM of wr_aa_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of wr_aa_reg : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of wr_mb_reg : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of wr_mb_reg : label is "VCC:GE";
  attribute SOFT_HLUTNM of wr_mb_reg_i_1 : label is "soft_lutpair110";
  attribute XILINX_LEGACY_PRIM of \wstrb_ss_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \wstrb_ss_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \wstrb_ss_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \wstrb_ss_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \wstrb_ss_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \wstrb_ss_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \wstrb_ss_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \wstrb_ss_reg[3]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \wstrb_ss_reg[3]_i_1\ : label is "soft_lutpair103";
begin
  Q(0) <= \^q\(0);
  axi_reset_n_0 <= \^axi_reset_n_0\;
  do_nothing1 <= \^do_nothing1\;
  \first_ss_tdata_reg[31]_0\(2 downto 0) <= \^first_ss_tdata_reg[31]_0\(2 downto 0);
  \first_ss_tdata_reg[31]_1\(31 downto 0) <= \^first_ss_tdata_reg[31]_1\(31 downto 0);
  \first_ss_tuser_reg[0]_0\ <= \^first_ss_tuser_reg[0]_0\;
  have_sent_sm_reg_0 <= \^have_sent_sm_reg_0\;
  have_sent_sm_reg_1 <= \^have_sent_sm_reg_1\;
  next_ss <= \^next_ss\;
  \sm_data_cnt_reg[1]_0\ <= \^sm_data_cnt_reg[1]_0\;
  wr_mb <= \^wr_mb\;
\FSM_onehot_axi_wr_state[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_reset_n,
      O => \^axi_reset_n_0\
    );
\FSM_onehot_sm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0070"
    )
        port map (
      I0 => \FSM_onehot_sm_state_reg_n_0_[1]\,
      I1 => bk_sm_ready,
      I2 => sm_state(0),
      I3 => sm_send_data_reg_n_0,
      I4 => sm_state(2),
      O => \FSM_onehot_sm_state[0]_i_1_n_0\
    );
\FSM_onehot_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F2A2"
    )
        port map (
      I0 => \FSM_onehot_sm_state_reg_n_0_[1]\,
      I1 => bk_sm_ready,
      I2 => sm_state(0),
      I3 => sm_send_data_reg_n_0,
      I4 => sm_state(2),
      O => \FSM_onehot_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \FSM_onehot_sm_state_reg_n_0_[1]\,
      I1 => bk_sm_ready,
      I2 => sm_state(0),
      I3 => sm_send_data_reg_n_0,
      I4 => sm_state(2),
      O => \FSM_onehot_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sm_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => \FSM_onehot_sm_state[0]_i_1_n_0\,
      PRE => \^axi_reset_n_0\,
      Q => sm_state(0)
    );
\FSM_onehot_sm_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \FSM_onehot_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sm_state_reg_n_0_[1]\
    );
\FSM_onehot_sm_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \FSM_onehot_sm_state[2]_i_1_n_0\,
      Q => sm_state(2)
    );
\FSM_sequential_axi_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0808F808"
    )
        port map (
      I0 => axi_state(1),
      I1 => \FSM_sequential_axi_state[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => axi_state(0),
      I4 => send_bk_done_reg_n_0,
      I5 => \first_ss_tdata_reg[0]_0\(0),
      O => \axi_next_state__0\(0)
    );
\FSM_sequential_axi_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4445FFFF"
    )
        port map (
      I0 => \FSM_sequential_axi_state[2]_i_5_n_0\,
      I1 => \FSM_sequential_axi_state[0]_i_3_n_0\,
      I2 => ls_wr_data_done,
      I3 => ss_wr_data_done_reg_n_0,
      I4 => \FSM_sequential_axi_state[0]_i_4_n_0\,
      O => \FSM_sequential_axi_state[0]_i_2_n_0\
    );
\FSM_sequential_axi_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => axi_state(0),
      I1 => ls_rd_data_bk_reg_n_0,
      I2 => sync_trig_sm_wr_reg_n_0,
      O => \FSM_sequential_axi_state[0]_i_3_n_0\
    );
\FSM_sequential_axi_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => axi_state(0),
      I1 => rd_ss_complete,
      I2 => ss_wr_data_done,
      I3 => rd_mb,
      I4 => rd_unsupp,
      I5 => rd_aa,
      O => \FSM_sequential_axi_state[0]_i_4_n_0\
    );
\FSM_sequential_axi_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEEEAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => send_bk_done_reg_n_0,
      I3 => axi_state(0),
      I4 => axi_interrupt_done,
      I5 => axi_state(1),
      O => \axi_next_state__0\(1)
    );
\FSM_sequential_axi_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E06020E0E0606"
    )
        port map (
      I0 => axi_state(0),
      I1 => axi_state(1),
      I2 => \^q\(0),
      I3 => \FSM_sequential_axi_state[1]_i_3_n_0\,
      I4 => \FSM_sequential_axi_state[1]_i_4_n_0\,
      I5 => \FSM_sequential_axi_state[2]_i_3_n_0\,
      O => \FSM_sequential_axi_state[1]_i_2_n_0\
    );
\FSM_sequential_axi_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => do_nothing,
      I1 => trig_sm_rd,
      I2 => trig_sm_wr,
      I3 => trig_lm_rd,
      I4 => trig_lm_wr,
      O => \FSM_sequential_axi_state[1]_i_3_n_0\
    );
\FSM_sequential_axi_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^q\(0),
      I1 => ss_wr_data_done_reg_n_0,
      I2 => ls_wr_data_done,
      I3 => axi_state(0),
      I4 => ls_rd_data_bk_reg_n_0,
      I5 => sync_trig_sm_wr_reg_n_0,
      O => \FSM_sequential_axi_state[1]_i_4_n_0\
    );
\FSM_sequential_axi_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFBAAAA"
    )
        port map (
      I0 => \FSM_sequential_axi_state[2]_i_2_n_0\,
      I1 => axi_interrupt_done,
      I2 => axi_state(0),
      I3 => send_bk_done_reg_n_0,
      I4 => \^q\(0),
      O => \axi_next_state__0\(2)
    );
\FSM_sequential_axi_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \FSM_sequential_axi_state[2]_i_3_n_0\,
      I1 => axi_state(0),
      I2 => axi_state(1),
      I3 => \^q\(0),
      I4 => \FSM_sequential_axi_state[2]_i_4_n_0\,
      I5 => \FSM_sequential_axi_state[2]_i_5_n_0\,
      O => \FSM_sequential_axi_state[2]_i_2_n_0\
    );
\FSM_sequential_axi_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rd_aa,
      I1 => rd_unsupp,
      I2 => rd_mb,
      I3 => wr_aa,
      I4 => \^wr_mb\,
      I5 => rd_ss_complete,
      O => \FSM_sequential_axi_state[2]_i_3_n_0\
    );
\FSM_sequential_axi_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070000"
    )
        port map (
      I0 => sync_trig_int_reg_n_0,
      I1 => ss_wr_data_done_reg_n_0,
      I2 => sync_trig_sm_wr_reg_n_0,
      I3 => ls_rd_data_bk_reg_n_0,
      I4 => axi_state(0),
      O => \FSM_sequential_axi_state[2]_i_4_n_0\
    );
\FSM_sequential_axi_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi_state(0),
      I1 => trig_sm_rd,
      I2 => trig_sm_wr,
      I3 => trig_lm_rd,
      I4 => trig_lm_wr,
      O => \FSM_sequential_axi_state[2]_i_5_n_0\
    );
\FSM_sequential_axi_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \axi_next_state__0\(0),
      Q => axi_state(0)
    );
\FSM_sequential_axi_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \axi_next_state__0\(1),
      Q => axi_state(1)
    );
\FSM_sequential_axi_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \axi_next_state__0\(2),
      Q => \^q\(0)
    );
\FSM_sequential_ss_secnd_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008F80F0F08F80"
    )
        port map (
      I0 => bk_ss_valid,
      I1 => \FSM_sequential_ss_secnd_state[0]_i_2_n_0\,
      I2 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I3 => get_secnd_data_ss,
      I4 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I5 => secnd_data_done,
      O => \FSM_sequential_ss_secnd_state[0]_i_1_n_0\
    );
\FSM_sequential_ss_secnd_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state[0]_i_3_n_0\,
      I1 => \secnd_data_cnt_reg_n_0_[6]\,
      I2 => \secnd_data_cnt_reg_n_0_[3]\,
      I3 => \secnd_data_cnt_reg_n_0_[5]\,
      I4 => \secnd_data_cnt_reg_n_0_[4]\,
      O => \FSM_sequential_ss_secnd_state[0]_i_2_n_0\
    );
\FSM_sequential_ss_secnd_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \secnd_data_cnt_reg_n_0_[2]\,
      I1 => \secnd_data_cnt_reg_n_0_[1]\,
      I2 => \secnd_data_cnt_reg_n_0_[0]\,
      O => \FSM_sequential_ss_secnd_state[0]_i_3_n_0\
    );
\FSM_sequential_ss_secnd_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6E"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I2 => secnd_data_done,
      O => \FSM_sequential_ss_secnd_state[1]_i_1_n_0\
    );
\FSM_sequential_ss_secnd_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \FSM_sequential_ss_secnd_state[0]_i_1_n_0\,
      Q => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\
    );
\FSM_sequential_ss_secnd_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \FSM_sequential_ss_secnd_state[1]_i_1_n_0\,
      Q => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\
    );
\aa_index_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => bk_ls_addr(2),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(0)
    );
\aa_index_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => bk_ls_addr(3),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(1)
    );
\aa_index_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => bk_ls_addr(4),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(2)
    );
\aa_index_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => bk_ls_addr(5),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(3)
    );
\aa_index_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => bk_ls_addr(6),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(4)
    );
\aa_index_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => bk_ls_addr(7),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(5)
    );
\aa_index_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \aa_regs[0][0]_i_4_0\(0),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(6)
    );
\aa_index_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \aa_regs[0][0]_i_4_0\(1),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(7)
    );
\aa_index_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \aa_regs[0][0]_i_4_0\(2),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(8)
    );
\aa_index_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \aa_regs[0][0]_i_4_0\(3),
      G => \aa_regs_reg[0][0]_0\(0),
      GE => '1',
      Q => aa_index(9)
    );
\aa_index_reg[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => axi_state(0),
      I1 => axi_state(1),
      I2 => \^q\(0),
      O => \wr_mb__0\
    );
\aa_regs[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => bk_ls_wdata(0),
      I1 => ss_wr_data_done_i_2_n_0,
      I2 => aa_index(0),
      I3 => \aa_regs[0][0]_i_3_n_0\,
      I4 => \aa_regs[0][0]_i_4_n_0\,
      I5 => \aa_regs_reg_n_0_[0][0]\,
      O => \aa_regs[0][0]_i_1_n_0\
    );
\aa_regs[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => rd_mb,
      I1 => wr_aa,
      I2 => \^wr_mb\,
      I3 => \^next_ss\,
      I4 => \aa_regs_reg[1][0]_0\,
      I5 => \mb_regs_reg[2][31]_0\(0),
      O => \aa_regs[0][0]_i_3_n_0\
    );
\aa_regs[0][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => aa_index(9),
      I1 => \aa_regs[0][0]_i_5_n_0\,
      I2 => aa_index(1),
      I3 => aa_index(2),
      I4 => aa_index(3),
      I5 => aa_index(4),
      O => \aa_regs[0][0]_i_4_n_0\
    );
\aa_regs[0][0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => aa_index(7),
      I1 => aa_index(8),
      I2 => aa_index(6),
      I3 => aa_index(5),
      O => \aa_regs[0][0]_i_5_n_0\
    );
\aa_regs[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FFFFFF80FF0000"
    )
        port map (
      I0 => \aa_regs_reg[1][0]_0\,
      I1 => \bk_sm_data_reg[27]_0\(0),
      I2 => \aa_regs[1][0]_i_2_n_0\,
      I3 => ss_wr_data_done_i_2_n_0,
      I4 => \aa_regs[1][0]_i_3_n_0\,
      I5 => \aa_regs_reg_n_0_[1][0]\,
      O => \aa_regs[1][0]_i_1_n_0\
    );
\aa_regs[1][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \aa_regs[0][0]_i_4_n_0\,
      I1 => aa_index(0),
      O => \aa_regs[1][0]_i_2_n_0\
    );
\aa_regs[1][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22232222"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => axi_interrupt_done_i_2_n_0,
      I2 => \aa_regs[1][0]_i_2_n_0\,
      I3 => \aa_regs[0][0]_i_3_n_0\,
      I4 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      O => \aa_regs[1][0]_i_3_n_0\
    );
\aa_regs_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \aa_regs[0][0]_i_1_n_0\,
      Q => \aa_regs_reg_n_0_[0][0]\
    );
\aa_regs_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \aa_regs[1][0]_i_1_n_0\,
      Q => \aa_regs_reg_n_0_[1][0]\
    );
\addr_ss_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[0]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(0)
    );
\addr_ss_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(8),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(10)
    );
\addr_ss_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(9),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(11)
    );
\addr_ss_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[12]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(12)
    );
\addr_ss_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[13]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(13)
    );
\addr_ss_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[14]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(14)
    );
\addr_ss_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[15]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(15)
    );
\addr_ss_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[16]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(16)
    );
\addr_ss_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[17]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(17)
    );
\addr_ss_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[18]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(18)
    );
\addr_ss_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[19]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(19)
    );
\addr_ss_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[1]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(1)
    );
\addr_ss_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[20]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(20)
    );
\addr_ss_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[21]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(21)
    );
\addr_ss_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[22]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(22)
    );
\addr_ss_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[23]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(23)
    );
\addr_ss_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[24]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(24)
    );
\addr_ss_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[25]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(25)
    );
\addr_ss_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[26]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(26)
    );
\addr_ss_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[27]\,
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(27)
    );
\addr_ss_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3800"
    )
        port map (
      I0 => secnd_data_ss_valid,
      I1 => \first_ss_tuser_reg_n_0_[0]\,
      I2 => \first_ss_tuser_reg_n_0_[1]\,
      I3 => \^next_ss\,
      O => \addr_ss_reg[27]_i_1_n_0\
    );
\addr_ss_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(0),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(2)
    );
\addr_ss_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(1),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(3)
    );
\addr_ss_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(2),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(4)
    );
\addr_ss_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(3),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(5)
    );
\addr_ss_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(4),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(6)
    );
\addr_ss_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(5),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(7)
    );
\addr_ss_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(6),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(8)
    );
\addr_ss_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => p_0_in(7),
      G => \addr_ss_reg[27]_i_1_n_0\,
      GE => '1',
      Q => addr_ss(9)
    );
axi_interrupt_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => axi_interrupt_done_i_2_n_0,
      I1 => have_sent_sm_i_5_n_0,
      I2 => \bk_lm_waddr[29]_i_1_n_0\,
      I3 => axi_interrupt_done,
      O => axi_interrupt_done_i_1_n_0
    );
axi_interrupt_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_state(1),
      I2 => axi_state(0),
      I3 => axi_interrupt_done,
      I4 => \bk_lm_waddr[29]_i_2_n_0\,
      O => axi_interrupt_done_i_2_n_0
    );
axi_interrupt_done_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => axi_interrupt_done_i_1_n_0,
      Q => axi_interrupt_done
    );
\bk_lm_raddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(0),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[0]_i_1_n_0\
    );
\bk_lm_raddr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(10),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[10]_i_1_n_0\
    );
\bk_lm_raddr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(11),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[11]_i_1_n_0\
    );
\bk_lm_raddr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(12),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[12]_i_1_n_0\
    );
\bk_lm_raddr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(13),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[13]_i_1_n_0\
    );
\bk_lm_raddr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(14),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[14]_i_1_n_0\
    );
\bk_lm_raddr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(15),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[15]_i_1_n_0\
    );
\bk_lm_raddr[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(16),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[16]_i_1_n_0\
    );
\bk_lm_raddr[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(17),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[17]_i_1_n_0\
    );
\bk_lm_raddr[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(18),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[18]_i_1_n_0\
    );
\bk_lm_raddr[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(19),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[19]_i_1_n_0\
    );
\bk_lm_raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(1),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[1]_i_1_n_0\
    );
\bk_lm_raddr[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(20),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[20]_i_1_n_0\
    );
\bk_lm_raddr[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(21),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[21]_i_1_n_0\
    );
\bk_lm_raddr[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(22),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[22]_i_1_n_0\
    );
\bk_lm_raddr[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(23),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[23]_i_1_n_0\
    );
\bk_lm_raddr[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(24),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[24]_i_1_n_0\
    );
\bk_lm_raddr[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(25),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[25]_i_1_n_0\
    );
\bk_lm_raddr[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(26),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[26]_i_1_n_0\
    );
\bk_lm_raddr[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(27),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[27]_i_1_n_0\
    );
\bk_lm_raddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(2),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[2]_i_1_n_0\
    );
\bk_lm_raddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(3),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[3]_i_1_n_0\
    );
\bk_lm_raddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(4),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[4]_i_1_n_0\
    );
\bk_lm_raddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(5),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[5]_i_1_n_0\
    );
\bk_lm_raddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(6),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[6]_i_1_n_0\
    );
\bk_lm_raddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(7),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[7]_i_1_n_0\
    );
\bk_lm_raddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(8),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[8]_i_1_n_0\
    );
\bk_lm_raddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ss(9),
      I1 => lm_rd_cnt(0),
      O => \bk_lm_raddr[9]_i_1_n_0\
    );
\bk_lm_raddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[0]_i_1_n_0\,
      Q => D(0)
    );
\bk_lm_raddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[10]_i_1_n_0\,
      Q => D(10)
    );
\bk_lm_raddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[11]_i_1_n_0\,
      Q => D(11)
    );
\bk_lm_raddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[12]_i_1_n_0\,
      Q => D(12)
    );
\bk_lm_raddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[13]_i_1_n_0\,
      Q => D(13)
    );
\bk_lm_raddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[14]_i_1_n_0\,
      Q => D(14)
    );
\bk_lm_raddr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[15]_i_1_n_0\,
      Q => D(15)
    );
\bk_lm_raddr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[16]_i_1_n_0\,
      Q => D(16)
    );
\bk_lm_raddr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[17]_i_1_n_0\,
      Q => D(17)
    );
\bk_lm_raddr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[18]_i_1_n_0\,
      Q => D(18)
    );
\bk_lm_raddr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[19]_i_1_n_0\,
      Q => D(19)
    );
\bk_lm_raddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[1]_i_1_n_0\,
      Q => D(1)
    );
\bk_lm_raddr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[20]_i_1_n_0\,
      Q => D(20)
    );
\bk_lm_raddr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[21]_i_1_n_0\,
      Q => D(21)
    );
\bk_lm_raddr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[22]_i_1_n_0\,
      Q => D(22)
    );
\bk_lm_raddr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[23]_i_1_n_0\,
      Q => D(23)
    );
\bk_lm_raddr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[24]_i_1_n_0\,
      Q => D(24)
    );
\bk_lm_raddr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[25]_i_1_n_0\,
      Q => D(25)
    );
\bk_lm_raddr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[26]_i_1_n_0\,
      Q => D(26)
    );
\bk_lm_raddr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[27]_i_1_n_0\,
      Q => D(27)
    );
\bk_lm_raddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[2]_i_1_n_0\,
      Q => D(2)
    );
\bk_lm_raddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[3]_i_1_n_0\,
      Q => D(3)
    );
\bk_lm_raddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[4]_i_1_n_0\,
      Q => D(4)
    );
\bk_lm_raddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[5]_i_1_n_0\,
      Q => D(5)
    );
\bk_lm_raddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[6]_i_1_n_0\,
      Q => D(6)
    );
\bk_lm_raddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[7]_i_1_n_0\,
      Q => D(7)
    );
\bk_lm_raddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[8]_i_1_n_0\,
      Q => D(8)
    );
\bk_lm_raddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_raddr[9]_i_1_n_0\,
      Q => D(9)
    );
bk_lm_rstart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \sm_data_cnt[3]_i_3_n_0\,
      I1 => \^have_sent_sm_reg_1\,
      I2 => bk_lm_rstart_i_3_n_0,
      I3 => bk_lm_rstart_i_4_n_0,
      I4 => lm_rd_cnt(1),
      I5 => lm_rd_bk_sent_reg_n_0,
      O => bk_lm_rstart_i_1_n_0
    );
bk_lm_rstart_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lm_rd_cnt(0),
      O => bk_lm_rstart_i_2_n_0
    );
bk_lm_rstart_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => trig_lm_wr,
      I1 => trig_lm_rd,
      I2 => sync_trig_lm_rd_reg_n_0,
      O => bk_lm_rstart_i_3_n_0
    );
bk_lm_rstart_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ls_rd_data_bk_reg_n_0,
      I1 => \^have_sent_sm_reg_0\,
      I2 => sync_trig_sm_rd_reg_n_0,
      O => bk_lm_rstart_i_4_n_0
    );
bk_lm_rstart_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_rstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => bk_lm_rstart_i_2_n_0,
      Q => D(28)
    );
\bk_lm_waddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(0),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[0]_i_1_n_0\
    );
\bk_lm_waddr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(10),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[10]_i_1_n_0\
    );
\bk_lm_waddr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(11),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[11]_i_1_n_0\
    );
\bk_lm_waddr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(12),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[12]_i_1_n_0\
    );
\bk_lm_waddr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(13),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[13]_i_1_n_0\
    );
\bk_lm_waddr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(14),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[14]_i_1_n_0\
    );
\bk_lm_waddr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(15),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[15]_i_1_n_0\
    );
\bk_lm_waddr[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(16),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[16]_i_1_n_0\
    );
\bk_lm_waddr[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(17),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[17]_i_1_n_0\
    );
\bk_lm_waddr[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(18),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[18]_i_1_n_0\
    );
\bk_lm_waddr[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(19),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[19]_i_1_n_0\
    );
\bk_lm_waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(1),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[1]_i_1_n_0\
    );
\bk_lm_waddr[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(20),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[20]_i_1_n_0\
    );
\bk_lm_waddr[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(21),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[21]_i_1_n_0\
    );
\bk_lm_waddr[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(22),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[22]_i_1_n_0\
    );
\bk_lm_waddr[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(23),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[23]_i_1_n_0\
    );
\bk_lm_waddr[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(24),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[24]_i_1_n_0\
    );
\bk_lm_waddr[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(25),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[25]_i_1_n_0\
    );
\bk_lm_waddr[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(26),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[26]_i_1_n_0\
    );
\bk_lm_waddr[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(27),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[27]_i_1_n_0\
    );
\bk_lm_waddr[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFEFE"
    )
        port map (
      I0 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I1 => have_sent_sm_i_5_n_0,
      I2 => \bk_lm_waddr[29]_i_2_n_0\,
      I3 => axi_interrupt_done,
      I4 => axi_state(0),
      I5 => \bk_lm_waddr[29]_i_3_n_0\,
      O => \bk_lm_waddr[29]_i_1_n_0\
    );
\bk_lm_waddr[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030103013"
    )
        port map (
      I0 => \FSM_sequential_axi_state[2]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => axi_state(1),
      I3 => axi_state(0),
      I4 => \bk_lm_waddr_reg[29]_1\,
      I5 => \bk_lm_waddr[29]_i_5_n_0\,
      O => \bk_lm_waddr[29]_i_2_n_0\
    );
\bk_lm_waddr[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_state(1),
      O => \bk_lm_waddr[29]_i_3_n_0\
    );
\bk_lm_waddr[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA22A0"
    )
        port map (
      I0 => axi_state(0),
      I1 => sync_trig_int_reg_n_0,
      I2 => ls_wr_data_done,
      I3 => ss_wr_data_done_reg_n_0,
      I4 => sync_trig_sm_wr_reg_n_0,
      I5 => ls_rd_data_bk_reg_n_0,
      O => \bk_lm_waddr[29]_i_5_n_0\
    );
\bk_lm_waddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(2),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[2]_i_1_n_0\
    );
\bk_lm_waddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(3),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[3]_i_1_n_0\
    );
\bk_lm_waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(4),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[4]_i_1_n_0\
    );
\bk_lm_waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(5),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[5]_i_1_n_0\
    );
\bk_lm_waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(6),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[6]_i_1_n_0\
    );
\bk_lm_waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(7),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[7]_i_1_n_0\
    );
\bk_lm_waddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(8),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[8]_i_1_n_0\
    );
\bk_lm_waddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr_ss(9),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_waddr[9]_i_1_n_0\
    );
\bk_lm_waddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[0]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(0)
    );
\bk_lm_waddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[10]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(10)
    );
\bk_lm_waddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[11]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(11)
    );
\bk_lm_waddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[12]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(12)
    );
\bk_lm_waddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[13]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(13)
    );
\bk_lm_waddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[14]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(14)
    );
\bk_lm_waddr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[15]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(15)
    );
\bk_lm_waddr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[16]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(16)
    );
\bk_lm_waddr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[17]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(17)
    );
\bk_lm_waddr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[18]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(18)
    );
\bk_lm_waddr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[19]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(19)
    );
\bk_lm_waddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[1]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(1)
    );
\bk_lm_waddr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[20]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(20)
    );
\bk_lm_waddr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[21]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(21)
    );
\bk_lm_waddr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[22]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(22)
    );
\bk_lm_waddr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[23]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(23)
    );
\bk_lm_waddr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[24]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(24)
    );
\bk_lm_waddr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[25]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(25)
    );
\bk_lm_waddr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[26]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(26)
    );
\bk_lm_waddr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[27]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(27)
    );
\bk_lm_waddr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[29]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(28)
    );
\bk_lm_waddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[2]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(2)
    );
\bk_lm_waddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[3]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(3)
    );
\bk_lm_waddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[4]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(4)
    );
\bk_lm_waddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[5]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(5)
    );
\bk_lm_waddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[6]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(6)
    );
\bk_lm_waddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[7]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(7)
    );
\bk_lm_waddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[8]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(8)
    );
\bk_lm_waddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_waddr[9]_i_1_n_0\,
      Q => \bk_lm_waddr_reg[29]_0\(9)
    );
\bk_lm_wdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(0),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[0]_i_1_n_0\
    );
\bk_lm_wdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(10),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[10]_i_1_n_0\
    );
\bk_lm_wdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(11),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[11]_i_1_n_0\
    );
\bk_lm_wdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(12),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[12]_i_1_n_0\
    );
\bk_lm_wdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(13),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[13]_i_1_n_0\
    );
\bk_lm_wdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(14),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[14]_i_1_n_0\
    );
\bk_lm_wdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(15),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[15]_i_1_n_0\
    );
\bk_lm_wdata[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(16),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[16]_i_1_n_0\
    );
\bk_lm_wdata[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(17),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[17]_i_1_n_0\
    );
\bk_lm_wdata[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(18),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[18]_i_1_n_0\
    );
\bk_lm_wdata[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(19),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[19]_i_1_n_0\
    );
\bk_lm_wdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(1),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[1]_i_1_n_0\
    );
\bk_lm_wdata[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(20),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[20]_i_1_n_0\
    );
\bk_lm_wdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(21),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[21]_i_1_n_0\
    );
\bk_lm_wdata[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(22),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[22]_i_1_n_0\
    );
\bk_lm_wdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(23),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[23]_i_1_n_0\
    );
\bk_lm_wdata[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(24),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[24]_i_1_n_0\
    );
\bk_lm_wdata[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(25),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[25]_i_1_n_0\
    );
\bk_lm_wdata[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(26),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[26]_i_1_n_0\
    );
\bk_lm_wdata[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(27),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[27]_i_1_n_0\
    );
\bk_lm_wdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(28),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[28]_i_1_n_0\
    );
\bk_lm_wdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(29),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[29]_i_1_n_0\
    );
\bk_lm_wdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(2),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[2]_i_1_n_0\
    );
\bk_lm_wdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(30),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[30]_i_1_n_0\
    );
\bk_lm_wdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(31),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[31]_i_1_n_0\
    );
\bk_lm_wdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(3),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[3]_i_1_n_0\
    );
\bk_lm_wdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(4),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[4]_i_1_n_0\
    );
\bk_lm_wdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(5),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[5]_i_1_n_0\
    );
\bk_lm_wdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(6),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[6]_i_1_n_0\
    );
\bk_lm_wdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(7),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[7]_i_1_n_0\
    );
\bk_lm_wdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(8),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[8]_i_1_n_0\
    );
\bk_lm_wdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_1\(9),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wdata[9]_i_1_n_0\
    );
\bk_lm_wdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[0]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(0)
    );
\bk_lm_wdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[10]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(10)
    );
\bk_lm_wdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[11]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(11)
    );
\bk_lm_wdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[12]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(12)
    );
\bk_lm_wdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[13]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(13)
    );
\bk_lm_wdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[14]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(14)
    );
\bk_lm_wdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[15]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(15)
    );
\bk_lm_wdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[16]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(16)
    );
\bk_lm_wdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[17]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(17)
    );
\bk_lm_wdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[18]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(18)
    );
\bk_lm_wdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[19]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(19)
    );
\bk_lm_wdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[1]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(1)
    );
\bk_lm_wdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[20]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(20)
    );
\bk_lm_wdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[21]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(21)
    );
\bk_lm_wdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[22]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(22)
    );
\bk_lm_wdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[23]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(23)
    );
\bk_lm_wdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[24]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(24)
    );
\bk_lm_wdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[25]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(25)
    );
\bk_lm_wdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[26]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(26)
    );
\bk_lm_wdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[27]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(27)
    );
\bk_lm_wdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[28]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(28)
    );
\bk_lm_wdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[29]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(29)
    );
\bk_lm_wdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[2]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(2)
    );
\bk_lm_wdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[30]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(30)
    );
\bk_lm_wdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[31]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(31)
    );
\bk_lm_wdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[3]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(3)
    );
\bk_lm_wdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[4]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(4)
    );
\bk_lm_wdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[5]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(5)
    );
\bk_lm_wdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[6]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(6)
    );
\bk_lm_wdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[7]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(7)
    );
\bk_lm_wdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[8]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(8)
    );
\bk_lm_wdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wdata[9]_i_1_n_0\,
      Q => \bk_lm_wdata_reg[31]_0\(9)
    );
bk_lm_wstart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020AAAAAAAA"
    )
        port map (
      I0 => have_sent_sm_i_3_n_0,
      I1 => \^have_sent_sm_reg_1\,
      I2 => trig_lm_wr,
      I3 => bk_lm_wstart_i_4_n_0,
      I4 => ls_rd_data_bk_reg_n_0,
      I5 => have_sent_sm_i_5_n_0,
      O => bk_lm_wstart_i_1_n_0
    );
bk_lm_wstart_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trig_lm_wr,
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => bk_lm_wstart_i_2_n_0
    );
bk_lm_wstart_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^have_sent_sm_reg_0\,
      I1 => trig_sm_wr,
      I2 => sync_trig_sm_wr_reg_n_0,
      O => \^have_sent_sm_reg_1\
    );
bk_lm_wstart_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => \^have_sent_sm_reg_0\,
      O => bk_lm_wstart_i_4_n_0
    );
bk_lm_wstart_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => bk_lm_wstart_i_2_n_0,
      Q => E(0)
    );
\bk_lm_wstrb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wstrb_ss(0),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wstrb[0]_i_1_n_0\
    );
\bk_lm_wstrb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_0\(0),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wstrb[1]_i_1_n_0\
    );
\bk_lm_wstrb[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_0\(1),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wstrb[2]_i_1_n_0\
    );
\bk_lm_wstrb[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_ss_tdata_reg[31]_0\(2),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_lm_wstrb[3]_i_1_n_0\
    );
\bk_lm_wstrb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wstrb[0]_i_1_n_0\,
      Q => \bk_lm_wstrb_reg[3]_0\(0)
    );
\bk_lm_wstrb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wstrb[1]_i_1_n_0\,
      Q => \bk_lm_wstrb_reg[3]_0\(1)
    );
\bk_lm_wstrb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wstrb[2]_i_1_n_0\,
      Q => \bk_lm_wstrb_reg[3]_0\(2)
    );
\bk_lm_wstrb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => bk_lm_wstart_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => \bk_lm_wstrb[3]_i_1_n_0\,
      Q => \bk_lm_wstrb_reg[3]_0\(3)
    );
\bk_ls_rdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(0),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[0]_i_1_n_0\
    );
\bk_ls_rdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(10),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[10]_i_1_n_0\
    );
\bk_ls_rdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(11),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[11]_i_1_n_0\
    );
\bk_ls_rdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(12),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[12]_i_1_n_0\
    );
\bk_ls_rdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(13),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[13]_i_1_n_0\
    );
\bk_ls_rdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(14),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[14]_i_1_n_0\
    );
\bk_ls_rdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(15),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[15]_i_1_n_0\
    );
\bk_ls_rdata[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(16),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[16]_i_1_n_0\
    );
\bk_ls_rdata[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(17),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[17]_i_1_n_0\
    );
\bk_ls_rdata[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(18),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[18]_i_1_n_0\
    );
\bk_ls_rdata[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(19),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[19]_i_1_n_0\
    );
\bk_ls_rdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(1),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[1]_i_1_n_0\
    );
\bk_ls_rdata[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(20),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[20]_i_1_n_0\
    );
\bk_ls_rdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(21),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[21]_i_1_n_0\
    );
\bk_ls_rdata[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(22),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[22]_i_1_n_0\
    );
\bk_ls_rdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(23),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[23]_i_1_n_0\
    );
\bk_ls_rdata[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(24),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[24]_i_1_n_0\
    );
\bk_ls_rdata[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(25),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[25]_i_1_n_0\
    );
\bk_ls_rdata[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(26),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[26]_i_1_n_0\
    );
\bk_ls_rdata[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(27),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[27]_i_1_n_0\
    );
\bk_ls_rdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(28),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[28]_i_1_n_0\
    );
\bk_ls_rdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(29),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[29]_i_1_n_0\
    );
\bk_ls_rdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(2),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[2]_i_1_n_0\
    );
\bk_ls_rdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(30),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[30]_i_1_n_0\
    );
\bk_ls_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => have_sent_sm_i_3_n_0,
      I1 => ls_rd_data_bk_reg_n_0,
      I2 => \^have_sent_sm_reg_0\,
      I3 => sync_trig_sm_rd_reg_n_0,
      I4 => have_sent_sm_i_5_n_0,
      O => \bk_ls_rdata[31]_i_1_n_0\
    );
\bk_ls_rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(31),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[31]_i_2_n_0\
    );
\bk_ls_rdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(3),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[3]_i_1_n_0\
    );
\bk_ls_rdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(4),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[4]_i_1_n_0\
    );
\bk_ls_rdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(5),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[5]_i_1_n_0\
    );
\bk_ls_rdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(6),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[6]_i_1_n_0\
    );
\bk_ls_rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(7),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[7]_i_1_n_0\
    );
\bk_ls_rdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(8),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[8]_i_1_n_0\
    );
\bk_ls_rdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_return__0\(9),
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_ls_rdata[9]_i_1_n_0\
    );
\bk_ls_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[0]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(0)
    );
\bk_ls_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[10]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(10)
    );
\bk_ls_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[11]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(11)
    );
\bk_ls_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[12]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(12)
    );
\bk_ls_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[13]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(13)
    );
\bk_ls_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[14]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(14)
    );
\bk_ls_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[15]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(15)
    );
\bk_ls_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[16]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(16)
    );
\bk_ls_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[17]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(17)
    );
\bk_ls_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[18]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(18)
    );
\bk_ls_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[19]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(19)
    );
\bk_ls_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[1]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(1)
    );
\bk_ls_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[20]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(20)
    );
\bk_ls_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[21]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(21)
    );
\bk_ls_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[22]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(22)
    );
\bk_ls_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[23]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(23)
    );
\bk_ls_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[24]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(24)
    );
\bk_ls_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[25]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(25)
    );
\bk_ls_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[26]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(26)
    );
\bk_ls_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[27]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(27)
    );
\bk_ls_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[28]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(28)
    );
\bk_ls_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[29]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(29)
    );
\bk_ls_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[2]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(2)
    );
\bk_ls_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[30]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(30)
    );
\bk_ls_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[31]_i_2_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(31)
    );
\bk_ls_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[3]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(3)
    );
\bk_ls_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[4]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(4)
    );
\bk_ls_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[5]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(5)
    );
\bk_ls_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[6]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(6)
    );
\bk_ls_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[7]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(7)
    );
\bk_ls_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[8]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(8)
    );
\bk_ls_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_ls_rdata[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_ls_rdata[9]_i_1_n_0\,
      Q => \bk_ls_rdata_reg[31]_0\(9)
    );
\bk_sm_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(0),
      I3 => \bk_sm_data_reg[31]_1\(0),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(0),
      O => \bk_sm_data[0]_i_1_n_0\
    );
\bk_sm_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2A2A2808080"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(10),
      I3 => bk_ls_wdata(10),
      I4 => \^have_sent_sm_reg_1\,
      I5 => \bk_sm_data_reg[31]_1\(10),
      O => \bk_sm_data[10]_i_1_n_0\
    );
\bk_sm_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(11),
      I3 => \bk_sm_data_reg[31]_1\(11),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(11),
      O => \bk_sm_data[11]_i_1_n_0\
    );
\bk_sm_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(12),
      I3 => \bk_sm_data_reg[31]_1\(12),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(12),
      O => \bk_sm_data[12]_i_1_n_0\
    );
\bk_sm_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8000008A80"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => bk_ls_wdata(13),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data_reg[31]_1\(13),
      I4 => \bk_sm_data[13]_i_3_n_0\,
      I5 => bk_ls_addr(13),
      O => \bk_sm_data[13]_i_1_n_0\
    );
\bk_sm_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => bk_lm_wstart_i_4_n_0,
      I1 => \^have_sent_sm_reg_1\,
      I2 => \sm_data_cnt_reg_n_0_[3]\,
      I3 => \sm_data_cnt_reg_n_0_[2]\,
      I4 => \sm_data_cnt_reg_n_0_[1]\,
      I5 => \sm_data_cnt_reg_n_0_[0]\,
      O => \bk_sm_data[13]_i_3_n_0\
    );
\bk_sm_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \bk_sm_data_reg[14]_0\,
      I1 => \^have_sent_sm_reg_0\,
      I2 => sync_trig_sm_rd_reg_n_0,
      I3 => bk_ls_addr(14),
      I4 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \bk_sm_data[14]_i_1_n_0\
    );
\bk_sm_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(14),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(1),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[15]_i_1_n_0\
    );
\bk_sm_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(15),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(2),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[16]_i_1_n_0\
    );
\bk_sm_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(16),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(3),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[17]_i_1_n_0\
    );
\bk_sm_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(17),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(4),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[18]_i_1_n_0\
    );
\bk_sm_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(18),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(5),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[19]_i_1_n_0\
    );
\bk_sm_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(1),
      I3 => \bk_sm_data_reg[31]_1\(1),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(1),
      O => \bk_sm_data[1]_i_1_n_0\
    );
\bk_sm_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(19),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(6),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[20]_i_1_n_0\
    );
\bk_sm_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(20),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(7),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[21]_i_1_n_0\
    );
\bk_sm_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(21),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(8),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[22]_i_1_n_0\
    );
\bk_sm_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(22),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(9),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[23]_i_1_n_0\
    );
\bk_sm_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(23),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(10),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[24]_i_1_n_0\
    );
\bk_sm_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(24),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(11),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[25]_i_1_n_0\
    );
\bk_sm_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(25),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(12),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[26]_i_1_n_0\
    );
\bk_sm_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(26),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data[27]_i_2_n_0\,
      I4 => \bk_sm_data_reg[27]_0\(13),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \bk_sm_data[27]_i_1_n_0\
    );
\bk_sm_data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \sm_data_cnt_reg_n_0_[3]\,
      I1 => \sm_data_cnt_reg_n_0_[2]\,
      I2 => \sm_data_cnt_reg_n_0_[0]\,
      I3 => \sm_data_cnt_reg_n_0_[1]\,
      I4 => \^have_sent_sm_reg_1\,
      O => \bk_sm_data[27]_i_2_n_0\
    );
\bk_sm_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => \bk_sm_data[28]_i_2_n_0\,
      I1 => \bk_sm_data_reg[31]_1\(27),
      I2 => \^have_sent_sm_reg_1\,
      I3 => bk_ls_wstrb(0),
      I4 => \^sm_data_cnt_reg[1]_0\,
      I5 => bk_ls_wdata(14),
      O => \bk_sm_data[28]_i_1_n_0\
    );
\bk_sm_data[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \^have_sent_sm_reg_0\,
      I2 => sync_trig_sm_rd_reg_n_0,
      O => \bk_sm_data[28]_i_2_n_0\
    );
\bk_sm_data[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sm_data_cnt_reg_n_0_[1]\,
      I1 => \sm_data_cnt_reg_n_0_[0]\,
      I2 => \sm_data_cnt_reg_n_0_[2]\,
      I3 => \sm_data_cnt_reg_n_0_[3]\,
      O => \^sm_data_cnt_reg[1]_0\
    );
\bk_sm_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => \^have_sent_sm_reg_0\,
      I2 => \bk_lm_waddr[29]_i_1_n_0\,
      I3 => \bk_sm_data_reg[29]_0\,
      I4 => \^have_sent_sm_reg_1\,
      I5 => \bk_sm_data_reg[31]_1\(28),
      O => \bk_sm_data[29]_i_1_n_0\
    );
\bk_sm_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(2),
      I3 => \bk_sm_data_reg[31]_1\(2),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(2),
      O => \bk_sm_data[2]_i_1_n_0\
    );
\bk_sm_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => \^have_sent_sm_reg_0\,
      I2 => \bk_lm_waddr[29]_i_1_n_0\,
      I3 => \bk_sm_data_reg[30]_0\,
      I4 => \^have_sent_sm_reg_1\,
      I5 => \bk_sm_data_reg[31]_1\(29),
      O => \bk_sm_data[30]_i_1_n_0\
    );
\bk_sm_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => have_sent_sm_i_3_n_0,
      I1 => \bk_sm_data[31]_i_3_n_0\,
      I2 => have_sent_sm_i_5_n_0,
      O => \bk_sm_data[31]_i_1_n_0\
    );
\bk_sm_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => \^have_sent_sm_reg_0\,
      I2 => \bk_lm_waddr[29]_i_1_n_0\,
      I3 => \bk_sm_data_reg[31]_2\,
      I4 => \^have_sent_sm_reg_1\,
      I5 => \bk_sm_data_reg[31]_1\(30),
      O => \bk_sm_data[31]_i_2_n_0\
    );
\bk_sm_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F3555500F300F3"
    )
        port map (
      I0 => wait_rd_data_back,
      I1 => have_sent_sm_i_7_n_0,
      I2 => have_sent_sm_i_6_n_0,
      I3 => ls_rd_data_bk_reg_n_0,
      I4 => \^have_sent_sm_reg_0\,
      I5 => sync_trig_sm_rd_reg_n_0,
      O => \bk_sm_data[31]_i_3_n_0\
    );
\bk_sm_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(3),
      I3 => \bk_sm_data_reg[31]_1\(3),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(3),
      O => \bk_sm_data[3]_i_1_n_0\
    );
\bk_sm_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(4),
      I3 => \bk_sm_data_reg[31]_1\(4),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(4),
      O => \bk_sm_data[4]_i_1_n_0\
    );
\bk_sm_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(5),
      I3 => \bk_sm_data_reg[31]_1\(5),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(5),
      O => \bk_sm_data[5]_i_1_n_0\
    );
\bk_sm_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(6),
      I3 => \bk_sm_data_reg[31]_1\(6),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(6),
      O => \bk_sm_data[6]_i_1_n_0\
    );
\bk_sm_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_data[13]_i_3_n_0\,
      I2 => bk_ls_addr(7),
      I3 => \bk_sm_data_reg[31]_1\(7),
      I4 => \^have_sent_sm_reg_1\,
      I5 => bk_ls_wdata(7),
      O => \bk_sm_data[7]_i_1_n_0\
    );
\bk_sm_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8000008A80"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => bk_ls_wdata(8),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data_reg[31]_1\(8),
      I4 => \bk_sm_data[13]_i_3_n_0\,
      I5 => bk_ls_addr(8),
      O => \bk_sm_data[8]_i_1_n_0\
    );
\bk_sm_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8000008A80"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => bk_ls_wdata(9),
      I2 => \^have_sent_sm_reg_1\,
      I3 => \bk_sm_data_reg[31]_1\(9),
      I4 => \bk_sm_data[13]_i_3_n_0\,
      I5 => bk_ls_addr(9),
      O => \bk_sm_data[9]_i_1_n_0\
    );
\bk_sm_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[0]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(0)
    );
\bk_sm_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[10]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(10)
    );
\bk_sm_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[11]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(11)
    );
\bk_sm_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[12]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(12)
    );
\bk_sm_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[13]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(13)
    );
\bk_sm_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[14]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(14)
    );
\bk_sm_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[15]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(15)
    );
\bk_sm_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[16]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(16)
    );
\bk_sm_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[17]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(17)
    );
\bk_sm_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[18]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(18)
    );
\bk_sm_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[19]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(19)
    );
\bk_sm_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[1]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(1)
    );
\bk_sm_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[20]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(20)
    );
\bk_sm_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[21]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(21)
    );
\bk_sm_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[22]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(22)
    );
\bk_sm_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[23]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(23)
    );
\bk_sm_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[24]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(24)
    );
\bk_sm_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[25]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(25)
    );
\bk_sm_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[26]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(26)
    );
\bk_sm_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[27]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(27)
    );
\bk_sm_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[28]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(28)
    );
\bk_sm_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[29]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(29)
    );
\bk_sm_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[2]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(2)
    );
\bk_sm_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[30]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(30)
    );
\bk_sm_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[31]_i_2_n_0\,
      Q => \bk_sm_data_reg[31]_0\(31)
    );
\bk_sm_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[3]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(3)
    );
\bk_sm_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[4]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(4)
    );
\bk_sm_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[5]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(5)
    );
\bk_sm_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[6]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(6)
    );
\bk_sm_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[7]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(7)
    );
\bk_sm_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[8]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(8)
    );
\bk_sm_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_data[9]_i_1_n_0\,
      Q => \bk_sm_data_reg[31]_0\(9)
    );
\bk_sm_user[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4C404040400"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      I2 => \^have_sent_sm_reg_0\,
      I3 => trig_sm_wr,
      I4 => sync_trig_sm_wr_reg_n_0,
      I5 => \bk_sm_user_reg[1]_1\,
      O => \bk_sm_user[0]_i_1_n_0\
    );
\bk_sm_user[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008AAAA0008"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \bk_sm_user_reg[1]_1\,
      I2 => trig_sm_wr,
      I3 => sync_trig_sm_wr_reg_n_0,
      I4 => sync_trig_sm_rd_reg_n_0,
      I5 => \^have_sent_sm_reg_0\,
      O => \bk_sm_user[1]_i_1_n_0\
    );
\bk_sm_user_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_user[0]_i_1_n_0\,
      Q => \bk_sm_user_reg[1]_0\(0)
    );
\bk_sm_user_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_sm_data[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \bk_sm_user[1]_i_1_n_0\,
      Q => \bk_sm_user_reg[1]_0\(1)
    );
bk_sm_valid_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_onehot_sm_state_reg_n_0_[1]\,
      G => bk_sm_valid_reg_i_1_n_0,
      GE => '1',
      Q => bk_sm_valid
    );
bk_sm_valid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_sm_state_reg_n_0_[1]\,
      I1 => sm_state(2),
      I2 => sm_state(0),
      O => bk_sm_valid_reg_i_1_n_0
    );
\cache_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0301000000000000"
    )
        port map (
      I0 => \^next_ss\,
      I1 => wait_rd_data_back_reg_i_3_n_0,
      I2 => \bk_lm_waddr[29]_i_1_n_0\,
      I3 => \rd_ss_complete__0\,
      I4 => \cache_rdata[31]_i_2_n_0\,
      I5 => \cache_rdata_reg[31]_0\,
      O => next_ss_reg_1(0)
    );
\cache_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => \^next_ss\,
      I2 => \cache_rdata_reg[31]_0\,
      I3 => \cache_rdata_reg[31]\,
      O => \cache_rdata[31]_i_2_n_0\
    );
cache_wdone_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0301000000000000"
    )
        port map (
      I0 => \^next_ss\,
      I1 => wait_rd_data_back_reg_i_3_n_0,
      I2 => \bk_lm_waddr[29]_i_1_n_0\,
      I3 => \rd_ss_complete__0\,
      I4 => \cache_rdata[31]_i_2_n_0\,
      I5 => cache_wdone_reg,
      O => next_ss_reg_2
    );
\data_return[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A80000A800"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => rd_mb,
      I2 => \data_return[0]_i_2_n_0\,
      I3 => \data_return[0]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[0]_i_4_n_0\,
      O => \data_return[0]_i_1_n_0\
    );
\data_return[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \aa_regs_reg_n_0_[1][0]\,
      I1 => aa_index(0),
      I2 => \aa_regs_reg_n_0_[0][0]\,
      I3 => rd_aa,
      I4 => rd_unsupp,
      I5 => \^first_ss_tdata_reg[31]_1\(0),
      O => \data_return[0]_i_2_n_0\
    );
\data_return[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][0]\,
      I1 => \mb_regs_reg_n_0_[2][0]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][0]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][0]\,
      O => \data_return[0]_i_3_n_0\
    );
\data_return[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8080000"
    )
        port map (
      I0 => mb_index(1),
      I1 => \mb_regs_reg_n_0_[6][0]\,
      I2 => mb_index(0),
      I3 => \mb_regs_reg_n_0_[7][0]\,
      I4 => mb_index(2),
      I5 => \data_return[0]_i_5_n_0\,
      O => \data_return[0]_i_4_n_0\
    );
\data_return[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444000FFFFFFFF"
    )
        port map (
      I0 => mb_index(1),
      I1 => mb_index(2),
      I2 => \mb_regs_reg_n_0_[5][0]\,
      I3 => mb_index(0),
      I4 => \mb_regs_reg_n_0_[4][0]\,
      I5 => rd_mb,
      O => \data_return[0]_i_5_n_0\
    );
\data_return[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[10]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[10]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[10]_i_4_n_0\,
      O => \data_return[10]_i_1_n_0\
    );
\data_return[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(10),
      I2 => rd_unsupp,
      O => \data_return[10]_i_2_n_0\
    );
\data_return[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][10]\,
      I1 => \mb_regs_reg_n_0_[6][10]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][10]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][10]\,
      O => \data_return[10]_i_3_n_0\
    );
\data_return[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][10]\,
      I1 => \mb_regs_reg_n_0_[2][10]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][10]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][10]\,
      O => \data_return[10]_i_4_n_0\
    );
\data_return[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[11]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[11]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[11]_i_4_n_0\,
      O => \data_return[11]_i_1_n_0\
    );
\data_return[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(11),
      I2 => rd_unsupp,
      O => \data_return[11]_i_2_n_0\
    );
\data_return[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][11]\,
      I1 => \mb_regs_reg_n_0_[6][11]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][11]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][11]\,
      O => \data_return[11]_i_3_n_0\
    );
\data_return[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][11]\,
      I1 => \mb_regs_reg_n_0_[2][11]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][11]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][11]\,
      O => \data_return[11]_i_4_n_0\
    );
\data_return[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[12]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[12]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[12]_i_4_n_0\,
      O => \data_return[12]_i_1_n_0\
    );
\data_return[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(12),
      I2 => rd_unsupp,
      O => \data_return[12]_i_2_n_0\
    );
\data_return[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][12]\,
      I1 => \mb_regs_reg_n_0_[6][12]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][12]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][12]\,
      O => \data_return[12]_i_3_n_0\
    );
\data_return[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][12]\,
      I1 => \mb_regs_reg_n_0_[2][12]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][12]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][12]\,
      O => \data_return[12]_i_4_n_0\
    );
\data_return[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[13]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[13]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[13]_i_4_n_0\,
      O => \data_return[13]_i_1_n_0\
    );
\data_return[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(13),
      I2 => rd_unsupp,
      O => \data_return[13]_i_2_n_0\
    );
\data_return[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][13]\,
      I1 => \mb_regs_reg_n_0_[6][13]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][13]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][13]\,
      O => \data_return[13]_i_3_n_0\
    );
\data_return[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][13]\,
      I1 => \mb_regs_reg_n_0_[2][13]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][13]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][13]\,
      O => \data_return[13]_i_4_n_0\
    );
\data_return[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[14]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[14]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[14]_i_4_n_0\,
      O => \data_return[14]_i_1_n_0\
    );
\data_return[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(14),
      I2 => rd_unsupp,
      O => \data_return[14]_i_2_n_0\
    );
\data_return[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][14]\,
      I1 => \mb_regs_reg_n_0_[6][14]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][14]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][14]\,
      O => \data_return[14]_i_3_n_0\
    );
\data_return[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][14]\,
      I1 => \mb_regs_reg_n_0_[2][14]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][14]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][14]\,
      O => \data_return[14]_i_4_n_0\
    );
\data_return[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[15]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[15]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[15]_i_4_n_0\,
      O => \data_return[15]_i_1_n_0\
    );
\data_return[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(15),
      I2 => rd_unsupp,
      O => \data_return[15]_i_2_n_0\
    );
\data_return[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][15]\,
      I1 => \mb_regs_reg_n_0_[6][15]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][15]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][15]\,
      O => \data_return[15]_i_3_n_0\
    );
\data_return[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][15]\,
      I1 => \mb_regs_reg_n_0_[2][15]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][15]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][15]\,
      O => \data_return[15]_i_4_n_0\
    );
\data_return[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[16]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[16]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[16]_i_4_n_0\,
      O => \data_return[16]_i_1_n_0\
    );
\data_return[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(16),
      I2 => rd_unsupp,
      O => \data_return[16]_i_2_n_0\
    );
\data_return[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][16]\,
      I1 => \mb_regs_reg_n_0_[6][16]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][16]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][16]\,
      O => \data_return[16]_i_3_n_0\
    );
\data_return[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][16]\,
      I1 => \mb_regs_reg_n_0_[2][16]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][16]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][16]\,
      O => \data_return[16]_i_4_n_0\
    );
\data_return[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[17]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[17]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[17]_i_4_n_0\,
      O => \data_return[17]_i_1_n_0\
    );
\data_return[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(17),
      I2 => rd_unsupp,
      O => \data_return[17]_i_2_n_0\
    );
\data_return[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][17]\,
      I1 => \mb_regs_reg_n_0_[6][17]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][17]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][17]\,
      O => \data_return[17]_i_3_n_0\
    );
\data_return[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][17]\,
      I1 => \mb_regs_reg_n_0_[2][17]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][17]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][17]\,
      O => \data_return[17]_i_4_n_0\
    );
\data_return[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[18]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[18]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[18]_i_4_n_0\,
      O => \data_return[18]_i_1_n_0\
    );
\data_return[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(18),
      I2 => rd_unsupp,
      O => \data_return[18]_i_2_n_0\
    );
\data_return[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][18]\,
      I1 => \mb_regs_reg_n_0_[6][18]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][18]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][18]\,
      O => \data_return[18]_i_3_n_0\
    );
\data_return[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][18]\,
      I1 => \mb_regs_reg_n_0_[2][18]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][18]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][18]\,
      O => \data_return[18]_i_4_n_0\
    );
\data_return[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[19]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[19]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[19]_i_4_n_0\,
      O => \data_return[19]_i_1_n_0\
    );
\data_return[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(19),
      I2 => rd_unsupp,
      O => \data_return[19]_i_2_n_0\
    );
\data_return[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][19]\,
      I1 => \mb_regs_reg_n_0_[6][19]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][19]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][19]\,
      O => \data_return[19]_i_3_n_0\
    );
\data_return[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][19]\,
      I1 => \mb_regs_reg_n_0_[2][19]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][19]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][19]\,
      O => \data_return[19]_i_4_n_0\
    );
\data_return[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[1]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[1]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[1]_i_4_n_0\,
      O => \data_return[1]_i_1_n_0\
    );
\data_return[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(1),
      I2 => rd_unsupp,
      O => \data_return[1]_i_2_n_0\
    );
\data_return[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][1]\,
      I1 => \mb_regs_reg_n_0_[6][1]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][1]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][1]\,
      O => \data_return[1]_i_3_n_0\
    );
\data_return[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][1]\,
      I1 => \mb_regs_reg_n_0_[2][1]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][1]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][1]\,
      O => \data_return[1]_i_4_n_0\
    );
\data_return[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[20]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[20]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[20]_i_4_n_0\,
      O => \data_return[20]_i_1_n_0\
    );
\data_return[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(20),
      I2 => rd_unsupp,
      O => \data_return[20]_i_2_n_0\
    );
\data_return[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][20]\,
      I1 => \mb_regs_reg_n_0_[6][20]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][20]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][20]\,
      O => \data_return[20]_i_3_n_0\
    );
\data_return[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][20]\,
      I1 => \mb_regs_reg_n_0_[2][20]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][20]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][20]\,
      O => \data_return[20]_i_4_n_0\
    );
\data_return[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[21]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[21]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[21]_i_4_n_0\,
      O => \data_return[21]_i_1_n_0\
    );
\data_return[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(21),
      I2 => rd_unsupp,
      O => \data_return[21]_i_2_n_0\
    );
\data_return[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][21]\,
      I1 => \mb_regs_reg_n_0_[6][21]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][21]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][21]\,
      O => \data_return[21]_i_3_n_0\
    );
\data_return[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][21]\,
      I1 => \mb_regs_reg_n_0_[2][21]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][21]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][21]\,
      O => \data_return[21]_i_4_n_0\
    );
\data_return[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[22]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[22]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[22]_i_4_n_0\,
      O => \data_return[22]_i_1_n_0\
    );
\data_return[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(22),
      I2 => rd_unsupp,
      O => \data_return[22]_i_2_n_0\
    );
\data_return[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][22]\,
      I1 => \mb_regs_reg_n_0_[6][22]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][22]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][22]\,
      O => \data_return[22]_i_3_n_0\
    );
\data_return[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][22]\,
      I1 => \mb_regs_reg_n_0_[2][22]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][22]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][22]\,
      O => \data_return[22]_i_4_n_0\
    );
\data_return[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[23]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[23]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[23]_i_4_n_0\,
      O => \data_return[23]_i_1_n_0\
    );
\data_return[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(23),
      I2 => rd_unsupp,
      O => \data_return[23]_i_2_n_0\
    );
\data_return[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][23]\,
      I1 => \mb_regs_reg_n_0_[6][23]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][23]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][23]\,
      O => \data_return[23]_i_3_n_0\
    );
\data_return[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][23]\,
      I1 => \mb_regs_reg_n_0_[2][23]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][23]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][23]\,
      O => \data_return[23]_i_4_n_0\
    );
\data_return[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A8AAAA00A8"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => rd_unsupp,
      I2 => \^first_ss_tdata_reg[31]_1\(24),
      I3 => rd_aa,
      I4 => rd_mb,
      I5 => \data_return_reg[24]_i_2_n_0\,
      O => \data_return[24]_i_1_n_0\
    );
\data_return[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[1][24]\,
      I1 => \mb_regs_reg_n_0_[0][24]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[3][24]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[2][24]\,
      O => \data_return[24]_i_3_n_0\
    );
\data_return[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[5][24]\,
      I1 => \mb_regs_reg_n_0_[4][24]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[7][24]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[6][24]\,
      O => \data_return[24]_i_4_n_0\
    );
\data_return[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[25]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[25]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[25]_i_4_n_0\,
      O => \data_return[25]_i_1_n_0\
    );
\data_return[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(25),
      I2 => rd_unsupp,
      O => \data_return[25]_i_2_n_0\
    );
\data_return[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][25]\,
      I1 => \mb_regs_reg_n_0_[6][25]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][25]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][25]\,
      O => \data_return[25]_i_3_n_0\
    );
\data_return[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][25]\,
      I1 => \mb_regs_reg_n_0_[2][25]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][25]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][25]\,
      O => \data_return[25]_i_4_n_0\
    );
\data_return[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[26]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[26]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[26]_i_4_n_0\,
      O => \data_return[26]_i_1_n_0\
    );
\data_return[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(26),
      I2 => rd_unsupp,
      O => \data_return[26]_i_2_n_0\
    );
\data_return[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][26]\,
      I1 => \mb_regs_reg_n_0_[6][26]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][26]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][26]\,
      O => \data_return[26]_i_3_n_0\
    );
\data_return[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][26]\,
      I1 => \mb_regs_reg_n_0_[2][26]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][26]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][26]\,
      O => \data_return[26]_i_4_n_0\
    );
\data_return[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[27]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[27]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[27]_i_4_n_0\,
      O => \data_return[27]_i_1_n_0\
    );
\data_return[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(27),
      I2 => rd_unsupp,
      O => \data_return[27]_i_2_n_0\
    );
\data_return[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][27]\,
      I1 => \mb_regs_reg_n_0_[6][27]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][27]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][27]\,
      O => \data_return[27]_i_3_n_0\
    );
\data_return[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][27]\,
      I1 => \mb_regs_reg_n_0_[2][27]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][27]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][27]\,
      O => \data_return[27]_i_4_n_0\
    );
\data_return[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[28]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[28]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[28]_i_4_n_0\,
      O => \data_return[28]_i_1_n_0\
    );
\data_return[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(28),
      I2 => rd_unsupp,
      O => \data_return[28]_i_2_n_0\
    );
\data_return[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][28]\,
      I1 => \mb_regs_reg_n_0_[6][28]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][28]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][28]\,
      O => \data_return[28]_i_3_n_0\
    );
\data_return[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][28]\,
      I1 => \mb_regs_reg_n_0_[2][28]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][28]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][28]\,
      O => \data_return[28]_i_4_n_0\
    );
\data_return[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[29]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[29]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[29]_i_4_n_0\,
      O => \data_return[29]_i_1_n_0\
    );
\data_return[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(29),
      I2 => rd_unsupp,
      O => \data_return[29]_i_2_n_0\
    );
\data_return[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][29]\,
      I1 => \mb_regs_reg_n_0_[6][29]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][29]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][29]\,
      O => \data_return[29]_i_3_n_0\
    );
\data_return[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][29]\,
      I1 => \mb_regs_reg_n_0_[2][29]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][29]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][29]\,
      O => \data_return[29]_i_4_n_0\
    );
\data_return[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[2]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[2]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[2]_i_4_n_0\,
      O => \data_return[2]_i_1_n_0\
    );
\data_return[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(2),
      I2 => rd_unsupp,
      O => \data_return[2]_i_2_n_0\
    );
\data_return[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][2]\,
      I1 => \mb_regs_reg_n_0_[6][2]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][2]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][2]\,
      O => \data_return[2]_i_3_n_0\
    );
\data_return[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][2]\,
      I1 => \mb_regs_reg_n_0_[2][2]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][2]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][2]\,
      O => \data_return[2]_i_4_n_0\
    );
\data_return[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[30]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[30]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[30]_i_4_n_0\,
      O => \data_return[30]_i_1_n_0\
    );
\data_return[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(30),
      I2 => rd_unsupp,
      O => \data_return[30]_i_2_n_0\
    );
\data_return[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][30]\,
      I1 => \mb_regs_reg_n_0_[6][30]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][30]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][30]\,
      O => \data_return[30]_i_3_n_0\
    );
\data_return[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][30]\,
      I1 => \mb_regs_reg_n_0_[2][30]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][30]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][30]\,
      O => \data_return[30]_i_4_n_0\
    );
\data_return[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF020000FFFFFFFF"
    )
        port map (
      I0 => rd_mb,
      I1 => \^wr_mb\,
      I2 => \^next_ss\,
      I3 => \data_return[31]_i_3_n_0\,
      I4 => ss_wr_data_done_i_2_n_0,
      I5 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \data_return[31]_i_1_n_0\
    );
\data_return[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[31]_i_4_n_0\,
      I2 => rd_mb,
      I3 => \data_return[31]_i_5_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[31]_i_6_n_0\,
      O => \data_return[31]_i_2_n_0\
    );
\data_return[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0F0C"
    )
        port map (
      I0 => rd_ss_complete,
      I1 => rd_unsupp,
      I2 => rd_mb,
      I3 => rd_aa,
      I4 => \^next_ss\,
      I5 => ss_wr_data_done,
      O => \data_return[31]_i_3_n_0\
    );
\data_return[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(31),
      I2 => rd_unsupp,
      O => \data_return[31]_i_4_n_0\
    );
\data_return[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][31]\,
      I1 => \mb_regs_reg_n_0_[6][31]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][31]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][31]\,
      O => \data_return[31]_i_5_n_0\
    );
\data_return[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][31]\,
      I1 => \mb_regs_reg_n_0_[2][31]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][31]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][31]\,
      O => \data_return[31]_i_6_n_0\
    );
\data_return[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[3]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[3]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[3]_i_4_n_0\,
      O => \data_return[3]_i_1_n_0\
    );
\data_return[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(3),
      I2 => rd_unsupp,
      O => \data_return[3]_i_2_n_0\
    );
\data_return[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][3]\,
      I1 => \mb_regs_reg_n_0_[6][3]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][3]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][3]\,
      O => \data_return[3]_i_3_n_0\
    );
\data_return[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][3]\,
      I1 => \mb_regs_reg_n_0_[2][3]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][3]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][3]\,
      O => \data_return[3]_i_4_n_0\
    );
\data_return[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[4]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[4]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[4]_i_4_n_0\,
      O => \data_return[4]_i_1_n_0\
    );
\data_return[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(4),
      I2 => rd_unsupp,
      O => \data_return[4]_i_2_n_0\
    );
\data_return[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][4]\,
      I1 => \mb_regs_reg_n_0_[6][4]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][4]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][4]\,
      O => \data_return[4]_i_3_n_0\
    );
\data_return[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][4]\,
      I1 => \mb_regs_reg_n_0_[2][4]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][4]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][4]\,
      O => \data_return[4]_i_4_n_0\
    );
\data_return[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[5]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[5]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[5]_i_4_n_0\,
      O => \data_return[5]_i_1_n_0\
    );
\data_return[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(5),
      I2 => rd_unsupp,
      O => \data_return[5]_i_2_n_0\
    );
\data_return[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][5]\,
      I1 => \mb_regs_reg_n_0_[6][5]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][5]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][5]\,
      O => \data_return[5]_i_3_n_0\
    );
\data_return[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][5]\,
      I1 => \mb_regs_reg_n_0_[2][5]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][5]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][5]\,
      O => \data_return[5]_i_4_n_0\
    );
\data_return[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[6]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[6]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[6]_i_4_n_0\,
      O => \data_return[6]_i_1_n_0\
    );
\data_return[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(6),
      I2 => rd_unsupp,
      O => \data_return[6]_i_2_n_0\
    );
\data_return[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][6]\,
      I1 => \mb_regs_reg_n_0_[6][6]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][6]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][6]\,
      O => \data_return[6]_i_3_n_0\
    );
\data_return[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][6]\,
      I1 => \mb_regs_reg_n_0_[2][6]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][6]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][6]\,
      O => \data_return[6]_i_4_n_0\
    );
\data_return[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[7]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[7]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[7]_i_4_n_0\,
      O => \data_return[7]_i_1_n_0\
    );
\data_return[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(7),
      I2 => rd_unsupp,
      O => \data_return[7]_i_2_n_0\
    );
\data_return[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][7]\,
      I1 => \mb_regs_reg_n_0_[6][7]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][7]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][7]\,
      O => \data_return[7]_i_3_n_0\
    );
\data_return[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][7]\,
      I1 => \mb_regs_reg_n_0_[2][7]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][7]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][7]\,
      O => \data_return[7]_i_4_n_0\
    );
\data_return[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[8]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[8]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[8]_i_4_n_0\,
      O => \data_return[8]_i_1_n_0\
    );
\data_return[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(8),
      I2 => rd_unsupp,
      O => \data_return[8]_i_2_n_0\
    );
\data_return[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][8]\,
      I1 => \mb_regs_reg_n_0_[6][8]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][8]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][8]\,
      O => \data_return[8]_i_3_n_0\
    );
\data_return[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][8]\,
      I1 => \mb_regs_reg_n_0_[2][8]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][8]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][8]\,
      O => \data_return[8]_i_4_n_0\
    );
\data_return[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A2A2A2020202"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => \data_return[9]_i_2_n_0\,
      I2 => rd_mb,
      I3 => \data_return[9]_i_3_n_0\,
      I4 => mb_index(2),
      I5 => \data_return[9]_i_4_n_0\,
      O => \data_return[9]_i_1_n_0\
    );
\data_return[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rd_aa,
      I1 => \^first_ss_tdata_reg[31]_1\(9),
      I2 => rd_unsupp,
      O => \data_return[9]_i_2_n_0\
    );
\data_return[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[7][9]\,
      I1 => \mb_regs_reg_n_0_[6][9]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[5][9]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[4][9]\,
      O => \data_return[9]_i_3_n_0\
    );
\data_return[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mb_regs_reg_n_0_[3][9]\,
      I1 => \mb_regs_reg_n_0_[2][9]\,
      I2 => mb_index(1),
      I3 => \mb_regs_reg_n_0_[1][9]\,
      I4 => mb_index(0),
      I5 => \mb_regs_reg_n_0_[0][9]\,
      O => \data_return[9]_i_4_n_0\
    );
\data_return_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[0]_i_1_n_0\,
      Q => \data_return__0\(0)
    );
\data_return_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[10]_i_1_n_0\,
      Q => \data_return__0\(10)
    );
\data_return_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[11]_i_1_n_0\,
      Q => \data_return__0\(11)
    );
\data_return_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[12]_i_1_n_0\,
      Q => \data_return__0\(12)
    );
\data_return_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[13]_i_1_n_0\,
      Q => \data_return__0\(13)
    );
\data_return_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[14]_i_1_n_0\,
      Q => \data_return__0\(14)
    );
\data_return_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[15]_i_1_n_0\,
      Q => \data_return__0\(15)
    );
\data_return_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[16]_i_1_n_0\,
      Q => \data_return__0\(16)
    );
\data_return_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[17]_i_1_n_0\,
      Q => \data_return__0\(17)
    );
\data_return_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[18]_i_1_n_0\,
      Q => \data_return__0\(18)
    );
\data_return_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[19]_i_1_n_0\,
      Q => \data_return__0\(19)
    );
\data_return_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[1]_i_1_n_0\,
      Q => \data_return__0\(1)
    );
\data_return_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[20]_i_1_n_0\,
      Q => \data_return__0\(20)
    );
\data_return_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[21]_i_1_n_0\,
      Q => \data_return__0\(21)
    );
\data_return_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[22]_i_1_n_0\,
      Q => \data_return__0\(22)
    );
\data_return_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[23]_i_1_n_0\,
      Q => \data_return__0\(23)
    );
\data_return_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[24]_i_1_n_0\,
      Q => \data_return__0\(24)
    );
\data_return_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_return[24]_i_3_n_0\,
      I1 => \data_return[24]_i_4_n_0\,
      O => \data_return_reg[24]_i_2_n_0\,
      S => mb_index(2)
    );
\data_return_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[25]_i_1_n_0\,
      Q => \data_return__0\(25)
    );
\data_return_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[26]_i_1_n_0\,
      Q => \data_return__0\(26)
    );
\data_return_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[27]_i_1_n_0\,
      Q => \data_return__0\(27)
    );
\data_return_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[28]_i_1_n_0\,
      Q => \data_return__0\(28)
    );
\data_return_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[29]_i_1_n_0\,
      Q => \data_return__0\(29)
    );
\data_return_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[2]_i_1_n_0\,
      Q => \data_return__0\(2)
    );
\data_return_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[30]_i_1_n_0\,
      Q => \data_return__0\(30)
    );
\data_return_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[31]_i_2_n_0\,
      Q => \data_return__0\(31)
    );
\data_return_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[3]_i_1_n_0\,
      Q => \data_return__0\(3)
    );
\data_return_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[4]_i_1_n_0\,
      Q => \data_return__0\(4)
    );
\data_return_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[5]_i_1_n_0\,
      Q => \data_return__0\(5)
    );
\data_return_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[6]_i_1_n_0\,
      Q => \data_return__0\(6)
    );
\data_return_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[7]_i_1_n_0\,
      Q => \data_return__0\(7)
    );
\data_return_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[8]_i_1_n_0\,
      Q => \data_return__0\(8)
    );
\data_return_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \data_return[31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \data_return[9]_i_1_n_0\,
      Q => \data_return__0\(9)
    );
\data_ss_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[0]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(0)
    );
\data_ss_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[0]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(0),
      O => \data_ss_reg[0]_i_1_n_0\
    );
\data_ss_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[10]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(10)
    );
\data_ss_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(10),
      O => \data_ss_reg[10]_i_1_n_0\
    );
\data_ss_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[11]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(11)
    );
\data_ss_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(11),
      O => \data_ss_reg[11]_i_1_n_0\
    );
\data_ss_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[12]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(12)
    );
\data_ss_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[12]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(12),
      O => \data_ss_reg[12]_i_1_n_0\
    );
\data_ss_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[13]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(13)
    );
\data_ss_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[13]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(13),
      O => \data_ss_reg[13]_i_1_n_0\
    );
\data_ss_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[14]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(14)
    );
\data_ss_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[14]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(14),
      O => \data_ss_reg[14]_i_1_n_0\
    );
\data_ss_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[15]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(15)
    );
\data_ss_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[15]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(15),
      O => \data_ss_reg[15]_i_1_n_0\
    );
\data_ss_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[16]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(16)
    );
\data_ss_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[16]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(16),
      O => \data_ss_reg[16]_i_1_n_0\
    );
\data_ss_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[17]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(17)
    );
\data_ss_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[17]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(17),
      O => \data_ss_reg[17]_i_1_n_0\
    );
\data_ss_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[18]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(18)
    );
\data_ss_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[18]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(18),
      O => \data_ss_reg[18]_i_1_n_0\
    );
\data_ss_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[19]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(19)
    );
\data_ss_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[19]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(19),
      O => \data_ss_reg[19]_i_1_n_0\
    );
\data_ss_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[1]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(1)
    );
\data_ss_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[1]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(1),
      O => \data_ss_reg[1]_i_1_n_0\
    );
\data_ss_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[20]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(20)
    );
\data_ss_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[20]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(20),
      O => \data_ss_reg[20]_i_1_n_0\
    );
\data_ss_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[21]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(21)
    );
\data_ss_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[21]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(21),
      O => \data_ss_reg[21]_i_1_n_0\
    );
\data_ss_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[22]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(22)
    );
\data_ss_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[22]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(22),
      O => \data_ss_reg[22]_i_1_n_0\
    );
\data_ss_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[23]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(23)
    );
\data_ss_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[23]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(23),
      O => \data_ss_reg[23]_i_1_n_0\
    );
\data_ss_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[24]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(24)
    );
\data_ss_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[24]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(24),
      O => \data_ss_reg[24]_i_1_n_0\
    );
\data_ss_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[25]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(25)
    );
\data_ss_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[25]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(25),
      O => \data_ss_reg[25]_i_1_n_0\
    );
\data_ss_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[26]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(26)
    );
\data_ss_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[26]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(26),
      O => \data_ss_reg[26]_i_1_n_0\
    );
\data_ss_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[27]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(27)
    );
\data_ss_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[27]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(27),
      O => \data_ss_reg[27]_i_1_n_0\
    );
\data_ss_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[28]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(28)
    );
\data_ss_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[28]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(28),
      O => \data_ss_reg[28]_i_1_n_0\
    );
\data_ss_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[29]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(29)
    );
\data_ss_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[29]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(29),
      O => \data_ss_reg[29]_i_1_n_0\
    );
\data_ss_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[2]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(2)
    );
\data_ss_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(2),
      O => \data_ss_reg[2]_i_1_n_0\
    );
\data_ss_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[30]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(30)
    );
\data_ss_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[30]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(30),
      O => \data_ss_reg[30]_i_1_n_0\
    );
\data_ss_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[31]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(31)
    );
\data_ss_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[31]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(31),
      O => \data_ss_reg[31]_i_1_n_0\
    );
\data_ss_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \first_ss_tuser_reg_n_0_[0]\,
      I1 => \^next_ss\,
      I2 => \first_ss_tuser_reg_n_0_[1]\,
      I3 => secnd_data_ss_valid,
      O => \data_ss_reg[31]_i_2_n_0\
    );
\data_ss_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[3]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(3)
    );
\data_ss_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(3),
      O => \data_ss_reg[3]_i_1_n_0\
    );
\data_ss_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[4]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(4)
    );
\data_ss_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(4),
      O => \data_ss_reg[4]_i_1_n_0\
    );
\data_ss_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[5]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(5)
    );
\data_ss_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(5),
      O => \data_ss_reg[5]_i_1_n_0\
    );
\data_ss_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[6]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(6)
    );
\data_ss_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(6),
      O => \data_ss_reg[6]_i_1_n_0\
    );
\data_ss_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[7]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(7)
    );
\data_ss_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(7),
      O => \data_ss_reg[7]_i_1_n_0\
    );
\data_ss_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[8]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(8)
    );
\data_ss_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(8),
      O => \data_ss_reg[8]_i_1_n_0\
    );
\data_ss_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \data_ss_reg[9]_i_1_n_0\,
      G => \data_ss_reg[31]_i_2_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_1\(9)
    );
\data_ss_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss(9),
      O => \data_ss_reg[9]_i_1_n_0\
    );
do_nothing_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => do_nothing_reg_i_1_n_0,
      G => \FSM_sequential_axi_state[1]_i_3_0\,
      GE => '1',
      Q => do_nothing
    );
do_nothing_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^next_ss\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss_valid,
      O => do_nothing_reg_i_1_n_0
    );
do_nothing_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^next_ss\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => \first_ss_tuser_reg_n_0_[0]\,
      O => next_ss_reg_0
    );
do_nothing_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \first_ss_tuser_reg_n_0_[0]\,
      I1 => \first_ss_tuser_reg_n_0_[1]\,
      I2 => secnd_data_ss_valid,
      I3 => \^next_ss\,
      I4 => wr_mb0,
      O => \first_ss_tuser_reg[0]_1\
    );
\first_ss_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(0),
      Q => \first_ss_tdata_reg_n_0_[0]\
    );
\first_ss_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(10),
      Q => p_0_in(8)
    );
\first_ss_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(11),
      Q => p_0_in(9)
    );
\first_ss_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(12),
      Q => \first_ss_tdata_reg_n_0_[12]\
    );
\first_ss_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(13),
      Q => \first_ss_tdata_reg_n_0_[13]\
    );
\first_ss_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(14),
      Q => \first_ss_tdata_reg_n_0_[14]\
    );
\first_ss_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(15),
      Q => \first_ss_tdata_reg_n_0_[15]\
    );
\first_ss_tdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(16),
      Q => \first_ss_tdata_reg_n_0_[16]\
    );
\first_ss_tdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(17),
      Q => \first_ss_tdata_reg_n_0_[17]\
    );
\first_ss_tdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(18),
      Q => \first_ss_tdata_reg_n_0_[18]\
    );
\first_ss_tdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(19),
      Q => \first_ss_tdata_reg_n_0_[19]\
    );
\first_ss_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(1),
      Q => \first_ss_tdata_reg_n_0_[1]\
    );
\first_ss_tdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(20),
      Q => \first_ss_tdata_reg_n_0_[20]\
    );
\first_ss_tdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(21),
      Q => \first_ss_tdata_reg_n_0_[21]\
    );
\first_ss_tdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(22),
      Q => \first_ss_tdata_reg_n_0_[22]\
    );
\first_ss_tdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(23),
      Q => \first_ss_tdata_reg_n_0_[23]\
    );
\first_ss_tdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(24),
      Q => \first_ss_tdata_reg_n_0_[24]\
    );
\first_ss_tdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(25),
      Q => \first_ss_tdata_reg_n_0_[25]\
    );
\first_ss_tdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(26),
      Q => \first_ss_tdata_reg_n_0_[26]\
    );
\first_ss_tdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(27),
      Q => \first_ss_tdata_reg_n_0_[27]\
    );
\first_ss_tdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(28),
      Q => \first_ss_tdata_reg_n_0_[28]\
    );
\first_ss_tdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(29),
      Q => \first_ss_tdata_reg_n_0_[29]\
    );
\first_ss_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(2),
      Q => p_0_in(0)
    );
\first_ss_tdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(30),
      Q => \first_ss_tdata_reg_n_0_[30]\
    );
\first_ss_tdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(31),
      Q => \first_ss_tdata_reg_n_0_[31]\
    );
\first_ss_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(3),
      Q => p_0_in(1)
    );
\first_ss_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(4),
      Q => p_0_in(2)
    );
\first_ss_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(5),
      Q => p_0_in(3)
    );
\first_ss_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(6),
      Q => p_0_in(4)
    );
\first_ss_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(7),
      Q => p_0_in(5)
    );
\first_ss_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(8),
      Q => p_0_in(6)
    );
\first_ss_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tdata_reg[31]_2\(9),
      Q => p_0_in(7)
    );
\first_ss_tuser[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_state(0),
      I1 => axi_state(1),
      O => \FSM_sequential_axi_state_reg[0]_0\
    );
\first_ss_tuser_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tuser_reg[1]_0\(0),
      Q => \first_ss_tuser_reg_n_0_[0]\
    );
\first_ss_tuser_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \first_ss_tdata_reg[0]_0\(0),
      CLR => \^axi_reset_n_0\,
      D => \first_ss_tuser_reg[1]_0\(1),
      Q => \first_ss_tuser_reg_n_0_[1]\
    );
get_secnd_data_ss_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => get_secnd_data_ss_reg_i_1_n_0,
      G => \get_secnd_data_ss__0\,
      GE => '1',
      Q => get_secnd_data_ss
    );
get_secnd_data_ss_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secnd_data_ss_valid,
      O => get_secnd_data_ss_reg_i_1_n_0
    );
get_secnd_data_ss_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \first_ss_tuser_reg_n_0_[0]\,
      I1 => \^next_ss\,
      I2 => \first_ss_tuser_reg_n_0_[1]\,
      O => \get_secnd_data_ss__0\
    );
have_sent_sm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFF2F2F20002020"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => have_sent_sm_i_2_n_0,
      I2 => have_sent_sm_i_3_n_0,
      I3 => have_sent_sm_i_4_n_0,
      I4 => have_sent_sm_i_5_n_0,
      I5 => \^have_sent_sm_reg_0\,
      O => have_sent_sm_i_1_n_0
    );
have_sent_sm_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000F01"
    )
        port map (
      I0 => trig_sm_wr,
      I1 => sync_trig_sm_wr_reg_n_0,
      I2 => \bk_sm_user_reg[1]_1\,
      I3 => \^have_sent_sm_reg_0\,
      I4 => sync_trig_sm_rd_reg_n_0,
      O => have_sent_sm_i_2_n_0
    );
have_sent_sm_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_interrupt_done_i_2_n_0,
      I1 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      O => have_sent_sm_i_3_n_0
    );
have_sent_sm_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00BABAFFBA"
    )
        port map (
      I0 => have_sent_sm_i_6_n_0,
      I1 => have_sent_sm_i_7_n_0,
      I2 => \sm_data_cnt_reg_n_0_[0]\,
      I3 => sync_trig_sm_rd_reg_n_0,
      I4 => \^have_sent_sm_reg_0\,
      I5 => ls_rd_data_bk_reg_n_0,
      O => have_sent_sm_i_4_n_0
    );
have_sent_sm_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
        port map (
      I0 => \FSM_sequential_axi_state[2]_i_5_n_0\,
      I1 => \FSM_sequential_axi_state[2]_i_4_n_0\,
      I2 => have_sent_sm_i_8_n_0,
      I3 => axi_state(0),
      I4 => \FSM_sequential_axi_state[2]_i_3_n_0\,
      I5 => have_sent_sm_i_9_n_0,
      O => have_sent_sm_i_5_n_0
    );
have_sent_sm_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => sync_trig_lm_rd_reg_n_0,
      I1 => trig_lm_rd,
      I2 => trig_lm_wr,
      I3 => sync_trig_sm_wr_reg_n_0,
      I4 => trig_sm_wr,
      I5 => \bk_sm_user_reg[1]_1\,
      O => have_sent_sm_i_6_n_0
    );
have_sent_sm_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF1"
    )
        port map (
      I0 => sync_trig_sm_wr_reg_n_0,
      I1 => trig_sm_wr,
      I2 => \^have_sent_sm_reg_0\,
      I3 => \sm_data_cnt_reg_n_0_[3]\,
      I4 => \sm_data_cnt_reg_n_0_[2]\,
      I5 => \sm_data_cnt_reg_n_0_[1]\,
      O => have_sent_sm_i_7_n_0
    );
have_sent_sm_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_state(1),
      O => have_sent_sm_i_8_n_0
    );
have_sent_sm_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000444"
    )
        port map (
      I0 => axi_state(1),
      I1 => \^q\(0),
      I2 => send_bk_done_reg_n_0,
      I3 => axi_state(0),
      I4 => axi_interrupt_done,
      O => have_sent_sm_i_9_n_0
    );
have_sent_sm_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => have_sent_sm_i_1_n_0,
      Q => \^have_sent_sm_reg_0\
    );
\i__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFEAAAAAAAA"
    )
        port map (
      I0 => set_bk_ss_ready,
      I1 => \^q\(0),
      I2 => axi_state(0),
      I3 => axi_state(1),
      I4 => \bk_lm_waddr[29]_i_1_n_0\,
      I5 => \^next_ss\,
      O => bk_ss_ready
    );
last_trans_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^next_ss\,
      I1 => sync_trig_sm_wr0,
      I2 => last_trans,
      O => last_trans_i_1_n_0
    );
last_trans_reg: unisim.vcomponents.FDPE
     port map (
      C => axi_clk,
      CE => '1',
      D => last_trans_i_1_n_0,
      PRE => \^axi_reset_n_0\,
      Q => last_trans
    );
lm_rd_bk_sent_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FF0000A800"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => trig_lm_rd,
      I2 => sync_trig_lm_rd_reg_n_0,
      I3 => have_sent_sm_i_3_n_0,
      I4 => lm_rd_bk_sent_i_2_n_0,
      I5 => lm_rd_bk_sent_reg_n_0,
      O => lm_rd_bk_sent_i_1_n_0
    );
lm_rd_bk_sent_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => lm_rd_bk_sent_i_3_n_0,
      I2 => lm_rd_cnt(0),
      O => lm_rd_bk_sent_i_2_n_0
    );
lm_rd_bk_sent_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => lm_rd_bk_sent_reg_n_0,
      I1 => lm_rd_cnt(1),
      I2 => ls_rd_data_bk_reg_n_0,
      I3 => bk_lm_wstart_i_4_n_0,
      I4 => bk_lm_rstart_i_3_n_0,
      I5 => \^have_sent_sm_reg_1\,
      O => lm_rd_bk_sent_i_3_n_0
    );
lm_rd_bk_sent_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => lm_rd_bk_sent_i_1_n_0,
      Q => lm_rd_bk_sent_reg_n_0
    );
\lm_rd_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => lm_rd_cnt(0),
      I1 => \sm_data_cnt[3]_i_3_n_0\,
      I2 => \^next_ss\,
      I3 => \first_ss_tuser_reg_n_0_[1]\,
      I4 => \first_ss_tuser_reg_n_0_[0]\,
      O => \lm_rd_cnt[0]_i_1_n_0\
    );
\lm_rd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000060000000"
    )
        port map (
      I0 => lm_rd_cnt(1),
      I1 => lm_rd_cnt(0),
      I2 => \sm_data_cnt[3]_i_3_n_0\,
      I3 => \^next_ss\,
      I4 => \first_ss_tuser_reg_n_0_[1]\,
      I5 => \first_ss_tuser_reg_n_0_[0]\,
      O => \lm_rd_cnt[1]_i_1_n_0\
    );
\lm_rd_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \lm_rd_cnt[0]_i_1_n_0\,
      Q => lm_rd_cnt(0)
    );
\lm_rd_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \lm_rd_cnt[1]_i_1_n_0\,
      Q => lm_rd_cnt(1)
    );
ls_rd_data_bk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCC4C00000040"
    )
        port map (
      I0 => ls_rd_data_bk_i_2_n_0,
      I1 => \bk_lm_waddr[29]_i_1_n_0\,
      I2 => ss_wr_data_done_i_2_n_0,
      I3 => ls_rd_data_bk_i_3_n_0,
      I4 => ls_rd_data_bk_i_4_n_0,
      I5 => ls_rd_data_bk_reg_n_0,
      O => ls_rd_data_bk_i_1_n_0
    );
ls_rd_data_bk_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^next_ss\,
      I1 => rd_aa,
      I2 => rd_unsupp,
      I3 => rd_mb,
      O => ls_rd_data_bk_i_2_n_0
    );
ls_rd_data_bk_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFEEEFAFAFFFF"
    )
        port map (
      I0 => \^wr_mb\,
      I1 => wr_aa,
      I2 => \^next_ss\,
      I3 => rd_aa,
      I4 => rd_mb,
      I5 => ls_rd_data_bk_i_5_n_0,
      O => ls_rd_data_bk_i_3_n_0
    );
ls_rd_data_bk_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => rd_unsupp,
      I1 => \^next_ss\,
      I2 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I3 => axi_interrupt_done_i_2_n_0,
      O => ls_rd_data_bk_i_4_n_0
    );
ls_rd_data_bk_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => rd_unsupp,
      I1 => rd_aa,
      I2 => rd_ss_complete,
      I3 => \^next_ss\,
      O => ls_rd_data_bk_i_5_n_0
    );
ls_rd_data_bk_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => ls_rd_data_bk_i_1_n_0,
      Q => ls_rd_data_bk_reg_n_0
    );
ls_wr_data_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF000000200000"
    )
        port map (
      I0 => ss_wr_data_done,
      I1 => ls_wr_data_done_i_3_n_0,
      I2 => ss_wr_data_done_i_2_n_0,
      I3 => ls_wr_data_done_i_4_n_0,
      I4 => \bk_lm_waddr[29]_i_1_n_0\,
      I5 => ls_wr_data_done,
      O => ls_wr_data_done_i_1_n_0
    );
ls_wr_data_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_aa,
      I1 => \^wr_mb\,
      O => ss_wr_data_done
    );
ls_wr_data_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_ss\,
      I1 => have_sent_sm_i_5_n_0,
      O => ls_wr_data_done_i_3_n_0
    );
ls_wr_data_done_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^wr_mb\,
      I1 => rd_mb,
      I2 => wr_aa,
      O => ls_wr_data_done_i_4_n_0
    );
ls_wr_data_done_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => ls_wr_data_done_i_1_n_0,
      Q => ls_wr_data_done
    );
\mb_index_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[0]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(0)
    );
\mb_index_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(2),
      O => \mb_index_reg[0]_i_1_n_0\
    );
\mb_index_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[1]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(1)
    );
\mb_index_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(3),
      O => \mb_index_reg[1]_i_1_n_0\
    );
\mb_index_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[2]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(2)
    );
\mb_index_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(4),
      O => \mb_index_reg[2]_i_1_n_0\
    );
\mb_index_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[3]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(3)
    );
\mb_index_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(5),
      O => \mb_index_reg[3]_i_1_n_0\
    );
\mb_index_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[4]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(4)
    );
\mb_index_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(6),
      O => \mb_index_reg[4]_i_1_n_0\
    );
\mb_index_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[5]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(5)
    );
\mb_index_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(7),
      O => \mb_index_reg[5]_i_1_n_0\
    );
\mb_index_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[6]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(6)
    );
\mb_index_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(8),
      O => \mb_index_reg[6]_i_1_n_0\
    );
\mb_index_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[7]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(7)
    );
\mb_index_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(9),
      O => \mb_index_reg[7]_i_1_n_0\
    );
\mb_index_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[8]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(8)
    );
\mb_index_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(10),
      O => \mb_index_reg[8]_i_1_n_0\
    );
\mb_index_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \mb_index_reg[9]_i_1_n_0\,
      G => \mb_index_reg[9]_i_2_n_0\,
      GE => '1',
      Q => mb_index(9)
    );
\mb_index_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^next_ss\,
      I2 => bk_ls_addr(11),
      O => \mb_index_reg[9]_i_1_n_0\
    );
\mb_index_reg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^next_ss\,
      I1 => wr_mb050_out,
      I2 => \^first_ss_tuser_reg[0]_0\,
      O => \mb_index_reg[9]_i_2_n_0\
    );
mb_irq_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aa_regs_reg_n_0_[1][0]\,
      I1 => \aa_regs_reg_n_0_[0][0]\,
      O => mb_irq
    );
\mb_regs[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][15]_i_2_n_0\,
      I1 => mb_index(2),
      I2 => \mb_regs[4][31]_i_2_n_0\,
      I3 => mb_index(7),
      I4 => \mb_regs[0][31]_i_2_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[0][15]_i_1_n_0\
    );
\mb_regs[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][23]_i_2_n_0\,
      I1 => mb_index(2),
      I2 => \mb_regs[4][31]_i_2_n_0\,
      I3 => mb_index(7),
      I4 => \mb_regs[0][31]_i_2_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[0][23]_i_1_n_0\
    );
\mb_regs[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][31]_i_2_n_0\,
      I1 => mb_index(2),
      I2 => \mb_regs[4][31]_i_2_n_0\,
      I3 => mb_index(7),
      I4 => \mb_regs[0][31]_i_2_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[0][31]_i_1_n_0\
    );
\mb_regs[0][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mb_regs[3][31]_i_5_n_0\,
      I1 => mb_index(1),
      I2 => mb_index(5),
      I3 => mb_index(4),
      I4 => mb_index(0),
      O => \mb_regs[0][31]_i_2_n_0\
    );
\mb_regs[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][7]_i_2_n_0\,
      I1 => mb_index(2),
      I2 => \mb_regs[4][31]_i_2_n_0\,
      I3 => mb_index(7),
      I4 => \mb_regs[0][31]_i_2_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[0][7]_i_1_n_0\
    );
\mb_regs[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \mb_regs[2][31]_i_2_n_0\,
      I1 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I2 => axi_interrupt_done_i_2_n_0,
      I3 => mb_index(1),
      I4 => mb_index(0),
      I5 => \mb_regs[6][15]_i_2_n_0\,
      O => \mb_regs[1][15]_i_1_n_0\
    );
\mb_regs[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \mb_regs[2][31]_i_2_n_0\,
      I1 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I2 => axi_interrupt_done_i_2_n_0,
      I3 => mb_index(1),
      I4 => mb_index(0),
      I5 => \mb_regs[6][23]_i_2_n_0\,
      O => \mb_regs[1][23]_i_1_n_0\
    );
\mb_regs[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \mb_regs[2][31]_i_2_n_0\,
      I1 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I2 => axi_interrupt_done_i_2_n_0,
      I3 => mb_index(1),
      I4 => mb_index(0),
      I5 => \mb_regs[6][31]_i_2_n_0\,
      O => \mb_regs[1][31]_i_1_n_0\
    );
\mb_regs[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \mb_regs[2][31]_i_2_n_0\,
      I1 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I2 => axi_interrupt_done_i_2_n_0,
      I3 => mb_index(1),
      I4 => mb_index(0),
      I5 => \mb_regs[6][7]_i_2_n_0\,
      O => \mb_regs[1][7]_i_1_n_0\
    );
\mb_regs[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mb_index(1),
      I1 => mb_index(0),
      I2 => \mb_regs[2][31]_i_2_n_0\,
      I3 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I4 => axi_interrupt_done_i_2_n_0,
      I5 => \mb_regs[6][15]_i_2_n_0\,
      O => \mb_regs[2][15]_i_1_n_0\
    );
\mb_regs[2][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mb_index(1),
      I1 => mb_index(0),
      I2 => \mb_regs[2][31]_i_2_n_0\,
      I3 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I4 => axi_interrupt_done_i_2_n_0,
      I5 => \mb_regs[6][23]_i_2_n_0\,
      O => \mb_regs[2][23]_i_1_n_0\
    );
\mb_regs[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mb_index(1),
      I1 => mb_index(0),
      I2 => \mb_regs[2][31]_i_2_n_0\,
      I3 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I4 => axi_interrupt_done_i_2_n_0,
      I5 => \mb_regs[6][31]_i_2_n_0\,
      O => \mb_regs[2][31]_i_1_n_0\
    );
\mb_regs[2][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mb_index(4),
      I1 => mb_index(5),
      I2 => mb_index(3),
      I3 => \mb_regs[2][31]_i_3_n_0\,
      I4 => mb_index(7),
      I5 => mb_index(6),
      O => \mb_regs[2][31]_i_2_n_0\
    );
\mb_regs[2][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mb_index(2),
      I1 => mb_index(9),
      I2 => mb_index(8),
      O => \mb_regs[2][31]_i_3_n_0\
    );
\mb_regs[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mb_index(1),
      I1 => mb_index(0),
      I2 => \mb_regs[2][31]_i_2_n_0\,
      I3 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I4 => axi_interrupt_done_i_2_n_0,
      I5 => \mb_regs[6][7]_i_2_n_0\,
      O => \mb_regs[2][7]_i_1_n_0\
    );
\mb_regs[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][15]_i_2_n_0\,
      I1 => \mb_regs[3][31]_i_2_n_0\,
      I2 => \mb_regs[3][31]_i_3_n_0\,
      I3 => \mb_regs[3][31]_i_4_n_0\,
      I4 => \mb_regs[3][31]_i_5_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[3][15]_i_1_n_0\
    );
\mb_regs[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][23]_i_2_n_0\,
      I1 => \mb_regs[3][31]_i_2_n_0\,
      I2 => \mb_regs[3][31]_i_3_n_0\,
      I3 => \mb_regs[3][31]_i_4_n_0\,
      I4 => \mb_regs[3][31]_i_5_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[3][23]_i_1_n_0\
    );
\mb_regs[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][31]_i_2_n_0\,
      I1 => \mb_regs[3][31]_i_2_n_0\,
      I2 => \mb_regs[3][31]_i_3_n_0\,
      I3 => \mb_regs[3][31]_i_4_n_0\,
      I4 => \mb_regs[3][31]_i_5_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[3][31]_i_1_n_0\
    );
\mb_regs[3][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mb_index(7),
      I1 => mb_index(8),
      I2 => mb_index(9),
      I3 => mb_index(2),
      O => \mb_regs[3][31]_i_2_n_0\
    );
\mb_regs[3][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mb_index(1),
      I1 => mb_index(0),
      O => \mb_regs[3][31]_i_3_n_0\
    );
\mb_regs[3][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mb_index(4),
      I1 => mb_index(5),
      O => \mb_regs[3][31]_i_4_n_0\
    );
\mb_regs[3][31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => mb_index(3),
      I1 => mb_index(4),
      I2 => mb_index(5),
      I3 => mb_index(6),
      I4 => mb_index(7),
      I5 => mb_index(8),
      O => \mb_regs[3][31]_i_5_n_0\
    );
\mb_regs[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][7]_i_2_n_0\,
      I1 => \mb_regs[3][31]_i_2_n_0\,
      I2 => \mb_regs[3][31]_i_3_n_0\,
      I3 => \mb_regs[3][31]_i_4_n_0\,
      I4 => \mb_regs[3][31]_i_5_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[3][7]_i_1_n_0\
    );
\mb_regs[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][15]_i_2_n_0\,
      I1 => \mb_regs[5][31]_i_3_n_0\,
      I2 => mb_index(0),
      I3 => \mb_regs[4][31]_i_2_n_0\,
      I4 => \mb_regs[4][31]_i_3_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[4][15]_i_1_n_0\
    );
\mb_regs[4][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][23]_i_2_n_0\,
      I1 => \mb_regs[5][31]_i_3_n_0\,
      I2 => mb_index(0),
      I3 => \mb_regs[4][31]_i_2_n_0\,
      I4 => \mb_regs[4][31]_i_3_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[4][23]_i_1_n_0\
    );
\mb_regs[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][31]_i_2_n_0\,
      I1 => \mb_regs[5][31]_i_3_n_0\,
      I2 => mb_index(0),
      I3 => \mb_regs[4][31]_i_2_n_0\,
      I4 => \mb_regs[4][31]_i_3_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[4][31]_i_1_n_0\
    );
\mb_regs[4][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mb_index(8),
      I1 => mb_index(9),
      O => \mb_regs[4][31]_i_2_n_0\
    );
\mb_regs[4][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mb_index(3),
      I1 => mb_index(5),
      I2 => mb_index(4),
      O => \mb_regs[4][31]_i_3_n_0\
    );
\mb_regs[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \mb_regs[6][7]_i_2_n_0\,
      I1 => \mb_regs[5][31]_i_3_n_0\,
      I2 => mb_index(0),
      I3 => \mb_regs[4][31]_i_2_n_0\,
      I4 => \mb_regs[4][31]_i_3_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[4][7]_i_1_n_0\
    );
\mb_regs[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \mb_regs[6][15]_i_2_n_0\,
      I1 => mb_index(0),
      I2 => \mb_regs[5][31]_i_2_n_0\,
      I3 => \mb_regs[5][31]_i_3_n_0\,
      I4 => \mb_regs[5][31]_i_4_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[5][15]_i_1_n_0\
    );
\mb_regs[5][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \mb_regs[6][23]_i_2_n_0\,
      I1 => mb_index(0),
      I2 => \mb_regs[5][31]_i_2_n_0\,
      I3 => \mb_regs[5][31]_i_3_n_0\,
      I4 => \mb_regs[5][31]_i_4_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[5][23]_i_1_n_0\
    );
\mb_regs[5][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \mb_regs[6][31]_i_2_n_0\,
      I1 => mb_index(0),
      I2 => \mb_regs[5][31]_i_2_n_0\,
      I3 => \mb_regs[5][31]_i_3_n_0\,
      I4 => \mb_regs[5][31]_i_4_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[5][31]_i_1_n_0\
    );
\mb_regs[5][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mb_index(9),
      I1 => mb_index(8),
      I2 => mb_index(5),
      I3 => mb_index(4),
      O => \mb_regs[5][31]_i_2_n_0\
    );
\mb_regs[5][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => mb_index(6),
      I1 => mb_index(7),
      I2 => mb_index(2),
      I3 => mb_index(1),
      O => \mb_regs[5][31]_i_3_n_0\
    );
\mb_regs[5][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => mb_index(5),
      I1 => mb_index(4),
      I2 => mb_index(3),
      O => \mb_regs[5][31]_i_4_n_0\
    );
\mb_regs[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \mb_regs[6][7]_i_2_n_0\,
      I1 => mb_index(0),
      I2 => \mb_regs[5][31]_i_2_n_0\,
      I3 => \mb_regs[5][31]_i_3_n_0\,
      I4 => \mb_regs[5][31]_i_4_n_0\,
      I5 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[5][7]_i_1_n_0\
    );
\mb_regs[6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15000000"
    )
        port map (
      I0 => \mb_regs[6][31]_i_3_n_0\,
      I1 => mb_index(0),
      I2 => mb_index(1),
      I3 => ss_wr_data_done_i_2_n_0,
      I4 => \mb_regs[6][15]_i_2_n_0\,
      O => \mb_regs[6][15]_i_1_n_0\
    );
\mb_regs[6][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500400040004000"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => \^first_ss_tdata_reg[31]_0\(0),
      I2 => \^next_ss\,
      I3 => \^wr_mb\,
      I4 => \mb_regs_reg[2][31]_0\(1),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \mb_regs[6][15]_i_2_n_0\
    );
\mb_regs[6][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15000000"
    )
        port map (
      I0 => \mb_regs[6][31]_i_3_n_0\,
      I1 => mb_index(0),
      I2 => mb_index(1),
      I3 => ss_wr_data_done_i_2_n_0,
      I4 => \mb_regs[6][23]_i_2_n_0\,
      O => \mb_regs[6][23]_i_1_n_0\
    );
\mb_regs[6][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500400040004000"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => \^first_ss_tdata_reg[31]_0\(1),
      I2 => \^next_ss\,
      I3 => \^wr_mb\,
      I4 => \mb_regs_reg[2][31]_0\(2),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \mb_regs[6][23]_i_2_n_0\
    );
\mb_regs[6][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02220000"
    )
        port map (
      I0 => \mb_regs[6][31]_i_2_n_0\,
      I1 => \mb_regs[6][31]_i_3_n_0\,
      I2 => mb_index(0),
      I3 => mb_index(1),
      I4 => ss_wr_data_done_i_2_n_0,
      O => \mb_regs[6][31]_i_1_n_0\
    );
\mb_regs[6][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500400040004000"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => \^first_ss_tdata_reg[31]_0\(2),
      I2 => \^next_ss\,
      I3 => \^wr_mb\,
      I4 => \mb_regs_reg[2][31]_0\(3),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \mb_regs[6][31]_i_2_n_0\
    );
\mb_regs[6][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \mb_regs[3][31]_i_5_n_0\,
      I1 => mb_index(2),
      I2 => mb_index(7),
      I3 => mb_index(1),
      I4 => \mb_regs[5][31]_i_2_n_0\,
      O => \mb_regs[6][31]_i_3_n_0\
    );
\mb_regs[6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15000000"
    )
        port map (
      I0 => \mb_regs[6][31]_i_3_n_0\,
      I1 => mb_index(0),
      I2 => mb_index(1),
      I3 => ss_wr_data_done_i_2_n_0,
      I4 => \mb_regs[6][7]_i_2_n_0\,
      O => \mb_regs[6][7]_i_1_n_0\
    );
\mb_regs[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500400040004000"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => wstrb_ss(0),
      I2 => \^next_ss\,
      I3 => \^wr_mb\,
      I4 => \mb_regs_reg[2][31]_0\(0),
      I5 => \aa_regs_reg[1][0]_0\,
      O => \mb_regs[6][7]_i_2_n_0\
    );
\mb_regs[7][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ss_wr_data_done_i_2_n_0,
      I1 => \mb_regs_reg[7][8]_0\,
      I2 => \mb_regs[7][31]_i_4_n_0\,
      O => \mb_regs[7][15]_i_1_n_0\
    );
\mb_regs[7][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ss_wr_data_done_i_2_n_0,
      I1 => \mb_regs_reg[7][16]_0\,
      I2 => \mb_regs[7][31]_i_4_n_0\,
      O => \mb_regs[7][23]_i_1_n_0\
    );
\mb_regs[7][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ss_wr_data_done_i_2_n_0,
      I1 => \mb_regs_reg[7][31]_0\,
      I2 => \mb_regs[7][31]_i_4_n_0\,
      O => \mb_regs[7][31]_i_1_n_0\
    );
\mb_regs[7][31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => \mb_regs[6][31]_i_3_n_0\,
      I2 => mb_index(1),
      I3 => mb_index(0),
      O => \mb_regs[7][31]_i_4_n_0\
    );
\mb_regs[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0800080"
    )
        port map (
      I0 => ss_wr_data_done_i_2_n_0,
      I1 => bk_ls_wstrb(0),
      I2 => \^wr_mb\,
      I3 => \^next_ss\,
      I4 => wstrb_ss(0),
      I5 => \mb_regs[7][31]_i_4_n_0\,
      O => \mb_regs[7][7]_i_1_n_0\
    );
\mb_regs_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(0),
      Q => \mb_regs_reg_n_0_[0][0]\
    );
\mb_regs_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(10),
      Q => \mb_regs_reg_n_0_[0][10]\
    );
\mb_regs_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(11),
      Q => \mb_regs_reg_n_0_[0][11]\
    );
\mb_regs_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(12),
      Q => \mb_regs_reg_n_0_[0][12]\
    );
\mb_regs_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(13),
      Q => \mb_regs_reg_n_0_[0][13]\
    );
\mb_regs_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(14),
      Q => \mb_regs_reg_n_0_[0][14]\
    );
\mb_regs_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(15),
      Q => \mb_regs_reg_n_0_[0][15]\
    );
\mb_regs_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(16),
      Q => \mb_regs_reg_n_0_[0][16]\
    );
\mb_regs_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(17),
      Q => \mb_regs_reg_n_0_[0][17]\
    );
\mb_regs_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(18),
      Q => \mb_regs_reg_n_0_[0][18]\
    );
\mb_regs_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(19),
      Q => \mb_regs_reg_n_0_[0][19]\
    );
\mb_regs_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(1),
      Q => \mb_regs_reg_n_0_[0][1]\
    );
\mb_regs_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(20),
      Q => \mb_regs_reg_n_0_[0][20]\
    );
\mb_regs_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(21),
      Q => \mb_regs_reg_n_0_[0][21]\
    );
\mb_regs_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(22),
      Q => \mb_regs_reg_n_0_[0][22]\
    );
\mb_regs_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(23),
      Q => \mb_regs_reg_n_0_[0][23]\
    );
\mb_regs_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(24),
      Q => \mb_regs_reg_n_0_[0][24]\
    );
\mb_regs_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(25),
      Q => \mb_regs_reg_n_0_[0][25]\
    );
\mb_regs_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(26),
      Q => \mb_regs_reg_n_0_[0][26]\
    );
\mb_regs_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(27),
      Q => \mb_regs_reg_n_0_[0][27]\
    );
\mb_regs_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(28),
      Q => \mb_regs_reg_n_0_[0][28]\
    );
\mb_regs_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(29),
      Q => \mb_regs_reg_n_0_[0][29]\
    );
\mb_regs_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(2),
      Q => \mb_regs_reg_n_0_[0][2]\
    );
\mb_regs_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(30),
      Q => \mb_regs_reg_n_0_[0][30]\
    );
\mb_regs_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(31),
      Q => \mb_regs_reg_n_0_[0][31]\
    );
\mb_regs_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(3),
      Q => \mb_regs_reg_n_0_[0][3]\
    );
\mb_regs_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(4),
      Q => \mb_regs_reg_n_0_[0][4]\
    );
\mb_regs_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(5),
      Q => \mb_regs_reg_n_0_[0][5]\
    );
\mb_regs_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(6),
      Q => \mb_regs_reg_n_0_[0][6]\
    );
\mb_regs_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(7),
      Q => \mb_regs_reg_n_0_[0][7]\
    );
\mb_regs_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(8),
      Q => \mb_regs_reg_n_0_[0][8]\
    );
\mb_regs_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[0][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(9),
      Q => \mb_regs_reg_n_0_[0][9]\
    );
\mb_regs_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(0),
      Q => \mb_regs_reg_n_0_[1][0]\
    );
\mb_regs_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(10),
      Q => \mb_regs_reg_n_0_[1][10]\
    );
\mb_regs_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(11),
      Q => \mb_regs_reg_n_0_[1][11]\
    );
\mb_regs_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(12),
      Q => \mb_regs_reg_n_0_[1][12]\
    );
\mb_regs_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(13),
      Q => \mb_regs_reg_n_0_[1][13]\
    );
\mb_regs_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(14),
      Q => \mb_regs_reg_n_0_[1][14]\
    );
\mb_regs_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(15),
      Q => \mb_regs_reg_n_0_[1][15]\
    );
\mb_regs_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(16),
      Q => \mb_regs_reg_n_0_[1][16]\
    );
\mb_regs_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(17),
      Q => \mb_regs_reg_n_0_[1][17]\
    );
\mb_regs_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(18),
      Q => \mb_regs_reg_n_0_[1][18]\
    );
\mb_regs_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(19),
      Q => \mb_regs_reg_n_0_[1][19]\
    );
\mb_regs_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(1),
      Q => \mb_regs_reg_n_0_[1][1]\
    );
\mb_regs_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(20),
      Q => \mb_regs_reg_n_0_[1][20]\
    );
\mb_regs_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(21),
      Q => \mb_regs_reg_n_0_[1][21]\
    );
\mb_regs_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(22),
      Q => \mb_regs_reg_n_0_[1][22]\
    );
\mb_regs_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(23),
      Q => \mb_regs_reg_n_0_[1][23]\
    );
\mb_regs_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(24),
      Q => \mb_regs_reg_n_0_[1][24]\
    );
\mb_regs_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(25),
      Q => \mb_regs_reg_n_0_[1][25]\
    );
\mb_regs_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(26),
      Q => \mb_regs_reg_n_0_[1][26]\
    );
\mb_regs_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(27),
      Q => \mb_regs_reg_n_0_[1][27]\
    );
\mb_regs_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(28),
      Q => \mb_regs_reg_n_0_[1][28]\
    );
\mb_regs_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(29),
      Q => \mb_regs_reg_n_0_[1][29]\
    );
\mb_regs_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(2),
      Q => \mb_regs_reg_n_0_[1][2]\
    );
\mb_regs_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(30),
      Q => \mb_regs_reg_n_0_[1][30]\
    );
\mb_regs_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(31),
      Q => \mb_regs_reg_n_0_[1][31]\
    );
\mb_regs_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(3),
      Q => \mb_regs_reg_n_0_[1][3]\
    );
\mb_regs_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(4),
      Q => \mb_regs_reg_n_0_[1][4]\
    );
\mb_regs_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(5),
      Q => \mb_regs_reg_n_0_[1][5]\
    );
\mb_regs_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(6),
      Q => \mb_regs_reg_n_0_[1][6]\
    );
\mb_regs_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(7),
      Q => \mb_regs_reg_n_0_[1][7]\
    );
\mb_regs_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(8),
      Q => \mb_regs_reg_n_0_[1][8]\
    );
\mb_regs_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[1][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(9),
      Q => \mb_regs_reg_n_0_[1][9]\
    );
\mb_regs_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(0),
      Q => \mb_regs_reg_n_0_[2][0]\
    );
\mb_regs_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(10),
      Q => \mb_regs_reg_n_0_[2][10]\
    );
\mb_regs_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(11),
      Q => \mb_regs_reg_n_0_[2][11]\
    );
\mb_regs_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(12),
      Q => \mb_regs_reg_n_0_[2][12]\
    );
\mb_regs_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(13),
      Q => \mb_regs_reg_n_0_[2][13]\
    );
\mb_regs_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(14),
      Q => \mb_regs_reg_n_0_[2][14]\
    );
\mb_regs_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(15),
      Q => \mb_regs_reg_n_0_[2][15]\
    );
\mb_regs_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(16),
      Q => \mb_regs_reg_n_0_[2][16]\
    );
\mb_regs_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(17),
      Q => \mb_regs_reg_n_0_[2][17]\
    );
\mb_regs_reg[2][18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(18),
      Q => \mb_regs_reg_n_0_[2][18]\
    );
\mb_regs_reg[2][19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(19),
      Q => \mb_regs_reg_n_0_[2][19]\
    );
\mb_regs_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(1),
      Q => \mb_regs_reg_n_0_[2][1]\
    );
\mb_regs_reg[2][20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(20),
      Q => \mb_regs_reg_n_0_[2][20]\
    );
\mb_regs_reg[2][21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(21),
      Q => \mb_regs_reg_n_0_[2][21]\
    );
\mb_regs_reg[2][22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(22),
      Q => \mb_regs_reg_n_0_[2][22]\
    );
\mb_regs_reg[2][23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(23),
      Q => \mb_regs_reg_n_0_[2][23]\
    );
\mb_regs_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(24),
      Q => \mb_regs_reg_n_0_[2][24]\
    );
\mb_regs_reg[2][25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(25),
      Q => \mb_regs_reg_n_0_[2][25]\
    );
\mb_regs_reg[2][26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(26),
      Q => \mb_regs_reg_n_0_[2][26]\
    );
\mb_regs_reg[2][27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(27),
      Q => \mb_regs_reg_n_0_[2][27]\
    );
\mb_regs_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(28),
      Q => \mb_regs_reg_n_0_[2][28]\
    );
\mb_regs_reg[2][29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(29),
      Q => \mb_regs_reg_n_0_[2][29]\
    );
\mb_regs_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(2),
      Q => \mb_regs_reg_n_0_[2][2]\
    );
\mb_regs_reg[2][30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(30),
      Q => \mb_regs_reg_n_0_[2][30]\
    );
\mb_regs_reg[2][31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(31),
      Q => \mb_regs_reg_n_0_[2][31]\
    );
\mb_regs_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(3),
      Q => \mb_regs_reg_n_0_[2][3]\
    );
\mb_regs_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(4),
      Q => \mb_regs_reg_n_0_[2][4]\
    );
\mb_regs_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(5),
      Q => \mb_regs_reg_n_0_[2][5]\
    );
\mb_regs_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(6),
      Q => \mb_regs_reg_n_0_[2][6]\
    );
\mb_regs_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(7),
      Q => \mb_regs_reg_n_0_[2][7]\
    );
\mb_regs_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(8),
      Q => \mb_regs_reg_n_0_[2][8]\
    );
\mb_regs_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[2][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(9),
      Q => \mb_regs_reg_n_0_[2][9]\
    );
\mb_regs_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(0),
      Q => \mb_regs_reg_n_0_[3][0]\
    );
\mb_regs_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(10),
      Q => \mb_regs_reg_n_0_[3][10]\
    );
\mb_regs_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(11),
      Q => \mb_regs_reg_n_0_[3][11]\
    );
\mb_regs_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(12),
      Q => \mb_regs_reg_n_0_[3][12]\
    );
\mb_regs_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(13),
      Q => \mb_regs_reg_n_0_[3][13]\
    );
\mb_regs_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(14),
      Q => \mb_regs_reg_n_0_[3][14]\
    );
\mb_regs_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(15),
      Q => \mb_regs_reg_n_0_[3][15]\
    );
\mb_regs_reg[3][16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(16),
      Q => \mb_regs_reg_n_0_[3][16]\
    );
\mb_regs_reg[3][17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(17),
      Q => \mb_regs_reg_n_0_[3][17]\
    );
\mb_regs_reg[3][18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(18),
      Q => \mb_regs_reg_n_0_[3][18]\
    );
\mb_regs_reg[3][19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(19),
      Q => \mb_regs_reg_n_0_[3][19]\
    );
\mb_regs_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(1),
      Q => \mb_regs_reg_n_0_[3][1]\
    );
\mb_regs_reg[3][20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(20),
      Q => \mb_regs_reg_n_0_[3][20]\
    );
\mb_regs_reg[3][21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(21),
      Q => \mb_regs_reg_n_0_[3][21]\
    );
\mb_regs_reg[3][22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(22),
      Q => \mb_regs_reg_n_0_[3][22]\
    );
\mb_regs_reg[3][23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(23),
      Q => \mb_regs_reg_n_0_[3][23]\
    );
\mb_regs_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(24),
      Q => \mb_regs_reg_n_0_[3][24]\
    );
\mb_regs_reg[3][25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(25),
      Q => \mb_regs_reg_n_0_[3][25]\
    );
\mb_regs_reg[3][26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(26),
      Q => \mb_regs_reg_n_0_[3][26]\
    );
\mb_regs_reg[3][27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(27),
      Q => \mb_regs_reg_n_0_[3][27]\
    );
\mb_regs_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(28),
      Q => \mb_regs_reg_n_0_[3][28]\
    );
\mb_regs_reg[3][29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(29),
      Q => \mb_regs_reg_n_0_[3][29]\
    );
\mb_regs_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(2),
      Q => \mb_regs_reg_n_0_[3][2]\
    );
\mb_regs_reg[3][30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(30),
      Q => \mb_regs_reg_n_0_[3][30]\
    );
\mb_regs_reg[3][31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(31),
      Q => \mb_regs_reg_n_0_[3][31]\
    );
\mb_regs_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(3),
      Q => \mb_regs_reg_n_0_[3][3]\
    );
\mb_regs_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(4),
      Q => \mb_regs_reg_n_0_[3][4]\
    );
\mb_regs_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(5),
      Q => \mb_regs_reg_n_0_[3][5]\
    );
\mb_regs_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(6),
      Q => \mb_regs_reg_n_0_[3][6]\
    );
\mb_regs_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(7),
      Q => \mb_regs_reg_n_0_[3][7]\
    );
\mb_regs_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(8),
      Q => \mb_regs_reg_n_0_[3][8]\
    );
\mb_regs_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[3][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(9),
      Q => \mb_regs_reg_n_0_[3][9]\
    );
\mb_regs_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(0),
      Q => \mb_regs_reg_n_0_[4][0]\
    );
\mb_regs_reg[4][10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(10),
      Q => \mb_regs_reg_n_0_[4][10]\
    );
\mb_regs_reg[4][11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(11),
      Q => \mb_regs_reg_n_0_[4][11]\
    );
\mb_regs_reg[4][12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(12),
      Q => \mb_regs_reg_n_0_[4][12]\
    );
\mb_regs_reg[4][13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(13),
      Q => \mb_regs_reg_n_0_[4][13]\
    );
\mb_regs_reg[4][14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(14),
      Q => \mb_regs_reg_n_0_[4][14]\
    );
\mb_regs_reg[4][15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(15),
      Q => \mb_regs_reg_n_0_[4][15]\
    );
\mb_regs_reg[4][16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(16),
      Q => \mb_regs_reg_n_0_[4][16]\
    );
\mb_regs_reg[4][17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(17),
      Q => \mb_regs_reg_n_0_[4][17]\
    );
\mb_regs_reg[4][18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(18),
      Q => \mb_regs_reg_n_0_[4][18]\
    );
\mb_regs_reg[4][19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(19),
      Q => \mb_regs_reg_n_0_[4][19]\
    );
\mb_regs_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(1),
      Q => \mb_regs_reg_n_0_[4][1]\
    );
\mb_regs_reg[4][20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(20),
      Q => \mb_regs_reg_n_0_[4][20]\
    );
\mb_regs_reg[4][21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(21),
      Q => \mb_regs_reg_n_0_[4][21]\
    );
\mb_regs_reg[4][22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(22),
      Q => \mb_regs_reg_n_0_[4][22]\
    );
\mb_regs_reg[4][23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(23),
      Q => \mb_regs_reg_n_0_[4][23]\
    );
\mb_regs_reg[4][24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(24),
      Q => \mb_regs_reg_n_0_[4][24]\
    );
\mb_regs_reg[4][25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(25),
      Q => \mb_regs_reg_n_0_[4][25]\
    );
\mb_regs_reg[4][26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(26),
      Q => \mb_regs_reg_n_0_[4][26]\
    );
\mb_regs_reg[4][27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(27),
      Q => \mb_regs_reg_n_0_[4][27]\
    );
\mb_regs_reg[4][28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(28),
      Q => \mb_regs_reg_n_0_[4][28]\
    );
\mb_regs_reg[4][29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(29),
      Q => \mb_regs_reg_n_0_[4][29]\
    );
\mb_regs_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(2),
      Q => \mb_regs_reg_n_0_[4][2]\
    );
\mb_regs_reg[4][30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(30),
      Q => \mb_regs_reg_n_0_[4][30]\
    );
\mb_regs_reg[4][31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(31),
      Q => \mb_regs_reg_n_0_[4][31]\
    );
\mb_regs_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(3),
      Q => \mb_regs_reg_n_0_[4][3]\
    );
\mb_regs_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(4),
      Q => \mb_regs_reg_n_0_[4][4]\
    );
\mb_regs_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(5),
      Q => \mb_regs_reg_n_0_[4][5]\
    );
\mb_regs_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(6),
      Q => \mb_regs_reg_n_0_[4][6]\
    );
\mb_regs_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(7),
      Q => \mb_regs_reg_n_0_[4][7]\
    );
\mb_regs_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(8),
      Q => \mb_regs_reg_n_0_[4][8]\
    );
\mb_regs_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[4][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(9),
      Q => \mb_regs_reg_n_0_[4][9]\
    );
\mb_regs_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(0),
      Q => \mb_regs_reg_n_0_[5][0]\
    );
\mb_regs_reg[5][10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(10),
      Q => \mb_regs_reg_n_0_[5][10]\
    );
\mb_regs_reg[5][11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(11),
      Q => \mb_regs_reg_n_0_[5][11]\
    );
\mb_regs_reg[5][12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(12),
      Q => \mb_regs_reg_n_0_[5][12]\
    );
\mb_regs_reg[5][13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(13),
      Q => \mb_regs_reg_n_0_[5][13]\
    );
\mb_regs_reg[5][14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(14),
      Q => \mb_regs_reg_n_0_[5][14]\
    );
\mb_regs_reg[5][15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(15),
      Q => \mb_regs_reg_n_0_[5][15]\
    );
\mb_regs_reg[5][16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(16),
      Q => \mb_regs_reg_n_0_[5][16]\
    );
\mb_regs_reg[5][17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(17),
      Q => \mb_regs_reg_n_0_[5][17]\
    );
\mb_regs_reg[5][18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(18),
      Q => \mb_regs_reg_n_0_[5][18]\
    );
\mb_regs_reg[5][19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(19),
      Q => \mb_regs_reg_n_0_[5][19]\
    );
\mb_regs_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(1),
      Q => \mb_regs_reg_n_0_[5][1]\
    );
\mb_regs_reg[5][20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(20),
      Q => \mb_regs_reg_n_0_[5][20]\
    );
\mb_regs_reg[5][21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(21),
      Q => \mb_regs_reg_n_0_[5][21]\
    );
\mb_regs_reg[5][22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(22),
      Q => \mb_regs_reg_n_0_[5][22]\
    );
\mb_regs_reg[5][23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(23),
      Q => \mb_regs_reg_n_0_[5][23]\
    );
\mb_regs_reg[5][24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(24),
      Q => \mb_regs_reg_n_0_[5][24]\
    );
\mb_regs_reg[5][25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(25),
      Q => \mb_regs_reg_n_0_[5][25]\
    );
\mb_regs_reg[5][26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(26),
      Q => \mb_regs_reg_n_0_[5][26]\
    );
\mb_regs_reg[5][27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(27),
      Q => \mb_regs_reg_n_0_[5][27]\
    );
\mb_regs_reg[5][28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(28),
      Q => \mb_regs_reg_n_0_[5][28]\
    );
\mb_regs_reg[5][29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(29),
      Q => \mb_regs_reg_n_0_[5][29]\
    );
\mb_regs_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(2),
      Q => \mb_regs_reg_n_0_[5][2]\
    );
\mb_regs_reg[5][30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(30),
      Q => \mb_regs_reg_n_0_[5][30]\
    );
\mb_regs_reg[5][31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(31),
      Q => \mb_regs_reg_n_0_[5][31]\
    );
\mb_regs_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(3),
      Q => \mb_regs_reg_n_0_[5][3]\
    );
\mb_regs_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(4),
      Q => \mb_regs_reg_n_0_[5][4]\
    );
\mb_regs_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(5),
      Q => \mb_regs_reg_n_0_[5][5]\
    );
\mb_regs_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(6),
      Q => \mb_regs_reg_n_0_[5][6]\
    );
\mb_regs_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(7),
      Q => \mb_regs_reg_n_0_[5][7]\
    );
\mb_regs_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(8),
      Q => \mb_regs_reg_n_0_[5][8]\
    );
\mb_regs_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[5][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(9),
      Q => \mb_regs_reg_n_0_[5][9]\
    );
\mb_regs_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(0),
      Q => \mb_regs_reg_n_0_[6][0]\
    );
\mb_regs_reg[6][10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(10),
      Q => \mb_regs_reg_n_0_[6][10]\
    );
\mb_regs_reg[6][11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(11),
      Q => \mb_regs_reg_n_0_[6][11]\
    );
\mb_regs_reg[6][12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(12),
      Q => \mb_regs_reg_n_0_[6][12]\
    );
\mb_regs_reg[6][13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(13),
      Q => \mb_regs_reg_n_0_[6][13]\
    );
\mb_regs_reg[6][14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(14),
      Q => \mb_regs_reg_n_0_[6][14]\
    );
\mb_regs_reg[6][15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(15),
      Q => \mb_regs_reg_n_0_[6][15]\
    );
\mb_regs_reg[6][16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(16),
      Q => \mb_regs_reg_n_0_[6][16]\
    );
\mb_regs_reg[6][17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(17),
      Q => \mb_regs_reg_n_0_[6][17]\
    );
\mb_regs_reg[6][18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(18),
      Q => \mb_regs_reg_n_0_[6][18]\
    );
\mb_regs_reg[6][19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(19),
      Q => \mb_regs_reg_n_0_[6][19]\
    );
\mb_regs_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(1),
      Q => \mb_regs_reg_n_0_[6][1]\
    );
\mb_regs_reg[6][20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(20),
      Q => \mb_regs_reg_n_0_[6][20]\
    );
\mb_regs_reg[6][21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(21),
      Q => \mb_regs_reg_n_0_[6][21]\
    );
\mb_regs_reg[6][22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(22),
      Q => \mb_regs_reg_n_0_[6][22]\
    );
\mb_regs_reg[6][23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(23),
      Q => \mb_regs_reg_n_0_[6][23]\
    );
\mb_regs_reg[6][24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(24),
      Q => \mb_regs_reg_n_0_[6][24]\
    );
\mb_regs_reg[6][25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(25),
      Q => \mb_regs_reg_n_0_[6][25]\
    );
\mb_regs_reg[6][26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(26),
      Q => \mb_regs_reg_n_0_[6][26]\
    );
\mb_regs_reg[6][27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(27),
      Q => \mb_regs_reg_n_0_[6][27]\
    );
\mb_regs_reg[6][28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(28),
      Q => \mb_regs_reg_n_0_[6][28]\
    );
\mb_regs_reg[6][29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(29),
      Q => \mb_regs_reg_n_0_[6][29]\
    );
\mb_regs_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(2),
      Q => \mb_regs_reg_n_0_[6][2]\
    );
\mb_regs_reg[6][30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(30),
      Q => \mb_regs_reg_n_0_[6][30]\
    );
\mb_regs_reg[6][31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(31),
      Q => \mb_regs_reg_n_0_[6][31]\
    );
\mb_regs_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(3),
      Q => \mb_regs_reg_n_0_[6][3]\
    );
\mb_regs_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(4),
      Q => \mb_regs_reg_n_0_[6][4]\
    );
\mb_regs_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(5),
      Q => \mb_regs_reg_n_0_[6][5]\
    );
\mb_regs_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(6),
      Q => \mb_regs_reg_n_0_[6][6]\
    );
\mb_regs_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(7),
      Q => \mb_regs_reg_n_0_[6][7]\
    );
\mb_regs_reg[6][8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(8),
      Q => \mb_regs_reg_n_0_[6][8]\
    );
\mb_regs_reg[6][9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[6][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(9),
      Q => \mb_regs_reg_n_0_[6][9]\
    );
\mb_regs_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(0),
      Q => \mb_regs_reg_n_0_[7][0]\
    );
\mb_regs_reg[7][10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(10),
      Q => \mb_regs_reg_n_0_[7][10]\
    );
\mb_regs_reg[7][11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(11),
      Q => \mb_regs_reg_n_0_[7][11]\
    );
\mb_regs_reg[7][12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(12),
      Q => \mb_regs_reg_n_0_[7][12]\
    );
\mb_regs_reg[7][13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(13),
      Q => \mb_regs_reg_n_0_[7][13]\
    );
\mb_regs_reg[7][14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(14),
      Q => \mb_regs_reg_n_0_[7][14]\
    );
\mb_regs_reg[7][15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(15),
      Q => \mb_regs_reg_n_0_[7][15]\
    );
\mb_regs_reg[7][16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(16),
      Q => \mb_regs_reg_n_0_[7][16]\
    );
\mb_regs_reg[7][17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(17),
      Q => \mb_regs_reg_n_0_[7][17]\
    );
\mb_regs_reg[7][18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(18),
      Q => \mb_regs_reg_n_0_[7][18]\
    );
\mb_regs_reg[7][19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(19),
      Q => \mb_regs_reg_n_0_[7][19]\
    );
\mb_regs_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(1),
      Q => \mb_regs_reg_n_0_[7][1]\
    );
\mb_regs_reg[7][20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(20),
      Q => \mb_regs_reg_n_0_[7][20]\
    );
\mb_regs_reg[7][21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(21),
      Q => \mb_regs_reg_n_0_[7][21]\
    );
\mb_regs_reg[7][22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(22),
      Q => \mb_regs_reg_n_0_[7][22]\
    );
\mb_regs_reg[7][23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][23]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(23),
      Q => \mb_regs_reg_n_0_[7][23]\
    );
\mb_regs_reg[7][24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(24),
      Q => \mb_regs_reg_n_0_[7][24]\
    );
\mb_regs_reg[7][25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(25),
      Q => \mb_regs_reg_n_0_[7][25]\
    );
\mb_regs_reg[7][26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(26),
      Q => \mb_regs_reg_n_0_[7][26]\
    );
\mb_regs_reg[7][27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(27),
      Q => \mb_regs_reg_n_0_[7][27]\
    );
\mb_regs_reg[7][28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(28),
      Q => \mb_regs_reg_n_0_[7][28]\
    );
\mb_regs_reg[7][29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(29),
      Q => \mb_regs_reg_n_0_[7][29]\
    );
\mb_regs_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(2),
      Q => \mb_regs_reg_n_0_[7][2]\
    );
\mb_regs_reg[7][30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(30),
      Q => \mb_regs_reg_n_0_[7][30]\
    );
\mb_regs_reg[7][31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][31]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(31),
      Q => \mb_regs_reg_n_0_[7][31]\
    );
\mb_regs_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(3),
      Q => \mb_regs_reg_n_0_[7][3]\
    );
\mb_regs_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(4),
      Q => \mb_regs_reg_n_0_[7][4]\
    );
\mb_regs_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(5),
      Q => \mb_regs_reg_n_0_[7][5]\
    );
\mb_regs_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(6),
      Q => \mb_regs_reg_n_0_[7][6]\
    );
\mb_regs_reg[7][7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][7]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(7),
      Q => \mb_regs_reg_n_0_[7][7]\
    );
\mb_regs_reg[7][8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(8),
      Q => \mb_regs_reg_n_0_[7][8]\
    );
\mb_regs_reg[7][9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \mb_regs[7][15]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \mb_regs_reg[1][31]_0\(9),
      Q => \mb_regs_reg_n_0_[7][9]\
    );
next_ss_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => bk_ss_valid,
      I1 => last_trans,
      I2 => bk_ls_valid,
      I3 => \first_ss_tdata_reg[0]_0\(0),
      I4 => \^next_ss\,
      O => next_ss_i_1_n_0
    );
next_ss_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => next_ss_i_1_n_0,
      Q => \^next_ss\
    );
rd_aa_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => trig_sm_wr143_out,
      G => \data_return_reg[24]_0\,
      GE => '1',
      Q => rd_aa
    );
rd_mb_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => wr_mb050_out,
      G => \data_return_reg[0]_0\,
      GE => '1',
      Q => rd_mb
    );
rd_ss_complete_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => '1',
      G => \rd_ss_complete__0\,
      GE => '1',
      Q => rd_ss_complete
    );
rd_ss_complete_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \first_ss_tuser_reg_n_0_[1]\,
      I1 => \first_ss_tuser_reg_n_0_[0]\,
      I2 => \^next_ss\,
      O => \rd_ss_complete__0\
    );
rd_unsupp_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => '1',
      G => \data_return_reg[24]_1\,
      GE => '1',
      Q => rd_unsupp
    );
\secnd_data_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I2 => \secnd_data_cnt_reg_n_0_[0]\,
      O => secnd_data_cnt(0)
    );
\secnd_data_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I1 => \secnd_data_cnt_reg_n_0_[0]\,
      I2 => \secnd_data_cnt_reg_n_0_[1]\,
      I3 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      O => \secnd_data_cnt[1]_i_1_n_0\
    );
\secnd_data_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02202020"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I2 => \secnd_data_cnt_reg_n_0_[2]\,
      I3 => \secnd_data_cnt_reg_n_0_[0]\,
      I4 => \secnd_data_cnt_reg_n_0_[1]\,
      O => secnd_data_cnt(2)
    );
\secnd_data_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404040404040"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I2 => \secnd_data_cnt_reg_n_0_[3]\,
      I3 => \secnd_data_cnt_reg_n_0_[2]\,
      I4 => \secnd_data_cnt_reg_n_0_[0]\,
      I5 => \secnd_data_cnt_reg_n_0_[1]\,
      O => \secnd_data_cnt[3]_i_1_n_0\
    );
\secnd_data_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I2 => \secnd_data_cnt_reg_n_0_[4]\,
      I3 => \secnd_data_cnt_reg_n_0_[3]\,
      I4 => \secnd_data_cnt[5]_i_2_n_0\,
      O => \secnd_data_cnt[4]_i_1_n_0\
    );
\secnd_data_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444400000000"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I1 => \secnd_data_cnt_reg_n_0_[5]\,
      I2 => \secnd_data_cnt_reg_n_0_[4]\,
      I3 => \secnd_data_cnt[5]_i_2_n_0\,
      I4 => \secnd_data_cnt_reg_n_0_[3]\,
      I5 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      O => \secnd_data_cnt[5]_i_1_n_0\
    );
\secnd_data_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \secnd_data_cnt_reg_n_0_[1]\,
      I1 => \secnd_data_cnt_reg_n_0_[0]\,
      I2 => \secnd_data_cnt_reg_n_0_[2]\,
      O => \secnd_data_cnt[5]_i_2_n_0\
    );
\secnd_data_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I2 => \secnd_data_cnt_reg_n_0_[6]\,
      I3 => \secnd_data_cnt[6]_i_2_n_0\,
      I4 => \secnd_data_cnt_reg_n_0_[5]\,
      O => \secnd_data_cnt[6]_i_1_n_0\
    );
\secnd_data_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \secnd_data_cnt_reg_n_0_[3]\,
      I1 => \secnd_data_cnt_reg_n_0_[1]\,
      I2 => \secnd_data_cnt_reg_n_0_[0]\,
      I3 => \secnd_data_cnt_reg_n_0_[2]\,
      I4 => \secnd_data_cnt_reg_n_0_[4]\,
      O => \secnd_data_cnt[6]_i_2_n_0\
    );
\secnd_data_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => secnd_data_cnt(0),
      Q => \secnd_data_cnt_reg_n_0_[0]\
    );
\secnd_data_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \secnd_data_cnt[1]_i_1_n_0\,
      Q => \secnd_data_cnt_reg_n_0_[1]\
    );
\secnd_data_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => secnd_data_cnt(2),
      Q => \secnd_data_cnt_reg_n_0_[2]\
    );
\secnd_data_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \secnd_data_cnt[3]_i_1_n_0\,
      Q => \secnd_data_cnt_reg_n_0_[3]\
    );
\secnd_data_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \secnd_data_cnt[4]_i_1_n_0\,
      Q => \secnd_data_cnt_reg_n_0_[4]\
    );
\secnd_data_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \secnd_data_cnt[5]_i_1_n_0\,
      Q => \secnd_data_cnt_reg_n_0_[5]\
    );
\secnd_data_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => \secnd_data_cnt[6]_i_1_n_0\,
      Q => \secnd_data_cnt_reg_n_0_[6]\
    );
secnd_data_done_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => secnd_data_ss_valid,
      G => \get_secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_done
    );
\secnd_data_ss_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(0),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(0)
    );
\secnd_data_ss_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(10),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(10)
    );
\secnd_data_ss_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(11),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(11)
    );
\secnd_data_ss_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(12),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(12)
    );
\secnd_data_ss_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(13),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(13)
    );
\secnd_data_ss_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(14),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(14)
    );
\secnd_data_ss_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(15),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(15)
    );
\secnd_data_ss_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(16),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(16)
    );
\secnd_data_ss_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(17),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(17)
    );
\secnd_data_ss_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(18),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(18)
    );
\secnd_data_ss_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(19),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(19)
    );
\secnd_data_ss_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(1),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(1)
    );
\secnd_data_ss_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(20),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(20)
    );
\secnd_data_ss_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(21),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(21)
    );
\secnd_data_ss_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(22),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(22)
    );
\secnd_data_ss_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(23),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(23)
    );
\secnd_data_ss_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(24),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(24)
    );
\secnd_data_ss_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(25),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(25)
    );
\secnd_data_ss_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(26),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(26)
    );
\secnd_data_ss_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(27),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(27)
    );
\secnd_data_ss_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(28),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(28)
    );
\secnd_data_ss_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(29),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(29)
    );
\secnd_data_ss_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(2),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(2)
    );
\secnd_data_ss_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(30),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(30)
    );
\secnd_data_ss_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(31),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(31)
    );
\secnd_data_ss_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      O => \secnd_data_ss__0\
    );
\secnd_data_ss_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(3),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(3)
    );
\secnd_data_ss_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(4),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(4)
    );
\secnd_data_ss_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(5),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(5)
    );
\secnd_data_ss_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(6),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(6)
    );
\secnd_data_ss_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(7),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(7)
    );
\secnd_data_ss_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(8),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(8)
    );
\secnd_data_ss_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \first_ss_tdata_reg[31]_2\(9),
      G => \secnd_data_ss__0\,
      GE => '1',
      Q => secnd_data_ss(9)
    );
secnd_data_ss_valid_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      G => secnd_data_ss_valid_reg_i_1_n_0,
      GE => '1',
      Q => secnd_data_ss_valid
    );
secnd_data_ss_valid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      O => secnd_data_ss_valid_reg_i_1_n_0
    );
send_bk_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFF2F2F20002020"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => send_bk_done_i_2_n_0,
      I2 => have_sent_sm_i_3_n_0,
      I3 => send_bk_done_i_3_n_0,
      I4 => have_sent_sm_i_5_n_0,
      I5 => send_bk_done_reg_n_0,
      O => send_bk_done_i_1_n_0
    );
send_bk_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001AB030301AB"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => ls_rd_data_bk_reg_n_0,
      I2 => trig_lm_wr,
      I3 => wait_rd_data_back,
      I4 => \^have_sent_sm_reg_0\,
      I5 => bk_sm_ready,
      O => send_bk_done_i_2_n_0
    );
send_bk_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD8FFF0DDD8"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => wait_rd_data_back,
      I2 => send_bk_done_i_4_n_0,
      I3 => ls_rd_data_bk_reg_n_0,
      I4 => \^have_sent_sm_reg_0\,
      I5 => bk_sm_ready,
      O => send_bk_done_i_3_n_0
    );
send_bk_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => trig_lm_wr,
      I1 => sync_trig_sm_wr_reg_n_0,
      I2 => trig_sm_wr,
      I3 => \^have_sent_sm_reg_0\,
      O => send_bk_done_i_4_n_0
    );
send_bk_done_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => send_bk_done_i_1_n_0,
      Q => send_bk_done_reg_n_0
    );
set_bk_ss_ready_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      G => \set_bk_ss_ready__0\,
      GE => '1',
      Q => set_bk_ss_ready
    );
set_bk_ss_ready_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_ss_secnd_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_ss_secnd_state_reg_n_0_[1]\,
      O => \set_bk_ss_ready__0\
    );
\sm_data_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \sm_data_cnt[3]_i_3_n_0\,
      I1 => bk_sm_ready,
      I2 => \sm_data_cnt_reg_n_0_[0]\,
      O => \sm_data_cnt[0]_i_1_n_0\
    );
\sm_data_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \sm_data_cnt[3]_i_3_n_0\,
      I1 => bk_sm_ready,
      I2 => \sm_data_cnt_reg_n_0_[1]\,
      I3 => \sm_data_cnt_reg_n_0_[0]\,
      O => \sm_data_cnt[1]_i_1_n_0\
    );
\sm_data_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888000"
    )
        port map (
      I0 => \sm_data_cnt[3]_i_3_n_0\,
      I1 => bk_sm_ready,
      I2 => \sm_data_cnt_reg_n_0_[0]\,
      I3 => \sm_data_cnt_reg_n_0_[1]\,
      I4 => \sm_data_cnt_reg_n_0_[2]\,
      O => \sm_data_cnt[2]_i_1_n_0\
    );
\sm_data_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \sm_data_cnt[3]_i_3_n_0\,
      I1 => bk_sm_ready,
      I2 => \bk_lm_waddr[29]_i_1_n_0\,
      O => \sm_data_cnt[3]_i_1_n_0\
    );
\sm_data_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888880000000"
    )
        port map (
      I0 => \sm_data_cnt[3]_i_3_n_0\,
      I1 => bk_sm_ready,
      I2 => \sm_data_cnt_reg_n_0_[2]\,
      I3 => \sm_data_cnt_reg_n_0_[1]\,
      I4 => \sm_data_cnt_reg_n_0_[0]\,
      I5 => \sm_data_cnt_reg_n_0_[3]\,
      O => \sm_data_cnt[3]_i_2_n_0\
    );
\sm_data_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => axi_interrupt_done_i_2_n_0,
      O => \sm_data_cnt[3]_i_3_n_0\
    );
\sm_data_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \sm_data_cnt[3]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \sm_data_cnt[0]_i_1_n_0\,
      Q => \sm_data_cnt_reg_n_0_[0]\
    );
\sm_data_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \sm_data_cnt[3]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \sm_data_cnt[1]_i_1_n_0\,
      Q => \sm_data_cnt_reg_n_0_[1]\
    );
\sm_data_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \sm_data_cnt[3]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \sm_data_cnt[2]_i_1_n_0\,
      Q => \sm_data_cnt_reg_n_0_[2]\
    );
\sm_data_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \sm_data_cnt[3]_i_1_n_0\,
      CLR => \^axi_reset_n_0\,
      D => \sm_data_cnt[3]_i_2_n_0\,
      Q => \sm_data_cnt_reg_n_0_[3]\
    );
sm_send_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F4440"
    )
        port map (
      I0 => have_sent_sm_i_2_n_0,
      I1 => \sm_data_cnt[3]_i_3_n_0\,
      I2 => \bk_sm_data[31]_i_3_n_0\,
      I3 => \^have_sent_sm_reg_0\,
      I4 => sm_send_data_reg_n_0,
      O => sm_send_data_i_1_n_0
    );
sm_send_data_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => sm_send_data_i_1_n_0,
      Q => sm_send_data_reg_n_0
    );
ss_wr_data_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BA00"
    )
        port map (
      I0 => \^wr_mb\,
      I1 => rd_mb,
      I2 => wr_aa,
      I3 => ss_wr_data_done_i_2_n_0,
      I4 => ss_wr_data_done_i_3_n_0,
      I5 => ss_wr_data_done_reg_n_0,
      O => ss_wr_data_done_i_1_n_0
    );
ss_wr_data_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I1 => axi_interrupt_done_i_2_n_0,
      O => ss_wr_data_done_i_2_n_0
    );
ss_wr_data_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => have_sent_sm_i_5_n_0,
      I1 => \^next_ss\,
      O => ss_wr_data_done_i_3_n_0
    );
ss_wr_data_done_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => ss_wr_data_done_i_1_n_0,
      Q => ss_wr_data_done_reg_n_0
    );
sync_trig_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_state(0),
      I2 => axi_state(1),
      I3 => sync_trig_sm_wr0,
      O => sync_trig_int_i_1_n_0
    );
sync_trig_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => trig_int,
      I1 => \^q\(0),
      I2 => axi_state(0),
      I3 => axi_state(1),
      O => sync_trig_int
    );
sync_trig_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040404"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_state(1),
      I2 => axi_state(0),
      I3 => \FSM_sequential_axi_state[1]_i_2_n_0\,
      I4 => axi_interrupt_done_i_2_n_0,
      O => sync_trig_sm_wr0
    );
sync_trig_int_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => sync_trig_int_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => sync_trig_int,
      Q => sync_trig_int_reg_n_0
    );
sync_trig_lm_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => trig_lm_rd,
      I1 => \^q\(0),
      I2 => axi_state(0),
      I3 => axi_state(1),
      O => sync_trig_lm_rd
    );
sync_trig_lm_rd_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => sync_trig_int_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => sync_trig_lm_rd,
      Q => sync_trig_lm_rd_reg_n_0
    );
sync_trig_sm_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => trig_sm_rd,
      I1 => \^q\(0),
      I2 => axi_state(0),
      I3 => axi_state(1),
      O => sync_trig_sm_rd
    );
sync_trig_sm_rd_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => sync_trig_int_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => sync_trig_sm_rd,
      Q => sync_trig_sm_rd_reg_n_0
    );
sync_trig_sm_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => trig_sm_wr,
      I1 => \^q\(0),
      I2 => axi_state(0),
      I3 => axi_state(1),
      O => sync_trig_sm_wr
    );
sync_trig_sm_wr_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => sync_trig_int_i_1_n_0,
      CLR => \^axi_reset_n_0\,
      D => sync_trig_sm_wr,
      Q => sync_trig_sm_wr_reg_n_0
    );
trig_int_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => wr_mb0,
      G => \^first_ss_tuser_reg[0]_0\,
      GE => '1',
      Q => trig_int
    );
trig_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => trig_lm_wr_reg_i_3_n_0,
      I1 => trig_int_reg_i_3_n_0,
      I2 => \first_ss_tdata_reg_n_0_[13]\,
      I3 => p_0_in(5),
      I4 => p_0_in(6),
      I5 => \first_ss_tdata_reg_n_0_[14]\,
      O => wr_mb0
    );
trig_int_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => wr_mb0,
      I1 => \first_ss_tuser_reg_n_0_[0]\,
      I2 => \first_ss_tuser_reg_n_0_[1]\,
      I3 => secnd_data_ss_valid,
      I4 => \^next_ss\,
      O => \^first_ss_tuser_reg[0]_0\
    );
trig_int_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in(9),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      I4 => \first_ss_tdata_reg_n_0_[12]\,
      I5 => p_0_in(8),
      O => trig_int_reg_i_3_n_0
    );
trig_lm_rd_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \^do_nothing1\,
      G => trig_lm_rd_reg_i_1_n_0,
      GE => '1',
      Q => trig_lm_rd
    );
trig_lm_rd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^do_nothing1\,
      I1 => \first_ss_tuser_reg_n_0_[0]\,
      I2 => \first_ss_tuser_reg_n_0_[1]\,
      I3 => \^next_ss\,
      O => trig_lm_rd_reg_i_1_n_0
    );
trig_lm_wr_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \^do_nothing1\,
      G => trig_lm_wr_reg_i_2_n_0,
      GE => '1',
      Q => trig_lm_wr
    );
trig_lm_wr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trig_lm_wr_reg_i_3_n_0,
      I1 => \first_ss_tdata_reg_n_0_[14]\,
      I2 => \first_ss_tdata_reg_n_0_[13]\,
      O => \^do_nothing1\
    );
trig_lm_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^do_nothing1\,
      I1 => wr_mb0,
      I2 => \^next_ss\,
      I3 => secnd_data_ss_valid,
      I4 => \first_ss_tuser_reg_n_0_[1]\,
      I5 => \first_ss_tuser_reg_n_0_[0]\,
      O => trig_lm_wr_reg_i_2_n_0
    );
trig_lm_wr_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trig_lm_wr_reg_i_4_n_0,
      I1 => \first_ss_tdata_reg_n_0_[26]\,
      I2 => \first_ss_tdata_reg_n_0_[27]\,
      I3 => \first_ss_tdata_reg_n_0_[24]\,
      I4 => \first_ss_tdata_reg_n_0_[25]\,
      I5 => trig_lm_wr_reg_i_5_n_0,
      O => trig_lm_wr_reg_i_3_n_0
    );
trig_lm_wr_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[22]\,
      I1 => \first_ss_tdata_reg_n_0_[23]\,
      I2 => \first_ss_tdata_reg_n_0_[20]\,
      I3 => \first_ss_tdata_reg_n_0_[21]\,
      O => trig_lm_wr_reg_i_4_n_0
    );
trig_lm_wr_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \first_ss_tdata_reg_n_0_[15]\,
      I1 => \first_ss_tdata_reg_n_0_[17]\,
      I2 => \first_ss_tdata_reg_n_0_[16]\,
      I3 => \first_ss_tdata_reg_n_0_[19]\,
      I4 => \first_ss_tdata_reg_n_0_[18]\,
      O => trig_lm_wr_reg_i_5_n_0
    );
trig_sm_rd_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => trig_sm_wr0,
      G => sync_trig_sm_rd_reg_0,
      GE => '1',
      Q => trig_sm_rd
    );
trig_sm_wr_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => sync_trig_sm_wr_reg_0,
      G => sync_trig_sm_wr_reg_1,
      GE => '1',
      Q => trig_sm_wr
    );
wait_rd_data_back_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \wait_rd_data_back__0\,
      G => wait_rd_data_back17_out,
      GE => '1',
      Q => wait_rd_data_back
    );
wait_rd_data_back_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \bk_lm_waddr[29]_i_1_n_0\,
      I1 => wait_rd_data_back_reg_i_3_n_0,
      I2 => \cache_rdata_reg[31]\,
      I3 => \cache_rdata_reg[31]_0\,
      I4 => \^next_ss\,
      I5 => sync_trig_sm_rd_reg_n_0,
      O => \wait_rd_data_back__0\
    );
wait_rd_data_back_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F08080808080808"
    )
        port map (
      I0 => sync_trig_sm_rd_reg_n_0,
      I1 => wait_rd_data_back_reg_0,
      I2 => wait_rd_data_back_reg_i_5_n_0,
      I3 => \first_ss_tuser_reg_n_0_[1]\,
      I4 => \first_ss_tuser_reg_n_0_[0]\,
      I5 => \^next_ss\,
      O => wait_rd_data_back17_out
    );
wait_rd_data_back_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_state(1),
      I1 => axi_state(0),
      I2 => \^q\(0),
      O => wait_rd_data_back_reg_i_3_n_0
    );
wait_rd_data_back_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_state(0),
      I2 => axi_state(1),
      I3 => \bk_lm_waddr[29]_i_1_n_0\,
      O => wait_rd_data_back_reg_i_5_n_0
    );
wr_aa_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => trig_sm_wr143_out,
      G => ss_wr_data_done_reg_0,
      GE => '1',
      Q => wr_aa
    );
wr_mb_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => wr_mb_reg_i_1_n_0,
      G => ss_wr_data_done_reg_1,
      GE => '1',
      Q => \^wr_mb\
    );
wr_mb_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_mb0,
      I1 => \^next_ss\,
      I2 => wr_mb050_out,
      O => wr_mb_reg_i_1_n_0
    );
\wstrb_ss_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[28]\,
      G => \wstrb_ss_reg[3]_i_1_n_0\,
      GE => '1',
      Q => wstrb_ss(0)
    );
\wstrb_ss_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[29]\,
      G => \wstrb_ss_reg[3]_i_1_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_0\(0)
    );
\wstrb_ss_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[30]\,
      G => \wstrb_ss_reg[3]_i_1_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_0\(1)
    );
\wstrb_ss_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \wr_mb__0\,
      D => \first_ss_tdata_reg_n_0_[31]\,
      G => \wstrb_ss_reg[3]_i_1_n_0\,
      GE => '1',
      Q => \^first_ss_tdata_reg[31]_0\(2)
    );
\wstrb_ss_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^next_ss\,
      I1 => secnd_data_ss_valid,
      I2 => \first_ss_tuser_reg_n_0_[1]\,
      I3 => \first_ss_tuser_reg_n_0_[0]\,
      O => \wstrb_ss_reg[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_axilite_master is
  port (
    cache_rstart_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_arvalid : out STD_LOGIC;
    m_rready : out STD_LOGIC;
    \bk_rdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_awaddr : out STD_LOGIC_VECTOR ( 28 downto 0 );
    m_araddr : out STD_LOGIC_VECTOR ( 28 downto 0 );
    axi_clk : in STD_LOGIC;
    \cache_raddr_reg[29]_0\ : in STD_LOGIC;
    m_rvalid : in STD_LOGIC;
    m_arready : in STD_LOGIC;
    \bk_sm_user_reg[1]\ : in STD_LOGIC;
    m_wready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \cache_strb_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cache_wdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cache_waddr_reg[29]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    m_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_axilite_master : entity is "axilite_master";
end design_1_ps_axil_0_0_axilite_master;

architecture STRUCTURE of design_1_ps_axil_0_0_axilite_master is
  signal \FSM_onehot_axi_wr_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_rd_next_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_rd_state_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_wr_next_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \bk_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal cache_raddr : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal cache_rstart : STD_LOGIC;
  signal cache_rstart_i_1_n_0 : STD_LOGIC;
  signal cache_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cache_waddr : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal cache_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cache_wstart_i_1_n_0 : STD_LOGIC;
  signal cache_wstart_reg_n_0 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_wr_state_reg[0]\ : label is "WR_WRITE_ADDR:010,WR_WRITE_DATA:100,WR_WAIT_ADDR:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_wr_state_reg[1]\ : label is "WR_WRITE_ADDR:010,WR_WRITE_DATA:100,WR_WAIT_ADDR:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_wr_state_reg[2]\ : label is "WR_WRITE_ADDR:010,WR_WRITE_DATA:100,WR_WAIT_ADDR:001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_axi_rd_state[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FSM_sequential_axi_rd_state[1]_i_1\ : label is "soft_lutpair214";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_rd_state_reg[0]\ : label is "RD_WAIT_ADDR:00,RD_READ_ADDR:01,RD_DRIVE_RDY:10,RD_READ_DATA:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_rd_state_reg[1]\ : label is "RD_WAIT_ADDR:00,RD_READ_ADDR:01,RD_DRIVE_RDY:10,RD_READ_DATA:11";
  attribute SOFT_HLUTNM of \m_araddr[0]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \m_araddr[10]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \m_araddr[11]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \m_araddr[12]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \m_araddr[13]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \m_araddr[14]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_araddr[15]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_araddr[16]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_araddr[17]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_araddr[18]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_araddr[19]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_araddr[1]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \m_araddr[20]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_araddr[21]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_araddr[22]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \m_araddr[23]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \m_araddr[24]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \m_araddr[25]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \m_araddr[26]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \m_araddr[27]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \m_araddr[2]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \m_araddr[3]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \m_araddr[4]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \m_araddr[5]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \m_araddr[6]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_araddr[7]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_araddr[8]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_araddr[9]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of m_arvalid_INST_0 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \m_awaddr[10]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \m_awaddr[11]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \m_awaddr[12]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \m_awaddr[13]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \m_awaddr[14]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \m_awaddr[15]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \m_awaddr[16]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \m_awaddr[17]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \m_awaddr[18]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \m_awaddr[19]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \m_awaddr[1]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \m_awaddr[20]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \m_awaddr[21]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \m_awaddr[22]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \m_awaddr[23]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \m_awaddr[24]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \m_awaddr[25]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \m_awaddr[26]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \m_awaddr[27]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \m_awaddr[28]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \m_awaddr[2]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \m_awaddr[3]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \m_awaddr[4]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \m_awaddr[5]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \m_awaddr[6]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \m_awaddr[7]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_awaddr[8]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_awaddr[9]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of m_rready_INST_0 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \m_wdata[0]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_wdata[10]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_wdata[11]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_wdata[12]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \m_wdata[13]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \m_wdata[14]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_wdata[15]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_wdata[16]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_wdata[17]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_wdata[18]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \m_wdata[19]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \m_wdata[1]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_wdata[20]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \m_wdata[21]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \m_wdata[22]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_wdata[23]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_wdata[24]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \m_wdata[25]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \m_wdata[26]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_wdata[27]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_wdata[28]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_wdata[29]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_wdata[2]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_wdata[30]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_wdata[31]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_wdata[3]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_wdata[4]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \m_wdata[5]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \m_wdata[6]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \m_wdata[7]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \m_wdata[8]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_wdata[9]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_wstrb[0]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \m_wstrb[1]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \m_wstrb[2]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_wstrb[3]_INST_0\ : label is "soft_lutpair230";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_axi_wr_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF002F002F00"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_awready,
      I2 => cache_wstart_reg_n_0,
      I3 => \FSM_onehot_axi_wr_state_reg_n_0_[0]\,
      I4 => m_wready,
      I5 => \^q\(1),
      O => \axi_wr_next_state__0\(0)
    );
\FSM_onehot_axi_wr_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCFFFF88888888"
    )
        port map (
      I0 => cache_wstart_reg_n_0,
      I1 => \FSM_onehot_axi_wr_state_reg_n_0_[0]\,
      I2 => m_wready,
      I3 => \^q\(1),
      I4 => m_awready,
      I5 => \^q\(0),
      O => \axi_wr_next_state__0\(1)
    );
\FSM_onehot_axi_wr_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44F000FFFFF000"
    )
        port map (
      I0 => cache_wstart_reg_n_0,
      I1 => \FSM_onehot_axi_wr_state_reg_n_0_[0]\,
      I2 => m_awready,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => m_wready,
      O => \axi_wr_next_state__0\(2)
    );
\FSM_onehot_axi_wr_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => \axi_wr_next_state__0\(0),
      PRE => \cache_raddr_reg[29]_0\,
      Q => \FSM_onehot_axi_wr_state_reg_n_0_[0]\
    );
\FSM_onehot_axi_wr_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_raddr_reg[29]_0\,
      D => \axi_wr_next_state__0\(1),
      Q => \^q\(0)
    );
\FSM_onehot_axi_wr_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_raddr_reg[29]_0\,
      D => \axi_wr_next_state__0\(2),
      Q => \^q\(1)
    );
\FSM_sequential_axi_rd_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30773044"
    )
        port map (
      I0 => m_arready,
      I1 => axi_rd_state_reg(0),
      I2 => m_rvalid,
      I3 => axi_rd_state_reg(1),
      I4 => cache_rstart,
      O => \axi_rd_next_state__0\(0)
    );
\FSM_sequential_axi_rd_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33883388"
    )
        port map (
      I0 => m_arready,
      I1 => axi_rd_state_reg(0),
      I2 => m_rvalid,
      I3 => axi_rd_state_reg(1),
      I4 => cache_rstart,
      O => \axi_rd_next_state__0\(1)
    );
\FSM_sequential_axi_rd_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_raddr_reg[29]_0\,
      D => \axi_rd_next_state__0\(0),
      Q => axi_rd_state_reg(0)
    );
\FSM_sequential_axi_rd_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_raddr_reg[29]_0\,
      D => \axi_rd_next_state__0\(1),
      Q => axi_rd_state_reg(1)
    );
\bk_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30003000"
    )
        port map (
      I0 => m_arready,
      I1 => axi_rd_state_reg(0),
      I2 => m_rvalid,
      I3 => axi_rd_state_reg(1),
      I4 => cache_rstart,
      O => \bk_rdata[31]_i_1_n_0\
    );
\bk_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(0),
      Q => \bk_rdata_reg[31]_0\(0)
    );
\bk_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(10),
      Q => \bk_rdata_reg[31]_0\(10)
    );
\bk_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(11),
      Q => \bk_rdata_reg[31]_0\(11)
    );
\bk_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(12),
      Q => \bk_rdata_reg[31]_0\(12)
    );
\bk_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(13),
      Q => \bk_rdata_reg[31]_0\(13)
    );
\bk_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(14),
      Q => \bk_rdata_reg[31]_0\(14)
    );
\bk_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(15),
      Q => \bk_rdata_reg[31]_0\(15)
    );
\bk_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(16),
      Q => \bk_rdata_reg[31]_0\(16)
    );
\bk_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(17),
      Q => \bk_rdata_reg[31]_0\(17)
    );
\bk_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(18),
      Q => \bk_rdata_reg[31]_0\(18)
    );
\bk_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(19),
      Q => \bk_rdata_reg[31]_0\(19)
    );
\bk_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(1),
      Q => \bk_rdata_reg[31]_0\(1)
    );
\bk_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(20),
      Q => \bk_rdata_reg[31]_0\(20)
    );
\bk_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(21),
      Q => \bk_rdata_reg[31]_0\(21)
    );
\bk_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(22),
      Q => \bk_rdata_reg[31]_0\(22)
    );
\bk_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(23),
      Q => \bk_rdata_reg[31]_0\(23)
    );
\bk_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(24),
      Q => \bk_rdata_reg[31]_0\(24)
    );
\bk_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(25),
      Q => \bk_rdata_reg[31]_0\(25)
    );
\bk_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(26),
      Q => \bk_rdata_reg[31]_0\(26)
    );
\bk_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(27),
      Q => \bk_rdata_reg[31]_0\(27)
    );
\bk_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(28),
      Q => \bk_rdata_reg[31]_0\(28)
    );
\bk_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(29),
      Q => \bk_rdata_reg[31]_0\(29)
    );
\bk_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(2),
      Q => \bk_rdata_reg[31]_0\(2)
    );
\bk_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(30),
      Q => \bk_rdata_reg[31]_0\(30)
    );
\bk_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(31),
      Q => \bk_rdata_reg[31]_0\(31)
    );
\bk_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(3),
      Q => \bk_rdata_reg[31]_0\(3)
    );
\bk_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(4),
      Q => \bk_rdata_reg[31]_0\(4)
    );
\bk_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(5),
      Q => \bk_rdata_reg[31]_0\(5)
    );
\bk_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(6),
      Q => \bk_rdata_reg[31]_0\(6)
    );
\bk_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(7),
      Q => \bk_rdata_reg[31]_0\(7)
    );
\bk_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(8),
      Q => \bk_rdata_reg[31]_0\(8)
    );
\bk_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \bk_rdata[31]_i_1_n_0\,
      CLR => \cache_raddr_reg[29]_0\,
      D => m_rdata(9),
      Q => \bk_rdata_reg[31]_0\(9)
    );
\bk_sm_user[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CC00CC00"
    )
        port map (
      I0 => cache_rstart,
      I1 => axi_rd_state_reg(1),
      I2 => m_rvalid,
      I3 => axi_rd_state_reg(0),
      I4 => m_arready,
      I5 => \bk_sm_user_reg[1]\,
      O => cache_rstart_reg_0
    );
\cache_raddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(0),
      Q => cache_raddr(0)
    );
\cache_raddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(10),
      Q => cache_raddr(10)
    );
\cache_raddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(11),
      Q => cache_raddr(11)
    );
\cache_raddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(12),
      Q => cache_raddr(12)
    );
\cache_raddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(13),
      Q => cache_raddr(13)
    );
\cache_raddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(14),
      Q => cache_raddr(14)
    );
\cache_raddr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(15),
      Q => cache_raddr(15)
    );
\cache_raddr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(16),
      Q => cache_raddr(16)
    );
\cache_raddr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(17),
      Q => cache_raddr(17)
    );
\cache_raddr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(18),
      Q => cache_raddr(18)
    );
\cache_raddr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(19),
      Q => cache_raddr(19)
    );
\cache_raddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(1),
      Q => cache_raddr(1)
    );
\cache_raddr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(20),
      Q => cache_raddr(20)
    );
\cache_raddr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(21),
      Q => cache_raddr(21)
    );
\cache_raddr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(22),
      Q => cache_raddr(22)
    );
\cache_raddr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(23),
      Q => cache_raddr(23)
    );
\cache_raddr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(24),
      Q => cache_raddr(24)
    );
\cache_raddr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(25),
      Q => cache_raddr(25)
    );
\cache_raddr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(26),
      Q => cache_raddr(26)
    );
\cache_raddr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(27),
      Q => cache_raddr(27)
    );
\cache_raddr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(28),
      Q => cache_raddr(29)
    );
\cache_raddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(2),
      Q => cache_raddr(2)
    );
\cache_raddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(3),
      Q => cache_raddr(3)
    );
\cache_raddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(4),
      Q => cache_raddr(4)
    );
\cache_raddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(5),
      Q => cache_raddr(5)
    );
\cache_raddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(6),
      Q => cache_raddr(6)
    );
\cache_raddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(7),
      Q => cache_raddr(7)
    );
\cache_raddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(8),
      Q => cache_raddr(8)
    );
\cache_raddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => D(28),
      CLR => \cache_raddr_reg[29]_0\,
      D => D(9),
      Q => cache_raddr(9)
    );
cache_rstart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFA0AAAAAA"
    )
        port map (
      I0 => D(28),
      I1 => m_arready,
      I2 => axi_rd_state_reg(0),
      I3 => m_rvalid,
      I4 => axi_rd_state_reg(1),
      I5 => cache_rstart,
      O => cache_rstart_i_1_n_0
    );
cache_rstart_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_raddr_reg[29]_0\,
      D => cache_rstart_i_1_n_0,
      Q => cache_rstart
    );
\cache_strb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_strb_reg[3]_0\(0),
      Q => cache_strb(0)
    );
\cache_strb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_strb_reg[3]_0\(1),
      Q => cache_strb(1)
    );
\cache_strb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_strb_reg[3]_0\(2),
      Q => cache_strb(2)
    );
\cache_strb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_strb_reg[3]_0\(3),
      Q => cache_strb(3)
    );
\cache_waddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(0),
      Q => cache_waddr(0)
    );
\cache_waddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(10),
      Q => cache_waddr(10)
    );
\cache_waddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(11),
      Q => cache_waddr(11)
    );
\cache_waddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(12),
      Q => cache_waddr(12)
    );
\cache_waddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(13),
      Q => cache_waddr(13)
    );
\cache_waddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(14),
      Q => cache_waddr(14)
    );
\cache_waddr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(15),
      Q => cache_waddr(15)
    );
\cache_waddr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(16),
      Q => cache_waddr(16)
    );
\cache_waddr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(17),
      Q => cache_waddr(17)
    );
\cache_waddr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(18),
      Q => cache_waddr(18)
    );
\cache_waddr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(19),
      Q => cache_waddr(19)
    );
\cache_waddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(1),
      Q => cache_waddr(1)
    );
\cache_waddr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(20),
      Q => cache_waddr(20)
    );
\cache_waddr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(21),
      Q => cache_waddr(21)
    );
\cache_waddr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(22),
      Q => cache_waddr(22)
    );
\cache_waddr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(23),
      Q => cache_waddr(23)
    );
\cache_waddr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(24),
      Q => cache_waddr(24)
    );
\cache_waddr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(25),
      Q => cache_waddr(25)
    );
\cache_waddr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(26),
      Q => cache_waddr(26)
    );
\cache_waddr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(27),
      Q => cache_waddr(27)
    );
\cache_waddr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(28),
      Q => cache_waddr(29)
    );
\cache_waddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(2),
      Q => cache_waddr(2)
    );
\cache_waddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(3),
      Q => cache_waddr(3)
    );
\cache_waddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(4),
      Q => cache_waddr(4)
    );
\cache_waddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(5),
      Q => cache_waddr(5)
    );
\cache_waddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(6),
      Q => cache_waddr(6)
    );
\cache_waddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(7),
      Q => cache_waddr(7)
    );
\cache_waddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(8),
      Q => cache_waddr(8)
    );
\cache_waddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_waddr_reg[29]_0\(9),
      Q => cache_waddr(9)
    );
\cache_wdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(0),
      Q => cache_wdata(0)
    );
\cache_wdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(10),
      Q => cache_wdata(10)
    );
\cache_wdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(11),
      Q => cache_wdata(11)
    );
\cache_wdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(12),
      Q => cache_wdata(12)
    );
\cache_wdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(13),
      Q => cache_wdata(13)
    );
\cache_wdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(14),
      Q => cache_wdata(14)
    );
\cache_wdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(15),
      Q => cache_wdata(15)
    );
\cache_wdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(16),
      Q => cache_wdata(16)
    );
\cache_wdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(17),
      Q => cache_wdata(17)
    );
\cache_wdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(18),
      Q => cache_wdata(18)
    );
\cache_wdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(19),
      Q => cache_wdata(19)
    );
\cache_wdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(1),
      Q => cache_wdata(1)
    );
\cache_wdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(20),
      Q => cache_wdata(20)
    );
\cache_wdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(21),
      Q => cache_wdata(21)
    );
\cache_wdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(22),
      Q => cache_wdata(22)
    );
\cache_wdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(23),
      Q => cache_wdata(23)
    );
\cache_wdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(24),
      Q => cache_wdata(24)
    );
\cache_wdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(25),
      Q => cache_wdata(25)
    );
\cache_wdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(26),
      Q => cache_wdata(26)
    );
\cache_wdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(27),
      Q => cache_wdata(27)
    );
\cache_wdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(28),
      Q => cache_wdata(28)
    );
\cache_wdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(29),
      Q => cache_wdata(29)
    );
\cache_wdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(2),
      Q => cache_wdata(2)
    );
\cache_wdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(30),
      Q => cache_wdata(30)
    );
\cache_wdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(31),
      Q => cache_wdata(31)
    );
\cache_wdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(3),
      Q => cache_wdata(3)
    );
\cache_wdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(4),
      Q => cache_wdata(4)
    );
\cache_wdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(5),
      Q => cache_wdata(5)
    );
\cache_wdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(6),
      Q => cache_wdata(6)
    );
\cache_wdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(7),
      Q => cache_wdata(7)
    );
\cache_wdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(8),
      Q => cache_wdata(8)
    );
\cache_wdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_raddr_reg[29]_0\,
      D => \cache_wdata_reg[31]_0\(9),
      Q => cache_wdata(9)
    );
cache_wstart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBF0000"
    )
        port map (
      I0 => \FSM_onehot_axi_wr_state_reg_n_0_[0]\,
      I1 => \^q\(1),
      I2 => m_wready,
      I3 => \^q\(0),
      I4 => E(0),
      I5 => cache_wstart_reg_n_0,
      O => cache_wstart_i_1_n_0
    );
cache_wstart_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_raddr_reg[29]_0\,
      D => cache_wstart_i_1_n_0,
      Q => cache_wstart_reg_n_0
    );
\m_araddr[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(0),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(0)
    );
\m_araddr[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(10),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(10)
    );
\m_araddr[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(11),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(11)
    );
\m_araddr[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(12),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(12)
    );
\m_araddr[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(13),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(13)
    );
\m_araddr[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(14),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(14)
    );
\m_araddr[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(15),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(15)
    );
\m_araddr[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(16),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(16)
    );
\m_araddr[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(17),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(17)
    );
\m_araddr[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(18),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(18)
    );
\m_araddr[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(19),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(19)
    );
\m_araddr[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(1),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(1)
    );
\m_araddr[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(20),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(20)
    );
\m_araddr[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(21),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(21)
    );
\m_araddr[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(22),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(22)
    );
\m_araddr[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(23),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(23)
    );
\m_araddr[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(24),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(24)
    );
\m_araddr[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(25),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(25)
    );
\m_araddr[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(26),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(26)
    );
\m_araddr[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(27),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(27)
    );
\m_araddr[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(29),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(28)
    );
\m_araddr[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(2),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(2)
    );
\m_araddr[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(3),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(3)
    );
\m_araddr[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(4),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(4)
    );
\m_araddr[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(5),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(5)
    );
\m_araddr[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(6),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(6)
    );
\m_araddr[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(7),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(7)
    );
\m_araddr[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(8),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(8)
    );
\m_araddr[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cache_raddr(9),
      I1 => axi_rd_state_reg(0),
      I2 => axi_rd_state_reg(1),
      O => m_araddr(9)
    );
m_arvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_rd_state_reg(0),
      I1 => axi_rd_state_reg(1),
      O => m_arvalid
    );
\m_awaddr[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(0),
      O => m_awaddr(0)
    );
\m_awaddr[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(10),
      O => m_awaddr(10)
    );
\m_awaddr[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(11),
      O => m_awaddr(11)
    );
\m_awaddr[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(12),
      O => m_awaddr(12)
    );
\m_awaddr[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(13),
      O => m_awaddr(13)
    );
\m_awaddr[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(14),
      O => m_awaddr(14)
    );
\m_awaddr[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(15),
      O => m_awaddr(15)
    );
\m_awaddr[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(16),
      O => m_awaddr(16)
    );
\m_awaddr[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(17),
      O => m_awaddr(17)
    );
\m_awaddr[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(18),
      O => m_awaddr(18)
    );
\m_awaddr[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(19),
      O => m_awaddr(19)
    );
\m_awaddr[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(1),
      O => m_awaddr(1)
    );
\m_awaddr[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(20),
      O => m_awaddr(20)
    );
\m_awaddr[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(21),
      O => m_awaddr(21)
    );
\m_awaddr[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(22),
      O => m_awaddr(22)
    );
\m_awaddr[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(23),
      O => m_awaddr(23)
    );
\m_awaddr[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(24),
      O => m_awaddr(24)
    );
\m_awaddr[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(25),
      O => m_awaddr(25)
    );
\m_awaddr[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(26),
      O => m_awaddr(26)
    );
\m_awaddr[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(27),
      O => m_awaddr(27)
    );
\m_awaddr[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(29),
      O => m_awaddr(28)
    );
\m_awaddr[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(2),
      O => m_awaddr(2)
    );
\m_awaddr[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(3),
      O => m_awaddr(3)
    );
\m_awaddr[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(4),
      O => m_awaddr(4)
    );
\m_awaddr[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(5),
      O => m_awaddr(5)
    );
\m_awaddr[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(6),
      O => m_awaddr(6)
    );
\m_awaddr[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(7),
      O => m_awaddr(7)
    );
\m_awaddr[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(8),
      O => m_awaddr(8)
    );
\m_awaddr[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cache_waddr(9),
      O => m_awaddr(9)
    );
m_rready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_rd_state_reg(1),
      I1 => axi_rd_state_reg(0),
      O => m_rready
    );
\m_wdata[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(0),
      I1 => \^q\(1),
      O => m_wdata(0)
    );
\m_wdata[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(10),
      I1 => \^q\(1),
      O => m_wdata(10)
    );
\m_wdata[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(11),
      I1 => \^q\(1),
      O => m_wdata(11)
    );
\m_wdata[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(12),
      I1 => \^q\(1),
      O => m_wdata(12)
    );
\m_wdata[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(13),
      I1 => \^q\(1),
      O => m_wdata(13)
    );
\m_wdata[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(14),
      I1 => \^q\(1),
      O => m_wdata(14)
    );
\m_wdata[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(15),
      I1 => \^q\(1),
      O => m_wdata(15)
    );
\m_wdata[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(16),
      I1 => \^q\(1),
      O => m_wdata(16)
    );
\m_wdata[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(17),
      I1 => \^q\(1),
      O => m_wdata(17)
    );
\m_wdata[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(18),
      I1 => \^q\(1),
      O => m_wdata(18)
    );
\m_wdata[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(19),
      I1 => \^q\(1),
      O => m_wdata(19)
    );
\m_wdata[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(1),
      I1 => \^q\(1),
      O => m_wdata(1)
    );
\m_wdata[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(20),
      I1 => \^q\(1),
      O => m_wdata(20)
    );
\m_wdata[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(21),
      I1 => \^q\(1),
      O => m_wdata(21)
    );
\m_wdata[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(22),
      I1 => \^q\(1),
      O => m_wdata(22)
    );
\m_wdata[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(23),
      I1 => \^q\(1),
      O => m_wdata(23)
    );
\m_wdata[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(24),
      I1 => \^q\(1),
      O => m_wdata(24)
    );
\m_wdata[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(25),
      I1 => \^q\(1),
      O => m_wdata(25)
    );
\m_wdata[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(26),
      I1 => \^q\(1),
      O => m_wdata(26)
    );
\m_wdata[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(27),
      I1 => \^q\(1),
      O => m_wdata(27)
    );
\m_wdata[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(28),
      I1 => \^q\(1),
      O => m_wdata(28)
    );
\m_wdata[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(29),
      I1 => \^q\(1),
      O => m_wdata(29)
    );
\m_wdata[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(2),
      I1 => \^q\(1),
      O => m_wdata(2)
    );
\m_wdata[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(30),
      I1 => \^q\(1),
      O => m_wdata(30)
    );
\m_wdata[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(31),
      I1 => \^q\(1),
      O => m_wdata(31)
    );
\m_wdata[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(3),
      I1 => \^q\(1),
      O => m_wdata(3)
    );
\m_wdata[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(4),
      I1 => \^q\(1),
      O => m_wdata(4)
    );
\m_wdata[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(5),
      I1 => \^q\(1),
      O => m_wdata(5)
    );
\m_wdata[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(6),
      I1 => \^q\(1),
      O => m_wdata(6)
    );
\m_wdata[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(7),
      I1 => \^q\(1),
      O => m_wdata(7)
    );
\m_wdata[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(8),
      I1 => \^q\(1),
      O => m_wdata(8)
    );
\m_wdata[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_wdata(9),
      I1 => \^q\(1),
      O => m_wdata(9)
    );
\m_wstrb[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_strb(0),
      I1 => \^q\(1),
      O => m_wstrb(0)
    );
\m_wstrb[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_strb(1),
      I1 => \^q\(1),
      O => m_wstrb(1)
    );
\m_wstrb[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_strb(2),
      I1 => \^q\(1),
      O => m_wstrb(2)
    );
\m_wstrb[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_strb(3),
      I1 => \^q\(1),
      O => m_wstrb(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_axilite_slave is
  port (
    cache_rstart_reg_0 : out STD_LOGIC;
    cache_rdone_reg_0 : out STD_LOGIC;
    cache_wstart_reg_0 : out STD_LOGIC;
    bk_valid_reg : out STD_LOGIC;
    cache_rstart_reg_1 : out STD_LOGIC;
    wr_mb050_out : out STD_LOGIC;
    next_ss_reg : out STD_LOGIC;
    trig_sm_rd_reg_i_3_0 : out STD_LOGIC;
    trig_sm_wr143_out : out STD_LOGIC;
    cache_rdone_reg_1 : out STD_LOGIC;
    cache_rstart_reg_2 : out STD_LOGIC;
    next_ss_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    bk_ls_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    trig_sm_wr0 : out STD_LOGIC;
    cache_rdone_reg_2 : out STD_LOGIC;
    \cache_wdata_reg[14]_0\ : out STD_LOGIC;
    cache_wstart_reg_1 : out STD_LOGIC;
    \cache_strb_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cache_strb_reg[2]_0\ : out STD_LOGIC;
    \cache_strb_reg[3]_0\ : out STD_LOGIC;
    cache_wdone_reg_0 : out STD_LOGIC;
    cache_wdone_reg_1 : out STD_LOGIC;
    cache_wdone_reg_2 : out STD_LOGIC;
    next_ss_reg_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \cache_wdata_reg[27]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    cache_rdone_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_awready : out STD_LOGIC;
    s_rvalid : out STD_LOGIC;
    bk_ls_wdata : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bk_ls_wstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    bk_ls_valid : out STD_LOGIC;
    \FSM_onehot_axi_rd_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_axi_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_rdone_reg_4 : out STD_LOGIC;
    next_ss_reg_2 : out STD_LOGIC;
    next_ss_reg_3 : out STD_LOGIC;
    \FSM_sequential_axi_wr_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_ss_reg_4 : out STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \cache_strb_reg[3]_1\ : in STD_LOGIC;
    bk_ss_valid : in STD_LOGIC;
    wr_mb_reg : in STD_LOGIC;
    next_ss : in STD_LOGIC;
    do_nothing_reg : in STD_LOGIC;
    do_nothing_reg_0 : in STD_LOGIC;
    do_nothing1 : in STD_LOGIC;
    \bk_sm_data_reg[14]\ : in STD_LOGIC;
    \bk_sm_data_reg[14]_0\ : in STD_LOGIC;
    \bk_sm_data_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_mb : in STD_LOGIC;
    \mb_regs_reg[7][31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mb_regs_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_arvalid : in STD_LOGIC;
    cc_aa_enable : in STD_LOGIC;
    s_rready : in STD_LOGIC;
    s_awvalid : in STD_LOGIC;
    s_wvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    cache_wdone_reg_3 : in STD_LOGIC;
    \first_ss_tdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \first_ss_tdata_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_axilite_slave : entity is "axilite_slave";
end design_1_ps_axil_0_0_axilite_slave;

architecture STRUCTURE of design_1_ps_axil_0_0_axilite_slave is
  signal \FSM_onehot_axi_rd_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_axi_rd_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_axi_wr_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \axi_rd_next_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_rd_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_rd_state_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \axi_wr_next_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_wr_state_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bk_ls_addr\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \cache_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[13]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[14]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \cache_raddr_reg_n_0_[9]\ : STD_LOGIC;
  signal cache_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cache_rdone_i_1_n_0 : STD_LOGIC;
  signal \^cache_rdone_reg_0\ : STD_LOGIC;
  signal \cache_rstart_i_1__0_n_0\ : STD_LOGIC;
  signal \^cache_rstart_reg_0\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[13]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[14]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \cache_waddr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cache_wdata_reg[27]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \cache_wdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[28]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[29]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[30]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[31]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \cache_wdata_reg_n_0_[9]\ : STD_LOGIC;
  signal cache_wdone_i_1_n_0 : STD_LOGIC;
  signal cache_wdone_reg_n_0 : STD_LOGIC;
  signal \cache_wstart_i_1__0_n_0\ : STD_LOGIC;
  signal \^cache_wstart_reg_0\ : STD_LOGIC;
  signal \^cache_wstart_reg_1\ : STD_LOGIC;
  signal do_nothing_reg_i_3_n_0 : STD_LOGIC;
  signal r_grant : STD_LOGIC;
  signal r_grant9_out : STD_LOGIC;
  signal r_req_i_1_n_0 : STD_LOGIC;
  signal r_req_reg_n_0 : STD_LOGIC;
  signal rd_mb_reg_i_3_n_0 : STD_LOGIC;
  signal \^s_awready\ : STD_LOGIC;
  signal \^trig_sm_rd_reg_i_3_0\ : STD_LOGIC;
  signal trig_sm_rd_reg_i_3_n_0 : STD_LOGIC;
  signal \^trig_sm_wr143_out\ : STD_LOGIC;
  signal w_grant : STD_LOGIC;
  signal w_grant_i_1_n_0 : STD_LOGIC;
  signal w_req_i_1_n_0 : STD_LOGIC;
  signal w_req_reg_n_0 : STD_LOGIC;
  signal wr_aa_reg_i_3_n_0 : STD_LOGIC;
  signal \^wr_mb050_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_rd_state[1]_i_2\ : label is "soft_lutpair288";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_rd_state_reg[0]\ : label is "RD_READ_ADDR:010,RD_READ_DATA:100,RD_WAIT_ADDR:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_rd_state_reg[1]\ : label is "RD_READ_ADDR:010,RD_READ_DATA:100,RD_WAIT_ADDR:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_rd_state_reg[2]\ : label is "RD_READ_ADDR:010,RD_READ_DATA:100,RD_WAIT_ADDR:001";
  attribute SOFT_HLUTNM of \FSM_sequential_axi_wr_state[1]_i_1\ : label is "soft_lutpair286";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_wr_state_reg[0]\ : label is "WR_WRITE_ADDR:01,WR_WRITE_DATA:10,WR_WRITE_WAIT_BK:11,WR_WAIT_ADDR:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_wr_state_reg[1]\ : label is "WR_WRITE_ADDR:01,WR_WRITE_DATA:10,WR_WRITE_WAIT_BK:11,WR_WAIT_ADDR:00";
  attribute SOFT_HLUTNM of \aa_index_reg[7]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \aa_index_reg[8]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \aa_index_reg[9]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \aa_index_reg[9]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \aa_regs[0][0]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \bk_lm_waddr[29]_i_4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \bk_sm_data[10]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \bk_sm_data[11]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \bk_sm_data[12]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \bk_sm_data[13]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \bk_sm_data[1]_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \bk_sm_data[28]_i_4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \bk_sm_data[29]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \bk_sm_data[2]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \bk_sm_data[3]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \bk_sm_data[4]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \bk_sm_data[5]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \bk_sm_data[6]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \bk_sm_data[7]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \bk_sm_data[8]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \bk_sm_data[9]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \cache_rstart_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of cache_wdone_i_1 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of do_nothing_reg_i_3 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mb_regs[7][0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \mb_regs[7][10]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \mb_regs[7][11]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \mb_regs[7][12]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mb_regs[7][13]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \mb_regs[7][1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mb_regs[7][28]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mb_regs[7][2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mb_regs[7][3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \mb_regs[7][4]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \mb_regs[7][5]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \mb_regs[7][6]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \mb_regs[7][7]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mb_regs[7][8]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mb_regs[7][9]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of next_ss_i_2 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of rd_aa_reg_i_1 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of rd_mb_reg_i_2 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of rd_unsupp_reg_i_1 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \s_rdata[0]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \s_rdata[10]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \s_rdata[11]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \s_rdata[12]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \s_rdata[13]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \s_rdata[14]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \s_rdata[15]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \s_rdata[16]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \s_rdata[17]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \s_rdata[18]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \s_rdata[19]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \s_rdata[1]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \s_rdata[20]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \s_rdata[21]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \s_rdata[22]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \s_rdata[23]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \s_rdata[24]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \s_rdata[25]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \s_rdata[26]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \s_rdata[27]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \s_rdata[28]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \s_rdata[29]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \s_rdata[2]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \s_rdata[30]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \s_rdata[31]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \s_rdata[3]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \s_rdata[4]_INST_0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \s_rdata[5]_INST_0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \s_rdata[6]_INST_0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \s_rdata[7]_INST_0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \s_rdata[8]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \s_rdata[9]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of s_rvalid_INST_0 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of trig_sm_rd_reg_i_2 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of trig_sm_rd_reg_i_3 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of trig_sm_wr_reg_i_1 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of trig_sm_wr_reg_i_2 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of w_grant_i_1 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of wait_rd_data_back_reg_i_4 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of wr_aa_reg_i_2 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of wr_aa_reg_i_3 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of wr_mb_reg_i_2 : label is "soft_lutpair263";
begin
  \FSM_onehot_axi_rd_state_reg[1]_0\(0) <= \^fsm_onehot_axi_rd_state_reg[1]_0\(0);
  \FSM_sequential_axi_wr_state_reg[1]_0\(0) <= \^fsm_sequential_axi_wr_state_reg[1]_0\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  bk_ls_addr(14 downto 0) <= \^bk_ls_addr\(14 downto 0);
  cache_rdone_reg_0 <= \^cache_rdone_reg_0\;
  cache_rstart_reg_0 <= \^cache_rstart_reg_0\;
  \cache_wdata_reg[27]_0\(13 downto 0) <= \^cache_wdata_reg[27]_0\(13 downto 0);
  cache_wstart_reg_0 <= \^cache_wstart_reg_0\;
  cache_wstart_reg_1 <= \^cache_wstart_reg_1\;
  s_awready <= \^s_awready\;
  trig_sm_rd_reg_i_3_0 <= \^trig_sm_rd_reg_i_3_0\;
  trig_sm_wr143_out <= \^trig_sm_wr143_out\;
  wr_mb050_out <= \^wr_mb050_out\;
\/i_\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_req_reg_n_0,
      I1 => w_req_reg_n_0,
      O => r_grant9_out
    );
\FSM_onehot_axi_rd_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F070707070"
    )
        port map (
      I0 => s_arvalid,
      I1 => cc_aa_enable,
      I2 => axi_rd_state(0),
      I3 => s_rready,
      I4 => \^cache_rdone_reg_0\,
      I5 => axi_rd_state_reg(1),
      O => \axi_rd_next_state__0\(0)
    );
\FSM_onehot_axi_rd_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC88CC"
    )
        port map (
      I0 => \FSM_onehot_axi_rd_state[1]_i_2_n_0\,
      I1 => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      I2 => cc_aa_enable,
      I3 => s_arvalid,
      I4 => axi_rd_state(0),
      O => \axi_rd_next_state__0\(1)
    );
\FSM_onehot_axi_rd_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => s_rready,
      I2 => axi_rd_state_reg(1),
      O => \FSM_onehot_axi_rd_state[1]_i_2_n_0\
    );
\FSM_onehot_axi_rd_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC8FFDDBF88AA88"
    )
        port map (
      I0 => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      I1 => s_arvalid,
      I2 => cc_aa_enable,
      I3 => axi_rd_state_reg(1),
      I4 => axi_rd_state(0),
      I5 => \FSM_onehot_axi_rd_state[1]_i_2_n_0\,
      O => \axi_rd_next_state__0\(2)
    );
\FSM_onehot_axi_rd_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => \axi_rd_next_state__0\(0),
      PRE => \cache_strb_reg[3]_1\,
      Q => axi_rd_state(0)
    );
\FSM_onehot_axi_rd_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => \axi_rd_next_state__0\(1),
      Q => \^fsm_onehot_axi_rd_state_reg[1]_0\(0)
    );
\FSM_onehot_axi_rd_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => \axi_rd_next_state__0\(2),
      Q => axi_rd_state_reg(1)
    );
\FSM_sequential_axi_wr_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30AF30A03FA03FA0"
    )
        port map (
      I0 => s_wvalid,
      I1 => cache_wdone_reg_n_0,
      I2 => axi_wr_state_reg(1),
      I3 => axi_wr_state_reg(0),
      I4 => cc_aa_enable,
      I5 => s_awvalid,
      O => \axi_wr_next_state__0\(0)
    );
\FSM_sequential_axi_wr_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74CC"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => axi_wr_state_reg(1),
      I2 => s_awvalid,
      I3 => axi_wr_state_reg(0),
      O => \axi_wr_next_state__0\(1)
    );
\FSM_sequential_axi_wr_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => \axi_wr_next_state__0\(0),
      Q => axi_wr_state_reg(0)
    );
\FSM_sequential_axi_wr_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => \axi_wr_next_state__0\(1),
      Q => axi_wr_state_reg(1)
    );
\aa_index_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[2]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[2]\,
      O => \^bk_ls_addr\(2)
    );
\aa_index_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[3]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[3]\,
      O => \^bk_ls_addr\(3)
    );
\aa_index_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[4]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[4]\,
      O => \^bk_ls_addr\(4)
    );
\aa_index_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[5]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[5]\,
      O => \^bk_ls_addr\(5)
    );
\aa_index_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[6]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[6]\,
      O => \^bk_ls_addr\(6)
    );
\aa_index_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[7]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[7]\,
      O => \^bk_ls_addr\(7)
    );
\aa_index_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F700F7FFF7"
    )
        port map (
      I0 => \cache_waddr_reg_n_0_[8]\,
      I1 => \^cache_wstart_reg_0\,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_rstart_reg_0\,
      I4 => \cache_raddr_reg_n_0_[8]\,
      I5 => \^cache_rdone_reg_0\,
      O => cache_rdone_reg_3(0)
    );
\aa_index_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F808777707F7"
    )
        port map (
      I0 => \cache_waddr_reg_n_0_[9]\,
      I1 => \^cache_wstart_reg_1\,
      I2 => \^cache_rstart_reg_0\,
      I3 => \cache_raddr_reg_n_0_[9]\,
      I4 => \^cache_rdone_reg_0\,
      I5 => \^bk_ls_addr\(8),
      O => cache_rdone_reg_3(1)
    );
\aa_index_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cache_wstart_reg_0\,
      I1 => cache_wdone_reg_n_0,
      O => \^cache_wstart_reg_1\
    );
\aa_index_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^bk_ls_addr\(10),
      I1 => \^bk_ls_addr\(8),
      I2 => \^bk_ls_addr\(9),
      O => cache_rdone_reg_3(2)
    );
\aa_index_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^bk_ls_addr\(11),
      I1 => \^bk_ls_addr\(10),
      I2 => \^bk_ls_addr\(9),
      I3 => \^bk_ls_addr\(8),
      O => cache_rdone_reg_3(3)
    );
\aa_index_reg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^trig_sm_wr143_out\,
      I1 => \^wr_mb050_out\,
      I2 => next_ss,
      O => next_ss_reg_0(0)
    );
\aa_index_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[11]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[11]\,
      O => \^bk_ls_addr\(11)
    );
\aa_index_reg[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[10]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[10]\,
      O => \^bk_ls_addr\(10)
    );
\aa_index_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[9]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[9]\,
      O => \^bk_ls_addr\(9)
    );
\aa_index_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[8]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[8]\,
      O => \^bk_ls_addr\(8)
    );
\aa_regs[0][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \^cache_wdata_reg[27]_0\(0),
      O => bk_ls_wdata(0)
    );
\bk_lm_waddr[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55051101"
    )
        port map (
      I0 => bk_ss_valid,
      I1 => \^cache_rstart_reg_0\,
      I2 => \^cache_wstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_rdone_reg_0\,
      O => bk_valid_reg
    );
\bk_sm_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[0]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[0]\,
      O => \^bk_ls_addr\(0)
    );
\bk_sm_data[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[10]\,
      O => bk_ls_wdata(10)
    );
\bk_sm_data[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[11]\,
      O => bk_ls_wdata(11)
    );
\bk_sm_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[12]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[12]\,
      O => \^bk_ls_addr\(12)
    );
\bk_sm_data[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[12]\,
      O => bk_ls_wdata(12)
    );
\bk_sm_data[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[13]\,
      O => bk_ls_wdata(13)
    );
\bk_sm_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \^bk_ls_addr\(14),
      I1 => \bk_sm_data_reg[14]\,
      I2 => \^cache_wstart_reg_1\,
      I3 => \cache_wdata_reg_n_0_[14]\,
      I4 => \bk_sm_data_reg[14]_0\,
      I5 => \bk_sm_data_reg[14]_1\(0),
      O => \cache_wdata_reg[14]_0\
    );
\bk_sm_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[14]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[14]\,
      O => \^bk_ls_addr\(14)
    );
\bk_sm_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[1]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[1]\,
      O => \^bk_ls_addr\(1)
    );
\bk_sm_data[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[1]\,
      O => bk_ls_wdata(1)
    );
\bk_sm_data[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[28]\,
      O => bk_ls_wdata(14)
    );
\bk_sm_data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bk_sm_data_reg[14]\,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[29]\,
      O => \cache_strb_reg[1]_0\
    );
\bk_sm_data[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[2]\,
      O => bk_ls_wdata(2)
    );
\bk_sm_data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \^q\(2),
      I1 => \bk_sm_data_reg[14]\,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[30]\,
      O => \cache_strb_reg[2]_0\
    );
\bk_sm_data[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \^q\(3),
      I1 => \bk_sm_data_reg[14]\,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[31]\,
      O => \cache_strb_reg[3]_0\
    );
\bk_sm_data[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[3]\,
      O => bk_ls_wdata(3)
    );
\bk_sm_data[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[4]\,
      O => bk_ls_wdata(4)
    );
\bk_sm_data[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[5]\,
      O => bk_ls_wdata(5)
    );
\bk_sm_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[6]\,
      O => bk_ls_wdata(6)
    );
\bk_sm_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[7]\,
      O => bk_ls_wdata(7)
    );
\bk_sm_data[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[8]\,
      O => bk_ls_wdata(8)
    );
\bk_sm_data[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \cache_wdata_reg_n_0_[9]\,
      O => bk_ls_wdata(9)
    );
\cache_raddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(0),
      Q => \cache_raddr_reg_n_0_[0]\
    );
\cache_raddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(10),
      Q => \cache_raddr_reg_n_0_[10]\
    );
\cache_raddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(11),
      Q => \cache_raddr_reg_n_0_[11]\
    );
\cache_raddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(12),
      Q => \cache_raddr_reg_n_0_[12]\
    );
\cache_raddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(13),
      Q => \cache_raddr_reg_n_0_[13]\
    );
\cache_raddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(14),
      Q => \cache_raddr_reg_n_0_[14]\
    );
\cache_raddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(1),
      Q => \cache_raddr_reg_n_0_[1]\
    );
\cache_raddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(2),
      Q => \cache_raddr_reg_n_0_[2]\
    );
\cache_raddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(3),
      Q => \cache_raddr_reg_n_0_[3]\
    );
\cache_raddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(4),
      Q => \cache_raddr_reg_n_0_[4]\
    );
\cache_raddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(5),
      Q => \cache_raddr_reg_n_0_[5]\
    );
\cache_raddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(6),
      Q => \cache_raddr_reg_n_0_[6]\
    );
\cache_raddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(7),
      Q => \cache_raddr_reg_n_0_[7]\
    );
\cache_raddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(8),
      Q => \cache_raddr_reg_n_0_[8]\
    );
\cache_raddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_araddr(9),
      Q => \cache_raddr_reg_n_0_[9]\
    );
\cache_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(0),
      Q => cache_rdata(0)
    );
\cache_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(10),
      Q => cache_rdata(10)
    );
\cache_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(11),
      Q => cache_rdata(11)
    );
\cache_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(12),
      Q => cache_rdata(12)
    );
\cache_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(13),
      Q => cache_rdata(13)
    );
\cache_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(14),
      Q => cache_rdata(14)
    );
\cache_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(15),
      Q => cache_rdata(15)
    );
\cache_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(16),
      Q => cache_rdata(16)
    );
\cache_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(17),
      Q => cache_rdata(17)
    );
\cache_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(18),
      Q => cache_rdata(18)
    );
\cache_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(19),
      Q => cache_rdata(19)
    );
\cache_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(1),
      Q => cache_rdata(1)
    );
\cache_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(20),
      Q => cache_rdata(20)
    );
\cache_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(21),
      Q => cache_rdata(21)
    );
\cache_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(22),
      Q => cache_rdata(22)
    );
\cache_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(23),
      Q => cache_rdata(23)
    );
\cache_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(24),
      Q => cache_rdata(24)
    );
\cache_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(25),
      Q => cache_rdata(25)
    );
\cache_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(26),
      Q => cache_rdata(26)
    );
\cache_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(27),
      Q => cache_rdata(27)
    );
\cache_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(28),
      Q => cache_rdata(28)
    );
\cache_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(29),
      Q => cache_rdata(29)
    );
\cache_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(2),
      Q => cache_rdata(2)
    );
\cache_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(30),
      Q => cache_rdata(30)
    );
\cache_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(31),
      Q => cache_rdata(31)
    );
\cache_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(3),
      Q => cache_rdata(3)
    );
\cache_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(4),
      Q => cache_rdata(4)
    );
\cache_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(5),
      Q => cache_rdata(5)
    );
\cache_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(6),
      Q => cache_rdata(6)
    );
\cache_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(7),
      Q => cache_rdata(7)
    );
\cache_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(8),
      Q => cache_rdata(8)
    );
\cache_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => E(0),
      CLR => \cache_strb_reg[3]_1\,
      D => D(9),
      Q => cache_rdata(9)
    );
cache_rdone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFEF00FF00"
    )
        port map (
      I0 => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      I1 => axi_rd_state(0),
      I2 => s_rready,
      I3 => \^cache_rdone_reg_0\,
      I4 => axi_rd_state_reg(1),
      I5 => E(0),
      O => cache_rdone_i_1_n_0
    );
cache_rdone_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => cache_rdone_i_1_n_0,
      Q => \^cache_rdone_reg_0\
    );
\cache_rstart_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4544CCCC"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \^cache_rstart_reg_0\,
      I2 => \^cache_wstart_reg_0\,
      I3 => r_grant,
      I4 => axi_rd_state_reg(1),
      O => \cache_rstart_i_1__0_n_0\
    );
cache_rstart_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => \cache_rstart_i_1__0_n_0\,
      Q => \^cache_rstart_reg_0\
    );
\cache_strb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wstrb(0),
      Q => \^q\(0)
    );
\cache_strb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wstrb(1),
      Q => \^q\(1)
    );
\cache_strb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wstrb(2),
      Q => \^q\(2)
    );
\cache_strb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wstrb(3),
      Q => \^q\(3)
    );
\cache_waddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(0),
      Q => \cache_waddr_reg_n_0_[0]\
    );
\cache_waddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(10),
      Q => \cache_waddr_reg_n_0_[10]\
    );
\cache_waddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(11),
      Q => \cache_waddr_reg_n_0_[11]\
    );
\cache_waddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(12),
      Q => \cache_waddr_reg_n_0_[12]\
    );
\cache_waddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(13),
      Q => \cache_waddr_reg_n_0_[13]\
    );
\cache_waddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(14),
      Q => \cache_waddr_reg_n_0_[14]\
    );
\cache_waddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(1),
      Q => \cache_waddr_reg_n_0_[1]\
    );
\cache_waddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(2),
      Q => \cache_waddr_reg_n_0_[2]\
    );
\cache_waddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(3),
      Q => \cache_waddr_reg_n_0_[3]\
    );
\cache_waddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(4),
      Q => \cache_waddr_reg_n_0_[4]\
    );
\cache_waddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(5),
      Q => \cache_waddr_reg_n_0_[5]\
    );
\cache_waddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(6),
      Q => \cache_waddr_reg_n_0_[6]\
    );
\cache_waddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(7),
      Q => \cache_waddr_reg_n_0_[7]\
    );
\cache_waddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(8),
      Q => \cache_waddr_reg_n_0_[8]\
    );
\cache_waddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^s_awready\,
      CLR => \cache_strb_reg[3]_1\,
      D => s_awaddr(9),
      Q => \cache_waddr_reg_n_0_[9]\
    );
\cache_wdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(0),
      Q => \^cache_wdata_reg[27]_0\(0)
    );
\cache_wdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(10),
      Q => \cache_wdata_reg_n_0_[10]\
    );
\cache_wdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(11),
      Q => \cache_wdata_reg_n_0_[11]\
    );
\cache_wdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(12),
      Q => \cache_wdata_reg_n_0_[12]\
    );
\cache_wdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(13),
      Q => \cache_wdata_reg_n_0_[13]\
    );
\cache_wdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(14),
      Q => \cache_wdata_reg_n_0_[14]\
    );
\cache_wdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(15),
      Q => \^cache_wdata_reg[27]_0\(1)
    );
\cache_wdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(16),
      Q => \^cache_wdata_reg[27]_0\(2)
    );
\cache_wdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(17),
      Q => \^cache_wdata_reg[27]_0\(3)
    );
\cache_wdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(18),
      Q => \^cache_wdata_reg[27]_0\(4)
    );
\cache_wdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(19),
      Q => \^cache_wdata_reg[27]_0\(5)
    );
\cache_wdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(1),
      Q => \cache_wdata_reg_n_0_[1]\
    );
\cache_wdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(20),
      Q => \^cache_wdata_reg[27]_0\(6)
    );
\cache_wdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(21),
      Q => \^cache_wdata_reg[27]_0\(7)
    );
\cache_wdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(22),
      Q => \^cache_wdata_reg[27]_0\(8)
    );
\cache_wdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(23),
      Q => \^cache_wdata_reg[27]_0\(9)
    );
\cache_wdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(24),
      Q => \^cache_wdata_reg[27]_0\(10)
    );
\cache_wdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(25),
      Q => \^cache_wdata_reg[27]_0\(11)
    );
\cache_wdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(26),
      Q => \^cache_wdata_reg[27]_0\(12)
    );
\cache_wdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(27),
      Q => \^cache_wdata_reg[27]_0\(13)
    );
\cache_wdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(28),
      Q => \cache_wdata_reg_n_0_[28]\
    );
\cache_wdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(29),
      Q => \cache_wdata_reg_n_0_[29]\
    );
\cache_wdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(2),
      Q => \cache_wdata_reg_n_0_[2]\
    );
\cache_wdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(30),
      Q => \cache_wdata_reg_n_0_[30]\
    );
\cache_wdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(31),
      Q => \cache_wdata_reg_n_0_[31]\
    );
\cache_wdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(3),
      Q => \cache_wdata_reg_n_0_[3]\
    );
\cache_wdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(4),
      Q => \cache_wdata_reg_n_0_[4]\
    );
\cache_wdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(5),
      Q => \cache_wdata_reg_n_0_[5]\
    );
\cache_wdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(6),
      Q => \cache_wdata_reg_n_0_[6]\
    );
\cache_wdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(7),
      Q => \cache_wdata_reg_n_0_[7]\
    );
\cache_wdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(8),
      Q => \cache_wdata_reg_n_0_[8]\
    );
\cache_wdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \^fsm_sequential_axi_wr_state_reg[1]_0\(0),
      CLR => \cache_strb_reg[3]_1\,
      D => s_wdata(9),
      Q => \cache_wdata_reg_n_0_[9]\
    );
cache_wdone_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F2A"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => axi_wr_state_reg(0),
      I2 => axi_wr_state_reg(1),
      I3 => cache_wdone_reg_3,
      O => cache_wdone_i_1_n_0
    );
cache_wdone_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => cache_wdone_i_1_n_0,
      Q => cache_wdone_reg_n_0
    );
\cache_wstart_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F2F0F0F0F0F0"
    )
        port map (
      I0 => axi_wr_state_reg(0),
      I1 => \^cache_rstart_reg_0\,
      I2 => \^cache_wstart_reg_0\,
      I3 => w_grant,
      I4 => cache_wdone_reg_n_0,
      I5 => axi_wr_state_reg(1),
      O => \cache_wstart_i_1__0_n_0\
    );
cache_wstart_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => \cache_wstart_i_1__0_n_0\,
      Q => \^cache_wstart_reg_0\
    );
do_nothing_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010101FFFFFF01"
    )
        port map (
      I0 => do_nothing_reg_i_3_n_0,
      I1 => \^trig_sm_rd_reg_i_3_0\,
      I2 => \^trig_sm_wr143_out\,
      I3 => do_nothing_reg,
      I4 => do_nothing_reg_0,
      I5 => do_nothing1,
      O => next_ss_reg
    );
do_nothing_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => next_ss,
      I1 => \^cache_rdone_reg_0\,
      I2 => \^cache_rstart_reg_0\,
      O => do_nothing_reg_i_3_n_0
    );
\first_ss_tuser[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044444440"
    )
        port map (
      I0 => \first_ss_tdata_reg[0]\(0),
      I1 => \first_ss_tdata_reg[0]_0\,
      I2 => bk_ss_valid,
      I3 => \^cache_rstart_reg_0\,
      I4 => \^cache_wstart_reg_1\,
      I5 => \^cache_rdone_reg_0\,
      O => \FSM_sequential_axi_state_reg[2]\(0)
    );
\mb_regs[7][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(0),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(0),
      O => next_ss_reg_1(0)
    );
\mb_regs[7][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(10),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[10]\,
      O => next_ss_reg_1(10)
    );
\mb_regs[7][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(11),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[11]\,
      O => next_ss_reg_1(11)
    );
\mb_regs[7][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(12),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[12]\,
      O => next_ss_reg_1(12)
    );
\mb_regs[7][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(13),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[13]\,
      O => next_ss_reg_1(13)
    );
\mb_regs[7][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(14),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[14]\,
      O => next_ss_reg_1(14)
    );
\mb_regs[7][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(15),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(1),
      O => next_ss_reg_1(15)
    );
\mb_regs[7][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFBFFFFFFFBFFF"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \^q\(1),
      I3 => wr_mb,
      I4 => next_ss,
      I5 => \mb_regs_reg[7][31]\(0),
      O => cache_wdone_reg_2
    );
\mb_regs[7][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(16),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(2),
      O => next_ss_reg_1(16)
    );
\mb_regs[7][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(17),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(3),
      O => next_ss_reg_1(17)
    );
\mb_regs[7][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(18),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(4),
      O => next_ss_reg_1(18)
    );
\mb_regs[7][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(19),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(5),
      O => next_ss_reg_1(19)
    );
\mb_regs[7][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(1),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[1]\,
      O => next_ss_reg_1(1)
    );
\mb_regs[7][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(20),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(6),
      O => next_ss_reg_1(20)
    );
\mb_regs[7][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(21),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(7),
      O => next_ss_reg_1(21)
    );
\mb_regs[7][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(22),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(8),
      O => next_ss_reg_1(22)
    );
\mb_regs[7][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(23),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(9),
      O => next_ss_reg_1(23)
    );
\mb_regs[7][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFBFFFFFFFBFFF"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \^q\(2),
      I3 => wr_mb,
      I4 => next_ss,
      I5 => \mb_regs_reg[7][31]\(1),
      O => cache_wdone_reg_1
    );
\mb_regs[7][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(24),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(10),
      O => next_ss_reg_1(24)
    );
\mb_regs[7][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(25),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(11),
      O => next_ss_reg_1(25)
    );
\mb_regs[7][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(26),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(12),
      O => next_ss_reg_1(26)
    );
\mb_regs[7][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(27),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \^cache_wdata_reg[27]_0\(13),
      O => next_ss_reg_1(27)
    );
\mb_regs[7][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(28),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[28]\,
      O => next_ss_reg_1(28)
    );
\mb_regs[7][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(29),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[29]\,
      O => next_ss_reg_1(29)
    );
\mb_regs[7][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(2),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[2]\,
      O => next_ss_reg_1(2)
    );
\mb_regs[7][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(30),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[30]\,
      O => next_ss_reg_1(30)
    );
\mb_regs[7][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(31),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[31]\,
      O => next_ss_reg_1(31)
    );
\mb_regs[7][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFBFFFFFFFBFFF"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \^q\(3),
      I3 => wr_mb,
      I4 => next_ss,
      I5 => \mb_regs_reg[7][31]\(2),
      O => cache_wdone_reg_0
    );
\mb_regs[7][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(3),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[3]\,
      O => next_ss_reg_1(3)
    );
\mb_regs[7][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(4),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[4]\,
      O => next_ss_reg_1(4)
    );
\mb_regs[7][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(5),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[5]\,
      O => next_ss_reg_1(5)
    );
\mb_regs[7][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(6),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[6]\,
      O => next_ss_reg_1(6)
    );
\mb_regs[7][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(7),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[7]\,
      O => next_ss_reg_1(7)
    );
\mb_regs[7][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cache_wdone_reg_n_0,
      I1 => \^cache_wstart_reg_0\,
      I2 => \^q\(0),
      O => bk_ls_wstrb(0)
    );
\mb_regs[7][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(8),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[8]\,
      O => next_ss_reg_1(8)
    );
\mb_regs[7][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mb_regs_reg[1][31]\(9),
      I1 => next_ss,
      I2 => cache_wdone_reg_n_0,
      I3 => \^cache_wstart_reg_0\,
      I4 => \cache_wdata_reg_n_0_[9]\,
      O => next_ss_reg_1(9)
    );
next_ss_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_wdone_reg_n_0,
      I2 => \^cache_wstart_reg_0\,
      I3 => \^cache_rstart_reg_0\,
      O => bk_ls_valid
    );
r_grant_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => r_grant9_out,
      Q => r_grant
    );
r_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => axi_rd_state_reg(1),
      I1 => \^cache_rstart_reg_0\,
      I2 => \^cache_wstart_reg_0\,
      I3 => r_grant,
      I4 => \^fsm_onehot_axi_rd_state_reg[1]_0\(0),
      I5 => r_req_reg_n_0,
      O => r_req_i_1_n_0
    );
r_req_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => r_req_i_1_n_0,
      Q => r_req_reg_n_0
    );
rd_aa_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^trig_sm_wr143_out\,
      I1 => \^cache_rdone_reg_0\,
      I2 => \^cache_rstart_reg_0\,
      I3 => next_ss,
      I4 => \^wr_mb050_out\,
      O => cache_rdone_reg_1
    );
rd_mb_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => rd_mb_reg_i_3_n_0,
      I1 => \^bk_ls_addr\(5),
      I2 => \^bk_ls_addr\(8),
      I3 => \^bk_ls_addr\(13),
      I4 => \^bk_ls_addr\(7),
      I5 => \^bk_ls_addr\(6),
      O => \^wr_mb050_out\
    );
rd_mb_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^wr_mb050_out\,
      I1 => next_ss,
      I2 => \^cache_rstart_reg_0\,
      I3 => \^cache_rdone_reg_0\,
      O => next_ss_reg_2
    );
rd_mb_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^bk_ls_addr\(11),
      I1 => \^bk_ls_addr\(14),
      I2 => \^bk_ls_addr\(10),
      I3 => \^bk_ls_addr\(9),
      I4 => \^bk_ls_addr\(12),
      O => rd_mb_reg_i_3_n_0
    );
rd_mb_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40EF404040404040"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \cache_raddr_reg_n_0_[13]\,
      I2 => \^cache_rstart_reg_0\,
      I3 => cache_wdone_reg_n_0,
      I4 => \^cache_wstart_reg_0\,
      I5 => \cache_waddr_reg_n_0_[13]\,
      O => \^bk_ls_addr\(13)
    );
rd_unsupp_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^trig_sm_wr143_out\,
      I1 => \^trig_sm_rd_reg_i_3_0\,
      I2 => next_ss,
      I3 => \^cache_rstart_reg_0\,
      I4 => \^cache_rdone_reg_0\,
      O => next_ss_reg_3
    );
s_awready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_wr_state_reg(0),
      I1 => axi_wr_state_reg(1),
      O => \^s_awready\
    );
\s_rdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(0),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(0)
    );
\s_rdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(10),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(10)
    );
\s_rdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(11),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(11)
    );
\s_rdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(12),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(12)
    );
\s_rdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(13),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(13)
    );
\s_rdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(14),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(14)
    );
\s_rdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(15),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(15)
    );
\s_rdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(16),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(16)
    );
\s_rdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(17),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(17)
    );
\s_rdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(18),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(18)
    );
\s_rdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(19),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(19)
    );
\s_rdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(1),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(1)
    );
\s_rdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(20),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(20)
    );
\s_rdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(21),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(21)
    );
\s_rdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(22),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(22)
    );
\s_rdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(23),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(23)
    );
\s_rdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(24),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(24)
    );
\s_rdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(25),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(25)
    );
\s_rdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(26),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(26)
    );
\s_rdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(27),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(27)
    );
\s_rdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(28),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(28)
    );
\s_rdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(29),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(29)
    );
\s_rdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(2),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(2)
    );
\s_rdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(30),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(30)
    );
\s_rdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(31),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(31)
    );
\s_rdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(3),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(3)
    );
\s_rdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(4),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(4)
    );
\s_rdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(5),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(5)
    );
\s_rdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(6),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(6)
    );
\s_rdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(7),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(7)
    );
\s_rdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(8),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(8)
    );
\s_rdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => cache_rdata(9),
      I2 => axi_rd_state_reg(1),
      O => s_rdata(9)
    );
s_rvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => axi_rd_state_reg(1),
      O => s_rvalid
    );
s_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_wr_state_reg(1),
      I1 => axi_wr_state_reg(0),
      O => \^fsm_sequential_axi_wr_state_reg[1]_0\(0)
    );
trig_sm_rd_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trig_sm_rd_reg_i_3_n_0,
      O => trig_sm_wr0
    );
trig_sm_rd_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => trig_sm_rd_reg_i_3_n_0,
      I1 => \^cache_rdone_reg_0\,
      I2 => \^cache_rstart_reg_0\,
      I3 => next_ss,
      I4 => \^wr_mb050_out\,
      O => cache_rdone_reg_4
    );
trig_sm_rd_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^bk_ls_addr\(13),
      I1 => \^bk_ls_addr\(14),
      I2 => \^bk_ls_addr\(12),
      O => trig_sm_rd_reg_i_3_n_0
    );
trig_sm_wr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^wr_mb050_out\,
      I1 => trig_sm_rd_reg_i_3_n_0,
      O => \^trig_sm_rd_reg_i_3_0\
    );
trig_sm_wr_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \^trig_sm_rd_reg_i_3_0\,
      I1 => \^cache_rstart_reg_0\,
      I2 => \^cache_rdone_reg_0\,
      I3 => next_ss,
      O => cache_rstart_reg_2
    );
w_grant_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"C"
    )
        port map (
      I0 => r_req_reg_n_0,
      I1 => w_req_reg_n_0,
      O => w_grant_i_1_n_0
    );
w_grant_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => w_grant_i_1_n_0,
      Q => w_grant
    );
w_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF55550000"
    )
        port map (
      I0 => axi_wr_state_reg(0),
      I1 => \^cache_rstart_reg_0\,
      I2 => \^cache_wstart_reg_0\,
      I3 => w_grant,
      I4 => axi_wr_state_reg(1),
      I5 => w_req_reg_n_0,
      O => w_req_i_1_n_0
    );
w_req_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \cache_strb_reg[3]_1\,
      D => w_req_i_1_n_0,
      Q => w_req_reg_n_0
    );
wait_rd_data_back_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^cache_rdone_reg_0\,
      I1 => \^cache_rstart_reg_0\,
      I2 => next_ss,
      O => cache_rdone_reg_2
    );
wr_aa_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_mb_reg_i_3_n_0,
      I1 => wr_aa_reg_i_3_n_0,
      I2 => \^bk_ls_addr\(8),
      I3 => \^bk_ls_addr\(5),
      I4 => \^bk_ls_addr\(4),
      I5 => \^bk_ls_addr\(3),
      O => \^trig_sm_wr143_out\
    );
wr_aa_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000202"
    )
        port map (
      I0 => \^trig_sm_wr143_out\,
      I1 => \^wr_mb050_out\,
      I2 => next_ss,
      I3 => \^cache_rdone_reg_0\,
      I4 => \^cache_rstart_reg_0\,
      O => next_ss_reg_4
    );
wr_aa_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^bk_ls_addr\(14),
      I1 => \^bk_ls_addr\(13),
      I2 => \^bk_ls_addr\(6),
      I3 => \^bk_ls_addr\(7),
      O => wr_aa_reg_i_3_n_0
    );
wr_mb_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAA"
    )
        port map (
      I0 => wr_mb_reg,
      I1 => \^cache_rstart_reg_0\,
      I2 => \^cache_rdone_reg_0\,
      I3 => \^wr_mb050_out\,
      I4 => next_ss,
      O => cache_rstart_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_axis_master is
  port (
    bk_sm_ready : out STD_LOGIC;
    aa_as_tvalid : out STD_LOGIC;
    aa_as_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aa_as_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axis_clk : in STD_LOGIC;
    \axis_tdata_reg[31]_0\ : in STD_LOGIC;
    as_aa_tready : in STD_LOGIC;
    bk_sm_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axis_tuser_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_axis_master : entity is "axis_master";
end design_1_ps_axil_0_0_axis_master;

architecture STRUCTURE of design_1_ps_axil_0_0_axis_master is
  signal \^aa_as_tvalid\ : STD_LOGIC;
  signal axis_next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axis_next_state__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_state_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axis_tdata[31]_i_1_n_0\ : STD_LOGIC;
  signal axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal bk_ready_reg_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_axis_state[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \FSM_onehot_axis_state[2]_i_1\ : label is "soft_lutpair307";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_axis_state_reg[0]\ : label is "AXIS_WAIT_BACKEND:001,AXIS_SEND_DATA:010,AXIS_SEND_BK_RDY:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axis_state_reg[1]\ : label is "AXIS_WAIT_BACKEND:001,AXIS_SEND_DATA:010,AXIS_SEND_BK_RDY:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axis_state_reg[2]\ : label is "AXIS_WAIT_BACKEND:001,AXIS_SEND_DATA:010,AXIS_SEND_BK_RDY:100";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair306";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of bk_ready_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of bk_ready_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of bk_ready_reg_i_1 : label is "soft_lutpair306";
begin
  aa_as_tvalid <= \^aa_as_tvalid\;
\FSM_onehot_axis_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8F8"
    )
        port map (
      I0 => bk_sm_valid,
      I1 => axis_state(0),
      I2 => axis_state_reg(0),
      I3 => as_aa_tready,
      O => axis_next_state(0)
    );
\FSM_onehot_axis_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF04400"
    )
        port map (
      I0 => bk_sm_valid,
      I1 => axis_state(0),
      I2 => as_aa_tready,
      I3 => axis_state_reg(1),
      I4 => axis_state_reg(0),
      O => axis_next_state(1)
    );
\FSM_onehot_axis_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => \axis_next_state__0\(0),
      PRE => \axis_tdata_reg[31]_0\,
      Q => axis_state(0)
    );
\FSM_onehot_axis_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \axis_tdata_reg[31]_0\,
      D => axis_next_state(0),
      Q => axis_state_reg(0)
    );
\FSM_onehot_axis_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \axis_tdata_reg[31]_0\,
      D => axis_next_state(1),
      Q => axis_state_reg(1)
    );
\__0/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => axis_state_reg(1),
      I1 => bk_sm_valid,
      I2 => axis_state(0),
      I3 => axis_state_reg(0),
      I4 => as_aa_tready,
      O => \axis_next_state__0\(0)
    );
\axis_tdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57020202"
    )
        port map (
      I0 => axis_state_reg(0),
      I1 => axis_state_reg(1),
      I2 => as_aa_tready,
      I3 => axis_state(0),
      I4 => bk_sm_valid,
      O => \axis_tdata[31]_i_1_n_0\
    );
\axis_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(0),
      Q => aa_as_tdata(0)
    );
\axis_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(10),
      Q => aa_as_tdata(10)
    );
\axis_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(11),
      Q => aa_as_tdata(11)
    );
\axis_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(12),
      Q => aa_as_tdata(12)
    );
\axis_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(13),
      Q => aa_as_tdata(13)
    );
\axis_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(14),
      Q => aa_as_tdata(14)
    );
\axis_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(15),
      Q => aa_as_tdata(15)
    );
\axis_tdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(16),
      Q => aa_as_tdata(16)
    );
\axis_tdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(17),
      Q => aa_as_tdata(17)
    );
\axis_tdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(18),
      Q => aa_as_tdata(18)
    );
\axis_tdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(19),
      Q => aa_as_tdata(19)
    );
\axis_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(1),
      Q => aa_as_tdata(1)
    );
\axis_tdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(20),
      Q => aa_as_tdata(20)
    );
\axis_tdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(21),
      Q => aa_as_tdata(21)
    );
\axis_tdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(22),
      Q => aa_as_tdata(22)
    );
\axis_tdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(23),
      Q => aa_as_tdata(23)
    );
\axis_tdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(24),
      Q => aa_as_tdata(24)
    );
\axis_tdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(25),
      Q => aa_as_tdata(25)
    );
\axis_tdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(26),
      Q => aa_as_tdata(26)
    );
\axis_tdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(27),
      Q => aa_as_tdata(27)
    );
\axis_tdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(28),
      Q => aa_as_tdata(28)
    );
\axis_tdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(29),
      Q => aa_as_tdata(29)
    );
\axis_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(2),
      Q => aa_as_tdata(2)
    );
\axis_tdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(30),
      Q => aa_as_tdata(30)
    );
\axis_tdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(31),
      Q => aa_as_tdata(31)
    );
\axis_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(3),
      Q => aa_as_tdata(3)
    );
\axis_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(4),
      Q => aa_as_tdata(4)
    );
\axis_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(5),
      Q => aa_as_tdata(5)
    );
\axis_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(6),
      Q => aa_as_tdata(6)
    );
\axis_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(7),
      Q => aa_as_tdata(7)
    );
\axis_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(8),
      Q => aa_as_tdata(8)
    );
\axis_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => D(9),
      Q => aa_as_tdata(9)
    );
\axis_tuser_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => \axis_tuser_reg[1]_0\(0),
      Q => aa_as_tuser(0)
    );
\axis_tuser_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \axis_tdata[31]_i_1_n_0\,
      CLR => \axis_tdata_reg[31]_0\,
      D => \axis_tuser_reg[1]_0\(1),
      Q => aa_as_tuser(1)
    );
axis_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FBB5F57020202"
    )
        port map (
      I0 => axis_state_reg(0),
      I1 => axis_state_reg(1),
      I2 => as_aa_tready,
      I3 => axis_state(0),
      I4 => bk_sm_valid,
      I5 => \^aa_as_tvalid\,
      O => axis_tvalid_i_1_n_0
    );
axis_tvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \axis_tdata_reg[31]_0\,
      D => axis_tvalid_i_1_n_0,
      Q => \^aa_as_tvalid\
    );
bk_ready_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => axis_state_reg(1),
      G => bk_ready_reg_i_1_n_0,
      GE => '1',
      Q => bk_sm_ready
    );
bk_ready_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => axis_state(0),
      I1 => axis_state_reg(1),
      O => bk_ready_reg_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_axis_slave is
  port (
    aa_as_tready : out STD_LOGIC;
    bk_ss_valid : out STD_LOGIC;
    axis_rst_n_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bk_user_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axis_clk : in STD_LOGIC;
    bk_ss_ready : in STD_LOGIC;
    as_aa_tvalid : in STD_LOGIC;
    axis_rst_n : in STD_LOGIC;
    as_aa_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    as_aa_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_axis_slave : entity is "axis_slave";
end design_1_ps_axil_0_0_axis_slave;

architecture STRUCTURE of design_1_ps_axil_0_0_axis_slave is
  signal axis_next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axis_next_state__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axis_rst_n_0\ : STD_LOGIC;
  signal axis_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_state_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axis_tready_reg_i_1_n_0 : STD_LOGIC;
  signal \bk_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \^bk_ss_valid\ : STD_LOGIC;
  signal bk_valid_i_1_n_0 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_axis_state_reg[0]\ : label is "AXIS_WAIT_FRONTEND:001,AXIS_WAIT_BACKEND:010,AXIS_SEND_TREADY:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axis_state_reg[1]\ : label is "AXIS_WAIT_FRONTEND:001,AXIS_WAIT_BACKEND:010,AXIS_SEND_TREADY:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axis_state_reg[2]\ : label is "AXIS_WAIT_FRONTEND:001,AXIS_WAIT_BACKEND:010,AXIS_SEND_TREADY:100";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of axis_tready_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of axis_tready_reg : label is "VCC:GE GND:CLR";
begin
  axis_rst_n_0 <= \^axis_rst_n_0\;
  bk_ss_valid <= \^bk_ss_valid\;
\FSM_onehot_axis_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F040FF40"
    )
        port map (
      I0 => \^bk_ss_valid\,
      I1 => as_aa_tvalid,
      I2 => axis_state(0),
      I3 => axis_state_reg(0),
      I4 => bk_ss_ready,
      O => axis_next_state(0)
    );
\FSM_onehot_axis_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00B0B00000"
    )
        port map (
      I0 => \^bk_ss_valid\,
      I1 => as_aa_tvalid,
      I2 => axis_state(0),
      I3 => bk_ss_ready,
      I4 => axis_state_reg(1),
      I5 => axis_state_reg(0),
      O => axis_next_state(1)
    );
\FSM_onehot_axis_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      D => \axis_next_state__0\(0),
      PRE => \^axis_rst_n_0\,
      Q => axis_state(0)
    );
\FSM_onehot_axis_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => axis_next_state(0),
      Q => axis_state_reg(0)
    );
\FSM_onehot_axis_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => axis_next_state(1),
      Q => axis_state_reg(1)
    );
\__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBAAFFAAFBAA"
    )
        port map (
      I0 => axis_state_reg(1),
      I1 => as_aa_tvalid,
      I2 => \^bk_ss_valid\,
      I3 => axis_state(0),
      I4 => axis_state_reg(0),
      I5 => bk_ss_ready,
      O => \axis_next_state__0\(0)
    );
\axis_tdata[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axis_rst_n,
      O => \^axis_rst_n_0\
    );
axis_tready_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => axis_state_reg(1),
      G => axis_tready_reg_i_1_n_0,
      GE => '1',
      Q => aa_as_tready
    );
axis_tready_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => axis_state(0),
      I1 => axis_state_reg(1),
      O => axis_tready_reg_i_1_n_0
    );
\bk_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020257020202"
    )
        port map (
      I0 => axis_state_reg(0),
      I1 => axis_state_reg(1),
      I2 => bk_ss_ready,
      I3 => axis_state(0),
      I4 => as_aa_tvalid,
      I5 => \^bk_ss_valid\,
      O => \bk_data[31]_i_1_n_0\
    );
\bk_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(0),
      Q => Q(0)
    );
\bk_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(10),
      Q => Q(10)
    );
\bk_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(11),
      Q => Q(11)
    );
\bk_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(12),
      Q => Q(12)
    );
\bk_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(13),
      Q => Q(13)
    );
\bk_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(14),
      Q => Q(14)
    );
\bk_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(15),
      Q => Q(15)
    );
\bk_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(16),
      Q => Q(16)
    );
\bk_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(17),
      Q => Q(17)
    );
\bk_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(18),
      Q => Q(18)
    );
\bk_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(19),
      Q => Q(19)
    );
\bk_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(1),
      Q => Q(1)
    );
\bk_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(20),
      Q => Q(20)
    );
\bk_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(21),
      Q => Q(21)
    );
\bk_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(22),
      Q => Q(22)
    );
\bk_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(23),
      Q => Q(23)
    );
\bk_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(24),
      Q => Q(24)
    );
\bk_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(25),
      Q => Q(25)
    );
\bk_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(26),
      Q => Q(26)
    );
\bk_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(27),
      Q => Q(27)
    );
\bk_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(28),
      Q => Q(28)
    );
\bk_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(29),
      Q => Q(29)
    );
\bk_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(2),
      Q => Q(2)
    );
\bk_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(30),
      Q => Q(30)
    );
\bk_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(31),
      Q => Q(31)
    );
\bk_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(3),
      Q => Q(3)
    );
\bk_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(4),
      Q => Q(4)
    );
\bk_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(5),
      Q => Q(5)
    );
\bk_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(6),
      Q => Q(6)
    );
\bk_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(7),
      Q => Q(7)
    );
\bk_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(8),
      Q => Q(8)
    );
\bk_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tdata(9),
      Q => Q(9)
    );
\bk_user_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tuser(0),
      Q => \bk_user_reg[1]_0\(0)
    );
\bk_user_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => \bk_data[31]_i_1_n_0\,
      CLR => \^axis_rst_n_0\,
      D => as_aa_tuser(1),
      Q => \bk_user_reg[1]_0\(1)
    );
bk_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB5FBB5F57020202"
    )
        port map (
      I0 => axis_state_reg(0),
      I1 => axis_state_reg(1),
      I2 => bk_ss_ready,
      I3 => axis_state(0),
      I4 => as_aa_tvalid,
      I5 => \^bk_ss_valid\,
      O => bk_valid_i_1_n_0
    );
bk_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => bk_valid_i_1_n_0,
      Q => \^bk_ss_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_coreclk_phase_cnt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    txen_ctl_reg : out STD_LOGIC;
    axis_clk : in STD_LOGIC;
    \clk_seq_reg[0]_0\ : in STD_LOGIC;
    is_ioclk : in STD_LOGIC;
    axi_rdata2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_received_data : in STD_LOGIC;
    txen : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_coreclk_phase_cnt : entity is "fsic_coreclk_phase_cnt";
end design_1_ps_axil_0_0_fsic_coreclk_phase_cnt;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_coreclk_phase_cnt is
  signal clk_seq : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal core_clk_toggle : STD_LOGIC;
  signal core_clk_toggle_i_1_n_0 : STD_LOGIC;
  signal phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal pre_core_clk_toggle : STD_LOGIC;
  signal sync_core_clk_toggle : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \as_is_tdata_buf[31]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of txen_i_1 : label is "soft_lutpair586";
begin
\as_is_tdata_buf[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => phase_cnt(0),
      I1 => phase_cnt(1),
      O => E(0)
    );
\clk_seq_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => sync_core_clk_toggle,
      Q => clk_seq(0)
    );
\clk_seq_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => clk_seq(0),
      Q => clk_seq(1)
    );
\clk_seq_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => clk_seq(1),
      Q => clk_seq(2)
    );
\clk_seq_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => clk_seq(2),
      Q => clk_seq(3)
    );
core_clk_toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => core_clk_toggle,
      O => core_clk_toggle_i_1_n_0
    );
core_clk_toggle_reg: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => core_clk_toggle_i_1_n_0,
      Q => core_clk_toggle
    );
\phase_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFF7"
    )
        port map (
      I0 => clk_seq(1),
      I1 => clk_seq(0),
      I2 => clk_seq(3),
      I3 => clk_seq(2),
      I4 => phase_cnt(0),
      O => \phase_cnt[0]_i_1_n_0\
    );
\phase_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFF7EFF70000"
    )
        port map (
      I0 => clk_seq(2),
      I1 => clk_seq(3),
      I2 => clk_seq(0),
      I3 => clk_seq(1),
      I4 => phase_cnt(0),
      I5 => phase_cnt(1),
      O => \phase_cnt[1]_i_1_n_0\
    );
\phase_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => \phase_cnt[0]_i_1_n_0\,
      Q => phase_cnt(0)
    );
\phase_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => \phase_cnt[1]_i_1_n_0\,
      Q => phase_cnt(1)
    );
pre_core_clk_toggle_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => core_clk_toggle,
      Q => pre_core_clk_toggle
    );
sync_core_clk_toggle_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \clk_seq_reg[0]_0\,
      D => pre_core_clk_toggle,
      Q => sync_core_clk_toggle
    );
txen_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => axi_rdata2(0),
      I1 => rx_received_data,
      I2 => phase_cnt(0),
      I3 => phase_cnt(1),
      I4 => txen,
      O => txen_ctl_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx is
  port (
    axis_rst_n_0 : out STD_LOGIC;
    rx_received_data : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    is_ioclk : in STD_LOGIC;
    \is_as_tready_out_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_rst_n : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal \^axis_rst_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in_0 : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \^rx_received_data\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__11_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal rx_start_i_1_n_0 : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__11_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \is_as_tready_out[0]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \is_as_tready_out[1]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__11\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__11\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__11\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair588";
begin
  axis_rst_n_0 <= \^axis_rst_n_0\;
  rx_received_data <= \^rx_received_data\;
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\is_as_tready_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^rx_received_data\,
      O => D(0)
    );
\is_as_tready_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rx_received_data\,
      I1 => \is_as_tready_out_reg[1]\(0),
      O => D(1)
    );
\r_ptr[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__11_n_0\
    );
\r_ptr[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__11_n_0\
    );
\r_ptr[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__11_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \^axis_rst_n_0\,
      D => \r_ptr[0]_i_1__11_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \^axis_rst_n_0\,
      D => \r_ptr[1]_i_1__11_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \^axis_rst_n_0\,
      D => \r_ptr[2]_i_1__11_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \^axis_rst_n_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \^axis_rst_n_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__11_n_0\,
      O => \rx_shift_reg[3]_i_1__11_n_0\
    );
\rx_shift_reg[3]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__11_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \^axis_rst_n_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \^axis_rst_n_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \^axis_rst_n_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \^axis_rst_n_0\,
      D => \rx_shift_reg[3]_i_1__11_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in_0
    );
rx_start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => rx_start_i_1_n_0
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => rx_start_i_1_n_0,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in_0,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \^axis_rst_n_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => p_0_in(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \^axis_rst_n_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => Q(0)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \^axis_rst_n_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => Q(1)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \^axis_rst_n_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => Q(2)
    );
rx_sync_fifo_valid_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \^axis_rst_n_0\,
      D => \rx_sync_fifo0__0\,
      Q => \^rx_received_data\
    );
\w_ptr[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__11_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__11_n_0\
    );
w_ptr_pre_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axis_rst_n,
      O => \^axis_rst_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \w_ptr_pre_i_1__11_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__11_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_0 is
  port (
    \rx_sync_fifo_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_shift_reg_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_0 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_0;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_0 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__9_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__11_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__9_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__9\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__9\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__9\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair594";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__9_n_0\
    );
\r_ptr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__9_n_0\
    );
\r_ptr[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__9_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[0]_i_1__9_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[1]_i_1__9_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[2]_i_1__9_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_shift_reg_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_shift_reg_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__9_n_0\,
      O => \rx_shift_reg[3]_i_1__9_n_0\
    );
\rx_shift_reg[3]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__9_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__9_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__11_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_i_1__11_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => \rx_sync_fifo_reg[3]_0\(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_sync_fifo_reg[3]_0\(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_sync_fifo_reg[3]_0\(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_sync_fifo_reg[3]_0\(3)
    );
\w_ptr[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__9_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__9_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \w_ptr_pre_i_1__9_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__9_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_1 is
  port (
    \rx_sync_fifo_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_shift_reg_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_1 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_1;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_1 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__10_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__8_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__8\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__8\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__8\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair599";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__8_n_0\
    );
\r_ptr[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__8_n_0\
    );
\r_ptr[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__8_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[0]_i_1__8_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[1]_i_1__8_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[2]_i_1__8_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_shift_reg_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_shift_reg_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__8_n_0\,
      O => \rx_shift_reg[3]_i_1__8_n_0\
    );
\rx_shift_reg[3]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__8_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__8_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__10_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_i_1__10_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => \rx_sync_fifo_reg[3]_0\(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_sync_fifo_reg[3]_0\(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_sync_fifo_reg[3]_0\(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_sync_fifo_reg[3]_0\(3)
    );
\w_ptr[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__8_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__8_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \w_ptr_pre_i_1__8_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__8_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_10 is
  port (
    is_as_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_start_delay_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_10 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_10;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_10 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__5_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__5\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__5\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__5\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair644";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__5_n_0\
    );
\r_ptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__5_n_0\
    );
\r_ptr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__5_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[0]_i_1__5_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[1]_i_1__5_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[2]_i_1__5_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__5_n_0\,
      O => \rx_shift_reg[3]_i_1__5_n_0\
    );
\rx_shift_reg[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__5_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__5_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__1_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_i_1__1_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => is_as_tdata(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => is_as_tdata(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => is_as_tdata(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => is_as_tdata(3)
    );
\w_ptr[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__5_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__5_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \w_ptr_pre_i_1__5_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__5_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_11 is
  port (
    axis_rst_n_0 : out STD_LOGIC;
    is_as_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_start_delay_reg[0]_0\ : in STD_LOGIC;
    axis_rst_n : in STD_LOGIC;
    \w_ptr_reg[2]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_11 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_11;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_11 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal \^axis_rst_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__6_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__6\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__6\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__6\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair649";
begin
  axis_rst_n_0 <= \^axis_rst_n_0\;
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__6_n_0\
    );
\r_ptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__6_n_0\
    );
\r_ptr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__6_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[0]_i_1__6_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[1]_i_1__6_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[2]_i_1__6_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__6_n_0\,
      O => \rx_shift_reg[3]_i_1__6_n_0\
    );
\rx_shift_reg[3]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__6_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__6_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__0_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_i_1__0_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => is_as_tdata(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => is_as_tdata(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => is_as_tdata(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => is_as_tdata(3)
    );
\w_ptr[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__6_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => axis_rst_n,
      I1 => \w_ptr_reg[2]_0\,
      O => \^axis_rst_n_0\
    );
\w_ptr_pre_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__6_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \w_ptr_pre_i_1__6_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \w_ptr[0]_i_1__6_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \^axis_rst_n_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_2 is
  port (
    \rx_sync_fifo_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_shift_reg_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_2 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_2;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_2 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__9_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__7_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__7\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__7\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__7\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair604";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__7_n_0\
    );
\r_ptr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__7_n_0\
    );
\r_ptr[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__7_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[0]_i_1__7_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[1]_i_1__7_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[2]_i_1__7_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_shift_reg_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_shift_reg_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__7_n_0\,
      O => \rx_shift_reg[3]_i_1__7_n_0\
    );
\rx_shift_reg[3]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__7_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__7_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__9_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_i_1__9_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => \rx_sync_fifo_reg[3]_0\(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_sync_fifo_reg[3]_0\(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_sync_fifo_reg[3]_0\(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_sync_fifo_reg[3]_0\(3)
    );
\w_ptr[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__7_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__7_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \w_ptr_pre_i_1__7_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__7_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_3 is
  port (
    is_as_tupsb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_shift_reg_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_3 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_3;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_3 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__10_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__8_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__10_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__10\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__10\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__10\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair609";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__10_n_0\
    );
\r_ptr[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__10_n_0\
    );
\r_ptr[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__10_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[0]_i_1__10_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[1]_i_1__10_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \r_ptr[2]_i_1__10_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_shift_reg_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_shift_reg_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__10_n_0\,
      O => \rx_shift_reg[3]_i_1__10_n_0\
    );
\rx_shift_reg[3]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__10_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__10_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__8_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_start_i_1__8_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => is_as_tupsb(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => is_as_tupsb(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => is_as_tupsb(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => is_as_tupsb(3)
    );
\w_ptr[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__10_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__10_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => \w_ptr_pre_i_1__10_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__10_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_shift_reg_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_4 is
  port (
    is_as_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_sync_fifo_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_4 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_4;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_4 is
  signal RxFifo : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal rx_shift_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_shift_reg0 : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__7_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal w_ptr_graycode_bit0 : STD_LOGIC;
  signal w_ptr_pre : STD_LOGIC;
  signal w_ptr_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair614";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => RxFifo(0),
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => RxFifo(1),
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => RxFifo(2),
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => RxFifo(3),
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => RxFifo(4),
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => RxFifo(0)
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => RxFifo(1)
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => RxFifo(2)
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => RxFifo(3)
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => RxFifo(4)
    );
\r_ptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1_n_0\
    );
\r_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1_n_0\
    );
\r_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => \r_ptr[0]_i_1_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => \r_ptr[1]_i_1_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => \r_ptr[2]_i_1_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_sync_fifo_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_sync_fifo_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RxFifo(4),
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2_n_0\,
      O => rx_shift_reg0
    );
\rx_shift_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RxFifo(3),
      I1 => RxFifo(2),
      I2 => r_ptr(1),
      I3 => RxFifo(1),
      I4 => r_ptr(0),
      I5 => RxFifo(0),
      O => \rx_shift_reg[3]_i_2_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_shift_reg(1),
      Q => rx_shift_reg(0)
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_shift_reg(2),
      Q => rx_shift_reg(1)
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_shift_reg(3),
      Q => rx_shift_reg(2)
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_shift_reg0,
      Q => rx_shift_reg(3)
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync,
      I1 => rx_start,
      O => \rx_start_i_1__7_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => \rx_start_i_1__7_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_shift_reg(0),
      Q => is_as_tdata(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_shift_reg(1),
      Q => is_as_tdata(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_shift_reg(2),
      Q => is_as_tdata(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => rx_shift_reg(3),
      Q => is_as_tdata(3)
    );
\w_ptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
w_ptr_pre_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => w_ptr_graycode_bit0
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => w_ptr_graycode_bit0,
      Q => w_ptr_pre
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_sync_fifo_reg[0]_0\,
      D => w_ptr_pre,
      Q => w_ptr_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_5 is
  port (
    is_as_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_start_delay_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_5 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_5;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_5 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__6_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__0_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__0\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__0\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__0\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair619";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__0_n_0\
    );
\r_ptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__0_n_0\
    );
\r_ptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__0_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[0]_i_1__0_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[1]_i_1__0_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[2]_i_1__0_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__0_n_0\,
      O => \rx_shift_reg[3]_i_1__0_n_0\
    );
\rx_shift_reg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__0_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__0_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__6_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_i_1__6_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => is_as_tdata(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => is_as_tdata(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => is_as_tdata(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => is_as_tdata(3)
    );
\w_ptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__0_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__0_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \w_ptr_pre_i_1__0_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__0_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_6 is
  port (
    is_as_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_start_delay_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_6 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_6;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_6 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__5_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__1_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair624";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__1_n_0\
    );
\r_ptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__1_n_0\
    );
\r_ptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__1_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[0]_i_1__1_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[1]_i_1__1_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[2]_i_1__1_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__1_n_0\,
      O => \rx_shift_reg[3]_i_1__1_n_0\
    );
\rx_shift_reg[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__1_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__1_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__5_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_i_1__5_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => is_as_tdata(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => is_as_tdata(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => is_as_tdata(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => is_as_tdata(3)
    );
\w_ptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__1_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__1_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \w_ptr_pre_i_1__1_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__1_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_7 is
  port (
    is_as_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_start_delay_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_7 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_7;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_7 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__2_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__2\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__2\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__2\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair629";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__2_n_0\
    );
\r_ptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__2_n_0\
    );
\r_ptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__2_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[0]_i_1__2_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[1]_i_1__2_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[2]_i_1__2_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__2_n_0\,
      O => \rx_shift_reg[3]_i_1__2_n_0\
    );
\rx_shift_reg[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__2_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__2_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__4_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_i_1__4_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => is_as_tdata(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => is_as_tdata(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => is_as_tdata(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => is_as_tdata(3)
    );
\w_ptr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__2_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__2_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \w_ptr_pre_i_1__2_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__2_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_8 is
  port (
    is_as_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_start_delay_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_8 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_8;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_8 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__3_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__3\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__3\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__3\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair634";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__3_n_0\
    );
\r_ptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__3_n_0\
    );
\r_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__3_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[0]_i_1__3_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[1]_i_1__3_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[2]_i_1__3_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__3_n_0\,
      O => \rx_shift_reg[3]_i_1__3_n_0\
    );
\rx_shift_reg[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__3_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__3_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__3_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_i_1__3_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => is_as_tdata(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => is_as_tdata(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => is_as_tdata(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => is_as_tdata(3)
    );
\w_ptr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__3_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__3_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \w_ptr_pre_i_1__3_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__3_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_fsic_io_serdes_rx_9 is
  port (
    is_as_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_ioclk : in STD_LOGIC;
    \rx_start_delay_reg[0]_0\ : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RxFifo_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_fsic_io_serdes_rx_9 : entity is "fsic_io_serdes_rx";
end design_1_ps_axil_0_0_fsic_io_serdes_rx_9;

architecture STRUCTURE of design_1_ps_axil_0_0_fsic_io_serdes_rx_9 is
  signal \RxFifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[2]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[3]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo[4]_i_1_n_0\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxFifo_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal r_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_ptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_ptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_ptr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal rx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_shift_reg[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_start : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_start_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_start_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_sync_fifo0__0\ : STD_LOGIC;
  signal w_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \w_ptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \w_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_ptr_pre_i_1__4_n_0\ : STD_LOGIC;
  signal w_ptr_pre_reg_n_0 : STD_LOGIC;
  signal w_ptr_sync_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RxFifo[2]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \RxFifo[3]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \RxFifo[4]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \r_ptr[0]_i_1__4\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \r_ptr[2]_i_1__4\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \rx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \w_ptr[0]_i_1__4\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \w_ptr[1]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \w_ptr[2]_i_1\ : label is "soft_lutpair639";
begin
\RxFifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[0]\,
      O => \RxFifo[0]_i_1_n_0\
    );
\RxFifo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[1]\,
      O => \RxFifo[1]_i_1_n_0\
    );
\RxFifo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(1),
      I3 => w_ptr(0),
      I4 => \RxFifo_reg_n_0_[2]\,
      O => \RxFifo[2]_i_1_n_0\
    );
\RxFifo[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[3]\,
      O => \RxFifo[3]_i_1_n_0\
    );
\RxFifo[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => caravel_mprj_in(0),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      I3 => w_ptr(1),
      I4 => \RxFifo_reg_n_0_[4]\,
      O => \RxFifo[4]_i_1_n_0\
    );
\RxFifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[0]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[0]\
    );
\RxFifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[1]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[1]\
    );
\RxFifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[2]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[2]\
    );
\RxFifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[3]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[3]\
    );
\RxFifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \RxFifo[4]_i_1_n_0\,
      Q => \RxFifo_reg_n_0_[4]\
    );
\r_ptr[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(2),
      I2 => r_ptr(0),
      O => \r_ptr[0]_i_1__4_n_0\
    );
\r_ptr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      O => \r_ptr[1]_i_1__4_n_0\
    );
\r_ptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => r_ptr(1),
      I1 => r_ptr(0),
      I2 => r_ptr(2),
      O => \r_ptr[2]_i_1__4_n_0\
    );
\r_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[0]_i_1__4_n_0\,
      Q => r_ptr(0)
    );
\r_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[1]_i_1__4_n_0\,
      Q => r_ptr(1)
    );
\r_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \r_ptr[2]_i_1__4_n_0\,
      Q => r_ptr(2)
    );
\rx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      O => \rx_shift_phase_cnt[0]_i_1_n_0\
    );
\rx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_shift_phase_cnt(0),
      I1 => rx_shift_phase_cnt(1),
      O => \rx_shift_phase_cnt[1]_i_1_n_0\
    );
\rx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(0)
    );
\rx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => rx_start,
      D => \rx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => \rx_start_delay_reg[0]_0\,
      Q => rx_shift_phase_cnt(1)
    );
\rx_shift_reg[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[4]\,
      I1 => r_ptr(2),
      I2 => \rx_shift_reg[3]_i_2__4_n_0\,
      O => \rx_shift_reg[3]_i_1__4_n_0\
    );
\rx_shift_reg[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \RxFifo_reg_n_0_[3]\,
      I1 => \RxFifo_reg_n_0_[2]\,
      I2 => r_ptr(1),
      I3 => \RxFifo_reg_n_0_[1]\,
      I4 => r_ptr(0),
      I5 => \RxFifo_reg_n_0_[0]\,
      O => \rx_shift_reg[3]_i_2__4_n_0\
    );
\rx_shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => \rx_shift_reg_reg_n_0_[0]\
    );
\rx_shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => \rx_shift_reg_reg_n_0_[1]\
    );
\rx_shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => \rx_shift_reg_reg_n_0_[2]\
    );
\rx_shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => rx_start,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg[3]_i_1__4_n_0\,
      Q => \rx_shift_reg_reg_n_0_[3]\
    );
\rx_start_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => rx_start,
      Q => \rx_start_delay_reg_n_0_[0]\
    );
\rx_start_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[0]\,
      Q => \rx_start_delay_reg_n_0_[1]\
    );
\rx_start_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_delay_reg_n_0_[1]\,
      Q => p_0_in
    );
\rx_start_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_ptr_sync_reg_n_0,
      I1 => rx_start,
      O => \rx_start_i_1__2_n_0\
    );
rx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_start_i_1__2_n_0\,
      Q => rx_start
    );
rx_sync_fifo0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_start,
      I1 => p_0_in,
      I2 => rx_shift_phase_cnt(0),
      I3 => rx_shift_phase_cnt(1),
      O => \rx_sync_fifo0__0\
    );
\rx_sync_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[0]\,
      Q => is_as_tdata(0)
    );
\rx_sync_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[1]\,
      Q => is_as_tdata(1)
    );
\rx_sync_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[2]\,
      Q => is_as_tdata(2)
    );
\rx_sync_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => \rx_sync_fifo0__0\,
      CLR => \rx_start_delay_reg[0]_0\,
      D => \rx_shift_reg_reg_n_0_[3]\,
      Q => is_as_tdata(3)
    );
\w_ptr[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => w_ptr(1),
      I1 => w_ptr(2),
      I2 => w_ptr(0),
      O => \w_ptr[0]_i_1__4_n_0\
    );
\w_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr[1]_i_1_n_0\
    );
\w_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      I2 => w_ptr(2),
      O => \w_ptr[2]_i_1_n_0\
    );
\w_ptr_pre_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_ptr(0),
      I1 => w_ptr(1),
      O => \w_ptr_pre_i_1__4_n_0\
    );
w_ptr_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => \w_ptr_pre_i_1__4_n_0\,
      Q => w_ptr_pre_reg_n_0
    );
\w_ptr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[0]_i_1__4_n_0\,
      Q => w_ptr(0)
    );
\w_ptr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[1]_i_1_n_0\,
      Q => w_ptr(1)
    );
\w_ptr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => caravel_mprj_in(1),
      CE => '1',
      CLR => \RxFifo_reg[4]_0\,
      D => \w_ptr[2]_i_1_n_0\,
      Q => w_ptr(2)
    );
w_ptr_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => '1',
      CLR => \rx_start_delay_reg[0]_0\,
      D => w_ptr_pre_reg_n_0,
      Q => w_ptr_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_control_s_axi is
  port (
    ladma_interrupt : out STD_LOGIC;
    \int_sts_clear_reg[0]_0\ : out STD_LOGIC;
    \int_out_buf_sts_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 62 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_pattern_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_sync_reg_entry_proc_U0_ap_ready_reg : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[30]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[14]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[22]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[22]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[30]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_s2m_len_reg[30]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_s_bvalid : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    ladma_s_rvalid : out STD_LOGIC;
    ladma_s_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    \int_out_buf_sts_reg[0]_1\ : in STD_LOGIC;
    ladma_s_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ladma_s_arvalid : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC;
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    streamtoparallelwithburst_U0_ap_start : in STD_LOGIC;
    \int_isr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_idle_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_4 : in STD_LOGIC;
    ladma_s_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    int_ap_ready_reg_0 : in STD_LOGIC;
    ladma_s_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_s_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ladma_s_rready : in STD_LOGIC;
    ladma_s_wvalid : in STD_LOGIC;
    ladma_s_bready : in STD_LOGIC;
    ladma_s_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_control_s_axi : entity is "ladmatr_control_s_axi";
end design_1_ps_axil_0_0_ladmatr_control_s_axi;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_idle : STD_LOGIC;
  signal \^ap_sync_reg_entry_proc_u0_ap_ready_reg_0\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^if_din\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_ap_start_i_4_n_0 : STD_LOGIC;
  signal \^int_ap_start_reg_0\ : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_out_buf_sts_ap_vld__0\ : STD_LOGIC;
  signal int_out_buf_sts_ap_vld_i_1_n_0 : STD_LOGIC;
  signal int_out_buf_sts_ap_vld_i_2_n_0 : STD_LOGIC;
  signal \^int_out_buf_sts_reg[0]_0\ : STD_LOGIC;
  signal \int_outbuf[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_outbuf[63]_i_1_n_0\ : STD_LOGIC;
  signal int_outbuf_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_outbuf_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_outbuf_reg_n_0_[0]\ : STD_LOGIC;
  signal int_pattern0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_pattern[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_pattern_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \int_pattern_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_pattern_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_pattern_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_pattern_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_pattern_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_pattern_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_pattern_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_pattern_reg_n_0_[31]\ : STD_LOGIC;
  signal int_s2m_len0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_s2m_len[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_s2m_len[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_sts_clear[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_sts_clear[0]_i_2_n_0\ : STD_LOGIC;
  signal \^int_sts_clear_reg[0]_0\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_0 : STD_LOGIC;
  signal \^ladma_interrupt\ : STD_LOGIC;
  signal \^ladma_s_bvalid\ : STD_LOGIC;
  signal \^ladma_s_rvalid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in13_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair316";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of int_ap_idle_i_2 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of int_auto_restart_i_1 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_outbuf[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_outbuf[10]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_outbuf[11]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_outbuf[12]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_outbuf[13]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_outbuf[14]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_outbuf[15]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_outbuf[16]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_outbuf[17]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_outbuf[18]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_outbuf[19]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_outbuf[1]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_outbuf[20]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_outbuf[21]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_outbuf[22]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_outbuf[23]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_outbuf[24]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_outbuf[25]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_outbuf[26]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_outbuf[27]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_outbuf[28]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_outbuf[29]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_outbuf[2]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_outbuf[30]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_outbuf[31]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_outbuf[32]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_outbuf[33]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_outbuf[34]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_outbuf[35]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_outbuf[36]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_outbuf[37]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_outbuf[38]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_outbuf[39]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_outbuf[3]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_outbuf[40]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_outbuf[41]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_outbuf[42]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_outbuf[43]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_outbuf[44]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_outbuf[45]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_outbuf[46]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_outbuf[47]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_outbuf[48]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_outbuf[49]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_outbuf[4]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_outbuf[50]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_outbuf[51]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_outbuf[52]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_outbuf[53]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_outbuf[54]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_outbuf[55]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_outbuf[56]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_outbuf[57]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_outbuf[58]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_outbuf[59]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_outbuf[5]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_outbuf[60]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_outbuf[61]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_outbuf[62]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_outbuf[63]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_outbuf[6]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_outbuf[7]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_outbuf[8]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_outbuf[9]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_pattern[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_pattern[10]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_pattern[11]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_pattern[12]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_pattern[13]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_pattern[14]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_pattern[15]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_pattern[16]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_pattern[17]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_pattern[18]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_pattern[19]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_pattern[1]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_pattern[20]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_pattern[21]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_pattern[22]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_pattern[23]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_pattern[24]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_pattern[25]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_pattern[26]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_pattern[27]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_pattern[28]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_pattern[29]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_pattern[2]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_pattern[30]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_pattern[31]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_pattern[3]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_pattern[4]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_pattern[5]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_pattern[6]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_pattern[7]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_pattern[8]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_pattern[9]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_s2m_len[0]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_s2m_len[10]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_s2m_len[11]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_s2m_len[12]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_s2m_len[13]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_s2m_len[14]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_s2m_len[15]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_s2m_len[16]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_s2m_len[17]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_s2m_len[18]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_s2m_len[19]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_s2m_len[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_s2m_len[20]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_s2m_len[21]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_s2m_len[22]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_s2m_len[23]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_s2m_len[24]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_s2m_len[25]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_s2m_len[26]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_s2m_len[27]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_s2m_len[28]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_s2m_len[29]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_s2m_len[2]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_s2m_len[30]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_s2m_len[31]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_s2m_len[3]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_s2m_len[4]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_s2m_len[5]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_s2m_len[6]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_s2m_len[7]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_s2m_len[8]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_s2m_len[9]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rdata[7]_i_4\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair315";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  ap_sync_reg_entry_proc_U0_ap_ready_reg_0 <= \^ap_sync_reg_entry_proc_u0_ap_ready_reg_0\;
  if_din(62 downto 0) <= \^if_din\(62 downto 0);
  int_ap_start_reg_0 <= \^int_ap_start_reg_0\;
  \int_out_buf_sts_reg[0]_0\ <= \^int_out_buf_sts_reg[0]_0\;
  \int_pattern_reg[23]_0\(23 downto 0) <= \^int_pattern_reg[23]_0\(23 downto 0);
  \int_sts_clear_reg[0]_0\ <= \^int_sts_clear_reg[0]_0\;
  ladma_interrupt <= \^ladma_interrupt\;
  ladma_s_bvalid <= \^ladma_s_bvalid\;
  ladma_s_rvalid <= \^ladma_s_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => ladma_s_rready,
      I1 => \^ladma_s_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => ladma_s_arvalid,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => ladma_s_arvalid,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^ladma_s_rvalid\,
      I3 => ladma_s_rready,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SS(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^ladma_s_rvalid\,
      R => SS(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => ladma_s_bready,
      I1 => ladma_s_awvalid,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^ladma_s_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => ladma_s_awvalid,
      I2 => ladma_s_wvalid,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ladma_s_wvalid,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => ladma_s_bready,
      I3 => \^ladma_s_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SS(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SS(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^ladma_s_bvalid\,
      R => SS(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => ap_idle,
      I1 => p_7_in(7),
      I2 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => SS(0)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(14),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(14),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(15),
      I3 => \^q\(15),
      O => \int_s2m_len_reg[14]_3\(3)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(12),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(12),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(13),
      I3 => \^q\(13),
      O => \int_s2m_len_reg[14]_3\(2)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(10),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(11),
      I3 => \^q\(11),
      O => \int_s2m_len_reg[14]_3\(1)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(8),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(9),
      I3 => \^q\(9),
      O => \int_s2m_len_reg[14]_3\(0)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(14),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(14),
      I2 => \^q\(15),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(15),
      O => \int_s2m_len_reg[14]_2\(3)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(12),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(12),
      I2 => \^q\(13),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(13),
      O => \int_s2m_len_reg[14]_2\(2)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(10),
      I2 => \^q\(11),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(11),
      O => \int_s2m_len_reg[14]_2\(1)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(8),
      I2 => \^q\(9),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(9),
      O => \int_s2m_len_reg[14]_2\(0)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(22),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(22),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(23),
      I3 => \^q\(23),
      O => \int_s2m_len_reg[22]_3\(3)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(20),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(20),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(21),
      I3 => \^q\(21),
      O => \int_s2m_len_reg[22]_3\(2)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(18),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(18),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(19),
      I3 => \^q\(19),
      O => \int_s2m_len_reg[22]_3\(1)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(16),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(16),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(17),
      I3 => \^q\(17),
      O => \int_s2m_len_reg[22]_3\(0)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(22),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(22),
      I2 => \^q\(23),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(23),
      O => \int_s2m_len_reg[22]_2\(3)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(20),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(20),
      I2 => \^q\(21),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(21),
      O => \int_s2m_len_reg[22]_2\(2)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(18),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(18),
      I2 => \^q\(19),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(19),
      O => \int_s2m_len_reg[22]_2\(1)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(16),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(16),
      I2 => \^q\(17),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(17),
      O => \int_s2m_len_reg[22]_2\(0)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(30),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(30),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31),
      I3 => \^q\(31),
      O => \int_s2m_len_reg[30]_3\(3)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(28),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(28),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(29),
      I3 => \^q\(29),
      O => \int_s2m_len_reg[30]_3\(2)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(26),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(26),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(27),
      I3 => \^q\(27),
      O => \int_s2m_len_reg[30]_3\(1)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(24),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(24),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(25),
      I3 => \^q\(25),
      O => \int_s2m_len_reg[30]_3\(0)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(30),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(30),
      I2 => \^q\(31),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31),
      O => \int_s2m_len_reg[30]_2\(3)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(28),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(28),
      I2 => \^q\(29),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(29),
      O => \int_s2m_len_reg[30]_2\(2)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(26),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(26),
      I2 => \^q\(27),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(27),
      O => \int_s2m_len_reg[30]_2\(1)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(24),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(24),
      I2 => \^q\(25),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(25),
      O => \int_s2m_len_reg[30]_2\(0)
    );
icmp_ln1073_1_fu_237_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(6),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(7),
      I3 => \^q\(7),
      O => \int_s2m_len_reg[6]_1\(3)
    );
icmp_ln1073_1_fu_237_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(4),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(5),
      I3 => \^q\(5),
      O => \int_s2m_len_reg[6]_1\(2)
    );
icmp_ln1073_1_fu_237_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(2),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(3),
      I3 => \^q\(3),
      O => \int_s2m_len_reg[6]_1\(1)
    );
icmp_ln1073_1_fu_237_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(0),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(1),
      I3 => \^q\(1),
      O => \int_s2m_len_reg[6]_1\(0)
    );
icmp_ln1073_1_fu_237_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(6),
      I2 => \^q\(7),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(7),
      O => \int_s2m_len_reg[6]_0\(3)
    );
icmp_ln1073_1_fu_237_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(4),
      I2 => \^q\(5),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(5),
      O => \int_s2m_len_reg[6]_0\(2)
    );
icmp_ln1073_1_fu_237_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(2),
      I2 => \^q\(3),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(3),
      O => \int_s2m_len_reg[6]_0\(1)
    );
icmp_ln1073_1_fu_237_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(0),
      I2 => \^q\(1),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(1),
      O => \int_s2m_len_reg[6]_0\(0)
    );
\icmp_ln1073_fu_168_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(14),
      I1 => \out\(14),
      I2 => \out\(15),
      I3 => \^q\(15),
      O => \int_s2m_len_reg[14]_1\(3)
    );
\icmp_ln1073_fu_168_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\(12),
      I2 => \out\(13),
      I3 => \^q\(13),
      O => \int_s2m_len_reg[14]_1\(2)
    );
\icmp_ln1073_fu_168_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \out\(10),
      I2 => \out\(11),
      I3 => \^q\(11),
      O => \int_s2m_len_reg[14]_1\(1)
    );
\icmp_ln1073_fu_168_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out\(8),
      I2 => \out\(9),
      I3 => \^q\(9),
      O => \int_s2m_len_reg[14]_1\(0)
    );
\icmp_ln1073_fu_168_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(14),
      I1 => \out\(14),
      I2 => \^q\(15),
      I3 => \out\(15),
      O => \int_s2m_len_reg[14]_0\(3)
    );
\icmp_ln1073_fu_168_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\(12),
      I2 => \^q\(13),
      I3 => \out\(13),
      O => \int_s2m_len_reg[14]_0\(2)
    );
\icmp_ln1073_fu_168_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \out\(10),
      I2 => \^q\(11),
      I3 => \out\(11),
      O => \int_s2m_len_reg[14]_0\(1)
    );
\icmp_ln1073_fu_168_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out\(8),
      I2 => \^q\(9),
      I3 => \out\(9),
      O => \int_s2m_len_reg[14]_0\(0)
    );
\icmp_ln1073_fu_168_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(22),
      I1 => \out\(22),
      I2 => \out\(23),
      I3 => \^q\(23),
      O => \int_s2m_len_reg[22]_1\(3)
    );
\icmp_ln1073_fu_168_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(20),
      I1 => \out\(20),
      I2 => \out\(21),
      I3 => \^q\(21),
      O => \int_s2m_len_reg[22]_1\(2)
    );
\icmp_ln1073_fu_168_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(18),
      I1 => \out\(18),
      I2 => \out\(19),
      I3 => \^q\(19),
      O => \int_s2m_len_reg[22]_1\(1)
    );
\icmp_ln1073_fu_168_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out\(16),
      I2 => \out\(17),
      I3 => \^q\(17),
      O => \int_s2m_len_reg[22]_1\(0)
    );
\icmp_ln1073_fu_168_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(22),
      I1 => \out\(22),
      I2 => \^q\(23),
      I3 => \out\(23),
      O => \int_s2m_len_reg[22]_0\(3)
    );
\icmp_ln1073_fu_168_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(20),
      I1 => \out\(20),
      I2 => \^q\(21),
      I3 => \out\(21),
      O => \int_s2m_len_reg[22]_0\(2)
    );
\icmp_ln1073_fu_168_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(18),
      I1 => \out\(18),
      I2 => \^q\(19),
      I3 => \out\(19),
      O => \int_s2m_len_reg[22]_0\(1)
    );
\icmp_ln1073_fu_168_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out\(16),
      I2 => \^q\(17),
      I3 => \out\(17),
      O => \int_s2m_len_reg[22]_0\(0)
    );
\icmp_ln1073_fu_168_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(30),
      I1 => \out\(30),
      I2 => \out\(31),
      I3 => \^q\(31),
      O => \int_s2m_len_reg[30]_1\(3)
    );
\icmp_ln1073_fu_168_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(28),
      I1 => \out\(28),
      I2 => \out\(29),
      I3 => \^q\(29),
      O => \int_s2m_len_reg[30]_1\(2)
    );
\icmp_ln1073_fu_168_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(26),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => \^q\(27),
      O => \int_s2m_len_reg[30]_1\(1)
    );
\icmp_ln1073_fu_168_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(24),
      I1 => \out\(24),
      I2 => \out\(25),
      I3 => \^q\(25),
      O => \int_s2m_len_reg[30]_1\(0)
    );
\icmp_ln1073_fu_168_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(30),
      I1 => \out\(30),
      I2 => \^q\(31),
      I3 => \out\(31),
      O => \int_s2m_len_reg[30]_0\(3)
    );
\icmp_ln1073_fu_168_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(28),
      I1 => \out\(28),
      I2 => \^q\(29),
      I3 => \out\(29),
      O => \int_s2m_len_reg[30]_0\(2)
    );
\icmp_ln1073_fu_168_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(26),
      I1 => \out\(26),
      I2 => \^q\(27),
      I3 => \out\(27),
      O => \int_s2m_len_reg[30]_0\(1)
    );
\icmp_ln1073_fu_168_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(24),
      I1 => \out\(24),
      I2 => \^q\(25),
      I3 => \out\(25),
      O => \int_s2m_len_reg[30]_0\(0)
    );
icmp_ln1073_fu_168_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out\(6),
      I2 => \out\(7),
      I3 => \^q\(7),
      O => DI(3)
    );
icmp_ln1073_fu_168_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out\(4),
      I2 => \out\(5),
      I3 => \^q\(5),
      O => DI(2)
    );
icmp_ln1073_fu_168_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \^q\(3),
      O => DI(1)
    );
icmp_ln1073_fu_168_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \^q\(1),
      O => DI(0)
    );
icmp_ln1073_fu_168_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out\(6),
      I2 => \^q\(7),
      I3 => \out\(7),
      O => S(3)
    );
icmp_ln1073_fu_168_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out\(4),
      I2 => \^q\(5),
      I3 => \out\(5),
      O => S(2)
    );
icmp_ln1073_fu_168_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out\(2),
      I2 => \^q\(3),
      I3 => \out\(3),
      O => S(1)
    );
icmp_ln1073_fu_168_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      I2 => \^q\(1),
      I3 => \out\(1),
      O => S(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000004000400"
    )
        port map (
      I0 => streamtoparallelwithburst_U0_ap_start,
      I1 => \int_isr_reg[0]_0\(0),
      I2 => \^ap_sync_reg_entry_proc_u0_ap_ready_reg_0\,
      I3 => int_ap_idle_reg_3(0),
      I4 => int_ap_idle_reg_4,
      I5 => \^int_ap_start_reg_0\,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => int_ap_idle_reg_0,
      I1 => \^int_ap_start_reg_0\,
      I2 => int_ap_idle_reg_1,
      I3 => int_ap_idle_reg_2,
      O => \^ap_sync_reg_entry_proc_u0_ap_ready_reg_0\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_idle,
      Q => p_7_in(2),
      R => SS(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEF00FF0000"
    )
        port map (
      I0 => ladma_s_araddr(3),
      I1 => ladma_s_araddr(2),
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => p_7_in(7),
      I4 => int_ap_ready_reg_0,
      I5 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => \int_ap_ready__0\,
      R => SS(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => p_7_in(7),
      I1 => int_ap_ready_reg_0,
      I2 => int_ap_start1,
      I3 => ladma_s_wdata(0),
      I4 => \^int_ap_start_reg_0\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => int_ap_start_i_4_n_0,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => ladma_s_wstrb(0),
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => int_ap_start1
    );
int_ap_start_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => ladma_s_wvalid,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_ap_start_i_4_n_0
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^int_ap_start_reg_0\,
      R => SS(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(7),
      I1 => int_ap_start1,
      I2 => p_7_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_7_in(7),
      R => SS(0)
    );
int_gie_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ladma_s_wdata(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => int_gie_i_2_n_0,
      I3 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => ladma_s_wstrb(0),
      I3 => \waddr_reg_n_0_[5]\,
      I4 => int_ap_start_i_4_n_0,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => SS(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(0),
      I1 => int_ier,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(1),
      I1 => int_ier,
      I2 => p_0_in13_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => ladma_s_wstrb(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => int_ap_start_i_4_n_0,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => int_ier
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => SS(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in13_in,
      R => SS(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => data3(0),
      I2 => data3(1),
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => int_interrupt0,
      Q => \^ladma_interrupt\,
      R => SS(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => \int_ier_reg_n_0_[0]\,
      I1 => \int_isr_reg[0]_0\(1),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \int_isr[0]_i_2_n_0\,
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => ladma_s_araddr(5),
      I1 => ladma_s_arvalid,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => \rdata[9]_i_4_n_0\,
      I4 => ladma_s_araddr(4),
      O => \int_isr[0]_i_2_n_0\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => ladma_s_araddr(3),
      I1 => ladma_s_araddr(2),
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => p_0_in13_in,
      I4 => int_ap_ready_reg_0,
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => data3(0),
      R => SS(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => data3(1),
      R => SS(0)
    );
int_out_buf_sts_ap_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \int_isr_reg[0]_0\(1),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => int_out_buf_sts_ap_vld_i_2_n_0,
      I5 => \int_out_buf_sts_ap_vld__0\,
      O => int_out_buf_sts_ap_vld_i_1_n_0
    );
int_out_buf_sts_ap_vld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => ladma_s_araddr(1),
      I1 => ladma_s_araddr(0),
      I2 => ladma_s_araddr(6),
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => ladma_s_arvalid,
      I5 => ladma_s_araddr(5),
      O => int_out_buf_sts_ap_vld_i_2_n_0
    );
int_out_buf_sts_ap_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => int_out_buf_sts_ap_vld_i_1_n_0,
      Q => \int_out_buf_sts_ap_vld__0\,
      R => SS(0)
    );
\int_out_buf_sts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \int_out_buf_sts_reg[0]_1\,
      Q => \^int_out_buf_sts_reg[0]_0\,
      R => SS(0)
    );
\int_outbuf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(0),
      I1 => ladma_s_wstrb(0),
      I2 => \int_outbuf_reg_n_0_[0]\,
      O => int_outbuf_reg01_out(0)
    );
\int_outbuf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(10),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(9),
      O => int_outbuf_reg01_out(10)
    );
\int_outbuf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(11),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(10),
      O => int_outbuf_reg01_out(11)
    );
\int_outbuf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(12),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(11),
      O => int_outbuf_reg01_out(12)
    );
\int_outbuf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(13),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(12),
      O => int_outbuf_reg01_out(13)
    );
\int_outbuf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(14),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(13),
      O => int_outbuf_reg01_out(14)
    );
\int_outbuf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(15),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(14),
      O => int_outbuf_reg01_out(15)
    );
\int_outbuf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(16),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(15),
      O => int_outbuf_reg01_out(16)
    );
\int_outbuf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(17),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(16),
      O => int_outbuf_reg01_out(17)
    );
\int_outbuf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(18),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(17),
      O => int_outbuf_reg01_out(18)
    );
\int_outbuf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(19),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(18),
      O => int_outbuf_reg01_out(19)
    );
\int_outbuf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(1),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(0),
      O => int_outbuf_reg01_out(1)
    );
\int_outbuf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(20),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(19),
      O => int_outbuf_reg01_out(20)
    );
\int_outbuf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(21),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(20),
      O => int_outbuf_reg01_out(21)
    );
\int_outbuf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(22),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(21),
      O => int_outbuf_reg01_out(22)
    );
\int_outbuf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(23),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(22),
      O => int_outbuf_reg01_out(23)
    );
\int_outbuf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(24),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(23),
      O => int_outbuf_reg01_out(24)
    );
\int_outbuf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(25),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(24),
      O => int_outbuf_reg01_out(25)
    );
\int_outbuf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(26),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(25),
      O => int_outbuf_reg01_out(26)
    );
\int_outbuf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(27),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(26),
      O => int_outbuf_reg01_out(27)
    );
\int_outbuf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(28),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(27),
      O => int_outbuf_reg01_out(28)
    );
\int_outbuf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(29),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(28),
      O => int_outbuf_reg01_out(29)
    );
\int_outbuf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(2),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(1),
      O => int_outbuf_reg01_out(2)
    );
\int_outbuf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(30),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(29),
      O => int_outbuf_reg01_out(30)
    );
\int_outbuf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_s2m_len[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_outbuf[31]_i_1_n_0\
    );
\int_outbuf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(31),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(30),
      O => int_outbuf_reg01_out(31)
    );
\int_outbuf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(0),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(31),
      O => int_outbuf_reg0(0)
    );
\int_outbuf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(1),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(32),
      O => int_outbuf_reg0(1)
    );
\int_outbuf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(2),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(33),
      O => int_outbuf_reg0(2)
    );
\int_outbuf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(3),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(34),
      O => int_outbuf_reg0(3)
    );
\int_outbuf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(4),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(35),
      O => int_outbuf_reg0(4)
    );
\int_outbuf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(5),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(36),
      O => int_outbuf_reg0(5)
    );
\int_outbuf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(6),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(37),
      O => int_outbuf_reg0(6)
    );
\int_outbuf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(7),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(38),
      O => int_outbuf_reg0(7)
    );
\int_outbuf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(3),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(2),
      O => int_outbuf_reg01_out(3)
    );
\int_outbuf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(8),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(39),
      O => int_outbuf_reg0(8)
    );
\int_outbuf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(9),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(40),
      O => int_outbuf_reg0(9)
    );
\int_outbuf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(10),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(41),
      O => int_outbuf_reg0(10)
    );
\int_outbuf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(11),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(42),
      O => int_outbuf_reg0(11)
    );
\int_outbuf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(12),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(43),
      O => int_outbuf_reg0(12)
    );
\int_outbuf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(13),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(44),
      O => int_outbuf_reg0(13)
    );
\int_outbuf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(14),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(45),
      O => int_outbuf_reg0(14)
    );
\int_outbuf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(15),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(46),
      O => int_outbuf_reg0(15)
    );
\int_outbuf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(16),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(47),
      O => int_outbuf_reg0(16)
    );
\int_outbuf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(17),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(48),
      O => int_outbuf_reg0(17)
    );
\int_outbuf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(4),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(3),
      O => int_outbuf_reg01_out(4)
    );
\int_outbuf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(18),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(49),
      O => int_outbuf_reg0(18)
    );
\int_outbuf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(19),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(50),
      O => int_outbuf_reg0(19)
    );
\int_outbuf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(20),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(51),
      O => int_outbuf_reg0(20)
    );
\int_outbuf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(21),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(52),
      O => int_outbuf_reg0(21)
    );
\int_outbuf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(22),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(53),
      O => int_outbuf_reg0(22)
    );
\int_outbuf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(23),
      I1 => ladma_s_wstrb(2),
      I2 => \^if_din\(54),
      O => int_outbuf_reg0(23)
    );
\int_outbuf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(24),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(55),
      O => int_outbuf_reg0(24)
    );
\int_outbuf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(25),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(56),
      O => int_outbuf_reg0(25)
    );
\int_outbuf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(26),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(57),
      O => int_outbuf_reg0(26)
    );
\int_outbuf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(27),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(58),
      O => int_outbuf_reg0(27)
    );
\int_outbuf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(5),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(4),
      O => int_outbuf_reg01_out(5)
    );
\int_outbuf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(28),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(59),
      O => int_outbuf_reg0(28)
    );
\int_outbuf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(29),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(60),
      O => int_outbuf_reg0(29)
    );
\int_outbuf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(30),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(61),
      O => int_outbuf_reg0(30)
    );
\int_outbuf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \int_s2m_len[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \int_outbuf[63]_i_1_n_0\
    );
\int_outbuf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(31),
      I1 => ladma_s_wstrb(3),
      I2 => \^if_din\(62),
      O => int_outbuf_reg0(31)
    );
\int_outbuf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(6),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(5),
      O => int_outbuf_reg01_out(6)
    );
\int_outbuf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(7),
      I1 => ladma_s_wstrb(0),
      I2 => \^if_din\(6),
      O => int_outbuf_reg01_out(7)
    );
\int_outbuf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(8),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(7),
      O => int_outbuf_reg01_out(8)
    );
\int_outbuf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(9),
      I1 => ladma_s_wstrb(1),
      I2 => \^if_din\(8),
      O => int_outbuf_reg01_out(9)
    );
\int_outbuf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(0),
      Q => \int_outbuf_reg_n_0_[0]\,
      R => SS(0)
    );
\int_outbuf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(10),
      Q => \^if_din\(9),
      R => SS(0)
    );
\int_outbuf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(11),
      Q => \^if_din\(10),
      R => SS(0)
    );
\int_outbuf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(12),
      Q => \^if_din\(11),
      R => SS(0)
    );
\int_outbuf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(13),
      Q => \^if_din\(12),
      R => SS(0)
    );
\int_outbuf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(14),
      Q => \^if_din\(13),
      R => SS(0)
    );
\int_outbuf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(15),
      Q => \^if_din\(14),
      R => SS(0)
    );
\int_outbuf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(16),
      Q => \^if_din\(15),
      R => SS(0)
    );
\int_outbuf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(17),
      Q => \^if_din\(16),
      R => SS(0)
    );
\int_outbuf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(18),
      Q => \^if_din\(17),
      R => SS(0)
    );
\int_outbuf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(19),
      Q => \^if_din\(18),
      R => SS(0)
    );
\int_outbuf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(1),
      Q => \^if_din\(0),
      R => SS(0)
    );
\int_outbuf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(20),
      Q => \^if_din\(19),
      R => SS(0)
    );
\int_outbuf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(21),
      Q => \^if_din\(20),
      R => SS(0)
    );
\int_outbuf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(22),
      Q => \^if_din\(21),
      R => SS(0)
    );
\int_outbuf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(23),
      Q => \^if_din\(22),
      R => SS(0)
    );
\int_outbuf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(24),
      Q => \^if_din\(23),
      R => SS(0)
    );
\int_outbuf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(25),
      Q => \^if_din\(24),
      R => SS(0)
    );
\int_outbuf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(26),
      Q => \^if_din\(25),
      R => SS(0)
    );
\int_outbuf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(27),
      Q => \^if_din\(26),
      R => SS(0)
    );
\int_outbuf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(28),
      Q => \^if_din\(27),
      R => SS(0)
    );
\int_outbuf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(29),
      Q => \^if_din\(28),
      R => SS(0)
    );
\int_outbuf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(2),
      Q => \^if_din\(1),
      R => SS(0)
    );
\int_outbuf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(30),
      Q => \^if_din\(29),
      R => SS(0)
    );
\int_outbuf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(31),
      Q => \^if_din\(30),
      R => SS(0)
    );
\int_outbuf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(0),
      Q => \^if_din\(31),
      R => SS(0)
    );
\int_outbuf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(1),
      Q => \^if_din\(32),
      R => SS(0)
    );
\int_outbuf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(2),
      Q => \^if_din\(33),
      R => SS(0)
    );
\int_outbuf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(3),
      Q => \^if_din\(34),
      R => SS(0)
    );
\int_outbuf_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(4),
      Q => \^if_din\(35),
      R => SS(0)
    );
\int_outbuf_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(5),
      Q => \^if_din\(36),
      R => SS(0)
    );
\int_outbuf_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(6),
      Q => \^if_din\(37),
      R => SS(0)
    );
\int_outbuf_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(7),
      Q => \^if_din\(38),
      R => SS(0)
    );
\int_outbuf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(3),
      Q => \^if_din\(2),
      R => SS(0)
    );
\int_outbuf_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(8),
      Q => \^if_din\(39),
      R => SS(0)
    );
\int_outbuf_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(9),
      Q => \^if_din\(40),
      R => SS(0)
    );
\int_outbuf_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(10),
      Q => \^if_din\(41),
      R => SS(0)
    );
\int_outbuf_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(11),
      Q => \^if_din\(42),
      R => SS(0)
    );
\int_outbuf_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(12),
      Q => \^if_din\(43),
      R => SS(0)
    );
\int_outbuf_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(13),
      Q => \^if_din\(44),
      R => SS(0)
    );
\int_outbuf_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(14),
      Q => \^if_din\(45),
      R => SS(0)
    );
\int_outbuf_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(15),
      Q => \^if_din\(46),
      R => SS(0)
    );
\int_outbuf_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(16),
      Q => \^if_din\(47),
      R => SS(0)
    );
\int_outbuf_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(17),
      Q => \^if_din\(48),
      R => SS(0)
    );
\int_outbuf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(4),
      Q => \^if_din\(3),
      R => SS(0)
    );
\int_outbuf_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(18),
      Q => \^if_din\(49),
      R => SS(0)
    );
\int_outbuf_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(19),
      Q => \^if_din\(50),
      R => SS(0)
    );
\int_outbuf_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(20),
      Q => \^if_din\(51),
      R => SS(0)
    );
\int_outbuf_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(21),
      Q => \^if_din\(52),
      R => SS(0)
    );
\int_outbuf_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(22),
      Q => \^if_din\(53),
      R => SS(0)
    );
\int_outbuf_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(23),
      Q => \^if_din\(54),
      R => SS(0)
    );
\int_outbuf_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(24),
      Q => \^if_din\(55),
      R => SS(0)
    );
\int_outbuf_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(25),
      Q => \^if_din\(56),
      R => SS(0)
    );
\int_outbuf_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(26),
      Q => \^if_din\(57),
      R => SS(0)
    );
\int_outbuf_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(27),
      Q => \^if_din\(58),
      R => SS(0)
    );
\int_outbuf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(5),
      Q => \^if_din\(4),
      R => SS(0)
    );
\int_outbuf_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(28),
      Q => \^if_din\(59),
      R => SS(0)
    );
\int_outbuf_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(29),
      Q => \^if_din\(60),
      R => SS(0)
    );
\int_outbuf_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(30),
      Q => \^if_din\(61),
      R => SS(0)
    );
\int_outbuf_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[63]_i_1_n_0\,
      D => int_outbuf_reg0(31),
      Q => \^if_din\(62),
      R => SS(0)
    );
\int_outbuf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(6),
      Q => \^if_din\(5),
      R => SS(0)
    );
\int_outbuf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(7),
      Q => \^if_din\(6),
      R => SS(0)
    );
\int_outbuf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(8),
      Q => \^if_din\(7),
      R => SS(0)
    );
\int_outbuf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_outbuf[31]_i_1_n_0\,
      D => int_outbuf_reg01_out(9),
      Q => \^if_din\(8),
      R => SS(0)
    );
\int_pattern[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(0),
      I1 => ladma_s_wstrb(0),
      I2 => \^int_pattern_reg[23]_0\(0),
      O => int_pattern0(0)
    );
\int_pattern[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(10),
      I1 => ladma_s_wstrb(1),
      I2 => \^int_pattern_reg[23]_0\(10),
      O => int_pattern0(10)
    );
\int_pattern[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(11),
      I1 => ladma_s_wstrb(1),
      I2 => \^int_pattern_reg[23]_0\(11),
      O => int_pattern0(11)
    );
\int_pattern[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(12),
      I1 => ladma_s_wstrb(1),
      I2 => \^int_pattern_reg[23]_0\(12),
      O => int_pattern0(12)
    );
\int_pattern[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(13),
      I1 => ladma_s_wstrb(1),
      I2 => \^int_pattern_reg[23]_0\(13),
      O => int_pattern0(13)
    );
\int_pattern[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(14),
      I1 => ladma_s_wstrb(1),
      I2 => \^int_pattern_reg[23]_0\(14),
      O => int_pattern0(14)
    );
\int_pattern[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(15),
      I1 => ladma_s_wstrb(1),
      I2 => \^int_pattern_reg[23]_0\(15),
      O => int_pattern0(15)
    );
\int_pattern[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(16),
      I1 => ladma_s_wstrb(2),
      I2 => \^int_pattern_reg[23]_0\(16),
      O => int_pattern0(16)
    );
\int_pattern[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(17),
      I1 => ladma_s_wstrb(2),
      I2 => \^int_pattern_reg[23]_0\(17),
      O => int_pattern0(17)
    );
\int_pattern[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(18),
      I1 => ladma_s_wstrb(2),
      I2 => \^int_pattern_reg[23]_0\(18),
      O => int_pattern0(18)
    );
\int_pattern[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(19),
      I1 => ladma_s_wstrb(2),
      I2 => \^int_pattern_reg[23]_0\(19),
      O => int_pattern0(19)
    );
\int_pattern[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(1),
      I1 => ladma_s_wstrb(0),
      I2 => \^int_pattern_reg[23]_0\(1),
      O => int_pattern0(1)
    );
\int_pattern[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(20),
      I1 => ladma_s_wstrb(2),
      I2 => \^int_pattern_reg[23]_0\(20),
      O => int_pattern0(20)
    );
\int_pattern[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(21),
      I1 => ladma_s_wstrb(2),
      I2 => \^int_pattern_reg[23]_0\(21),
      O => int_pattern0(21)
    );
\int_pattern[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(22),
      I1 => ladma_s_wstrb(2),
      I2 => \^int_pattern_reg[23]_0\(22),
      O => int_pattern0(22)
    );
\int_pattern[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(23),
      I1 => ladma_s_wstrb(2),
      I2 => \^int_pattern_reg[23]_0\(23),
      O => int_pattern0(23)
    );
\int_pattern[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(24),
      I1 => ladma_s_wstrb(3),
      I2 => \int_pattern_reg_n_0_[24]\,
      O => int_pattern0(24)
    );
\int_pattern[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(25),
      I1 => ladma_s_wstrb(3),
      I2 => \int_pattern_reg_n_0_[25]\,
      O => int_pattern0(25)
    );
\int_pattern[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(26),
      I1 => ladma_s_wstrb(3),
      I2 => \int_pattern_reg_n_0_[26]\,
      O => int_pattern0(26)
    );
\int_pattern[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(27),
      I1 => ladma_s_wstrb(3),
      I2 => \int_pattern_reg_n_0_[27]\,
      O => int_pattern0(27)
    );
\int_pattern[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(28),
      I1 => ladma_s_wstrb(3),
      I2 => \int_pattern_reg_n_0_[28]\,
      O => int_pattern0(28)
    );
\int_pattern[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(29),
      I1 => ladma_s_wstrb(3),
      I2 => \int_pattern_reg_n_0_[29]\,
      O => int_pattern0(29)
    );
\int_pattern[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(2),
      I1 => ladma_s_wstrb(0),
      I2 => \^int_pattern_reg[23]_0\(2),
      O => int_pattern0(2)
    );
\int_pattern[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(30),
      I1 => ladma_s_wstrb(3),
      I2 => \int_pattern_reg_n_0_[30]\,
      O => int_pattern0(30)
    );
\int_pattern[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \int_s2m_len[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \int_pattern[31]_i_1_n_0\
    );
\int_pattern[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(31),
      I1 => ladma_s_wstrb(3),
      I2 => \int_pattern_reg_n_0_[31]\,
      O => int_pattern0(31)
    );
\int_pattern[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(3),
      I1 => ladma_s_wstrb(0),
      I2 => \^int_pattern_reg[23]_0\(3),
      O => int_pattern0(3)
    );
\int_pattern[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(4),
      I1 => ladma_s_wstrb(0),
      I2 => \^int_pattern_reg[23]_0\(4),
      O => int_pattern0(4)
    );
\int_pattern[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(5),
      I1 => ladma_s_wstrb(0),
      I2 => \^int_pattern_reg[23]_0\(5),
      O => int_pattern0(5)
    );
\int_pattern[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(6),
      I1 => ladma_s_wstrb(0),
      I2 => \^int_pattern_reg[23]_0\(6),
      O => int_pattern0(6)
    );
\int_pattern[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(7),
      I1 => ladma_s_wstrb(0),
      I2 => \^int_pattern_reg[23]_0\(7),
      O => int_pattern0(7)
    );
\int_pattern[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(8),
      I1 => ladma_s_wstrb(1),
      I2 => \^int_pattern_reg[23]_0\(8),
      O => int_pattern0(8)
    );
\int_pattern[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(9),
      I1 => ladma_s_wstrb(1),
      I2 => \^int_pattern_reg[23]_0\(9),
      O => int_pattern0(9)
    );
\int_pattern_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(0),
      Q => \^int_pattern_reg[23]_0\(0),
      R => SS(0)
    );
\int_pattern_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(10),
      Q => \^int_pattern_reg[23]_0\(10),
      R => SS(0)
    );
\int_pattern_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(11),
      Q => \^int_pattern_reg[23]_0\(11),
      R => SS(0)
    );
\int_pattern_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(12),
      Q => \^int_pattern_reg[23]_0\(12),
      R => SS(0)
    );
\int_pattern_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(13),
      Q => \^int_pattern_reg[23]_0\(13),
      R => SS(0)
    );
\int_pattern_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(14),
      Q => \^int_pattern_reg[23]_0\(14),
      R => SS(0)
    );
\int_pattern_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(15),
      Q => \^int_pattern_reg[23]_0\(15),
      R => SS(0)
    );
\int_pattern_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(16),
      Q => \^int_pattern_reg[23]_0\(16),
      R => SS(0)
    );
\int_pattern_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(17),
      Q => \^int_pattern_reg[23]_0\(17),
      R => SS(0)
    );
\int_pattern_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(18),
      Q => \^int_pattern_reg[23]_0\(18),
      R => SS(0)
    );
\int_pattern_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(19),
      Q => \^int_pattern_reg[23]_0\(19),
      R => SS(0)
    );
\int_pattern_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(1),
      Q => \^int_pattern_reg[23]_0\(1),
      R => SS(0)
    );
\int_pattern_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(20),
      Q => \^int_pattern_reg[23]_0\(20),
      R => SS(0)
    );
\int_pattern_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(21),
      Q => \^int_pattern_reg[23]_0\(21),
      R => SS(0)
    );
\int_pattern_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(22),
      Q => \^int_pattern_reg[23]_0\(22),
      R => SS(0)
    );
\int_pattern_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(23),
      Q => \^int_pattern_reg[23]_0\(23),
      R => SS(0)
    );
\int_pattern_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(24),
      Q => \int_pattern_reg_n_0_[24]\,
      R => SS(0)
    );
\int_pattern_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(25),
      Q => \int_pattern_reg_n_0_[25]\,
      R => SS(0)
    );
\int_pattern_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(26),
      Q => \int_pattern_reg_n_0_[26]\,
      R => SS(0)
    );
\int_pattern_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(27),
      Q => \int_pattern_reg_n_0_[27]\,
      R => SS(0)
    );
\int_pattern_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(28),
      Q => \int_pattern_reg_n_0_[28]\,
      R => SS(0)
    );
\int_pattern_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(29),
      Q => \int_pattern_reg_n_0_[29]\,
      R => SS(0)
    );
\int_pattern_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(2),
      Q => \^int_pattern_reg[23]_0\(2),
      R => SS(0)
    );
\int_pattern_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(30),
      Q => \int_pattern_reg_n_0_[30]\,
      R => SS(0)
    );
\int_pattern_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(31),
      Q => \int_pattern_reg_n_0_[31]\,
      R => SS(0)
    );
\int_pattern_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(3),
      Q => \^int_pattern_reg[23]_0\(3),
      R => SS(0)
    );
\int_pattern_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(4),
      Q => \^int_pattern_reg[23]_0\(4),
      R => SS(0)
    );
\int_pattern_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(5),
      Q => \^int_pattern_reg[23]_0\(5),
      R => SS(0)
    );
\int_pattern_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(6),
      Q => \^int_pattern_reg[23]_0\(6),
      R => SS(0)
    );
\int_pattern_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(7),
      Q => \^int_pattern_reg[23]_0\(7),
      R => SS(0)
    );
\int_pattern_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(8),
      Q => \^int_pattern_reg[23]_0\(8),
      R => SS(0)
    );
\int_pattern_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_pattern[31]_i_1_n_0\,
      D => int_pattern0(9),
      Q => \^int_pattern_reg[23]_0\(9),
      R => SS(0)
    );
\int_s2m_len[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(0),
      I1 => ladma_s_wstrb(0),
      I2 => \^q\(0),
      O => int_s2m_len0(0)
    );
\int_s2m_len[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(10),
      I1 => ladma_s_wstrb(1),
      I2 => \^q\(10),
      O => int_s2m_len0(10)
    );
\int_s2m_len[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(11),
      I1 => ladma_s_wstrb(1),
      I2 => \^q\(11),
      O => int_s2m_len0(11)
    );
\int_s2m_len[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(12),
      I1 => ladma_s_wstrb(1),
      I2 => \^q\(12),
      O => int_s2m_len0(12)
    );
\int_s2m_len[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(13),
      I1 => ladma_s_wstrb(1),
      I2 => \^q\(13),
      O => int_s2m_len0(13)
    );
\int_s2m_len[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(14),
      I1 => ladma_s_wstrb(1),
      I2 => \^q\(14),
      O => int_s2m_len0(14)
    );
\int_s2m_len[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(15),
      I1 => ladma_s_wstrb(1),
      I2 => \^q\(15),
      O => int_s2m_len0(15)
    );
\int_s2m_len[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(16),
      I1 => ladma_s_wstrb(2),
      I2 => \^q\(16),
      O => int_s2m_len0(16)
    );
\int_s2m_len[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(17),
      I1 => ladma_s_wstrb(2),
      I2 => \^q\(17),
      O => int_s2m_len0(17)
    );
\int_s2m_len[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(18),
      I1 => ladma_s_wstrb(2),
      I2 => \^q\(18),
      O => int_s2m_len0(18)
    );
\int_s2m_len[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(19),
      I1 => ladma_s_wstrb(2),
      I2 => \^q\(19),
      O => int_s2m_len0(19)
    );
\int_s2m_len[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(1),
      I1 => ladma_s_wstrb(0),
      I2 => \^q\(1),
      O => int_s2m_len0(1)
    );
\int_s2m_len[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(20),
      I1 => ladma_s_wstrb(2),
      I2 => \^q\(20),
      O => int_s2m_len0(20)
    );
\int_s2m_len[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(21),
      I1 => ladma_s_wstrb(2),
      I2 => \^q\(21),
      O => int_s2m_len0(21)
    );
\int_s2m_len[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(22),
      I1 => ladma_s_wstrb(2),
      I2 => \^q\(22),
      O => int_s2m_len0(22)
    );
\int_s2m_len[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(23),
      I1 => ladma_s_wstrb(2),
      I2 => \^q\(23),
      O => int_s2m_len0(23)
    );
\int_s2m_len[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(24),
      I1 => ladma_s_wstrb(3),
      I2 => \^q\(24),
      O => int_s2m_len0(24)
    );
\int_s2m_len[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(25),
      I1 => ladma_s_wstrb(3),
      I2 => \^q\(25),
      O => int_s2m_len0(25)
    );
\int_s2m_len[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(26),
      I1 => ladma_s_wstrb(3),
      I2 => \^q\(26),
      O => int_s2m_len0(26)
    );
\int_s2m_len[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(27),
      I1 => ladma_s_wstrb(3),
      I2 => \^q\(27),
      O => int_s2m_len0(27)
    );
\int_s2m_len[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(28),
      I1 => ladma_s_wstrb(3),
      I2 => \^q\(28),
      O => int_s2m_len0(28)
    );
\int_s2m_len[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(29),
      I1 => ladma_s_wstrb(3),
      I2 => \^q\(29),
      O => int_s2m_len0(29)
    );
\int_s2m_len[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(2),
      I1 => ladma_s_wstrb(0),
      I2 => \^q\(2),
      O => int_s2m_len0(2)
    );
\int_s2m_len[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(30),
      I1 => ladma_s_wstrb(3),
      I2 => \^q\(30),
      O => int_s2m_len0(30)
    );
\int_s2m_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_s2m_len[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_s2m_len[31]_i_1_n_0\
    );
\int_s2m_len[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(31),
      I1 => ladma_s_wstrb(3),
      I2 => \^q\(31),
      O => int_s2m_len0(31)
    );
\int_s2m_len[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => ladma_s_wvalid,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_s2m_len[31]_i_3_n_0\
    );
\int_s2m_len[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(3),
      I1 => ladma_s_wstrb(0),
      I2 => \^q\(3),
      O => int_s2m_len0(3)
    );
\int_s2m_len[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(4),
      I1 => ladma_s_wstrb(0),
      I2 => \^q\(4),
      O => int_s2m_len0(4)
    );
\int_s2m_len[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(5),
      I1 => ladma_s_wstrb(0),
      I2 => \^q\(5),
      O => int_s2m_len0(5)
    );
\int_s2m_len[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(6),
      I1 => ladma_s_wstrb(0),
      I2 => \^q\(6),
      O => int_s2m_len0(6)
    );
\int_s2m_len[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(7),
      I1 => ladma_s_wstrb(0),
      I2 => \^q\(7),
      O => int_s2m_len0(7)
    );
\int_s2m_len[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(8),
      I1 => ladma_s_wstrb(1),
      I2 => \^q\(8),
      O => int_s2m_len0(8)
    );
\int_s2m_len[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ladma_s_wdata(9),
      I1 => ladma_s_wstrb(1),
      I2 => \^q\(9),
      O => int_s2m_len0(9)
    );
\int_s2m_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(0),
      Q => \^q\(0),
      R => SS(0)
    );
\int_s2m_len_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(10),
      Q => \^q\(10),
      R => SS(0)
    );
\int_s2m_len_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(11),
      Q => \^q\(11),
      R => SS(0)
    );
\int_s2m_len_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(12),
      Q => \^q\(12),
      R => SS(0)
    );
\int_s2m_len_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(13),
      Q => \^q\(13),
      R => SS(0)
    );
\int_s2m_len_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(14),
      Q => \^q\(14),
      R => SS(0)
    );
\int_s2m_len_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(15),
      Q => \^q\(15),
      R => SS(0)
    );
\int_s2m_len_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(16),
      Q => \^q\(16),
      R => SS(0)
    );
\int_s2m_len_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(17),
      Q => \^q\(17),
      R => SS(0)
    );
\int_s2m_len_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(18),
      Q => \^q\(18),
      R => SS(0)
    );
\int_s2m_len_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(19),
      Q => \^q\(19),
      R => SS(0)
    );
\int_s2m_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(1),
      Q => \^q\(1),
      R => SS(0)
    );
\int_s2m_len_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(20),
      Q => \^q\(20),
      R => SS(0)
    );
\int_s2m_len_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(21),
      Q => \^q\(21),
      R => SS(0)
    );
\int_s2m_len_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(22),
      Q => \^q\(22),
      R => SS(0)
    );
\int_s2m_len_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(23),
      Q => \^q\(23),
      R => SS(0)
    );
\int_s2m_len_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(24),
      Q => \^q\(24),
      R => SS(0)
    );
\int_s2m_len_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(25),
      Q => \^q\(25),
      R => SS(0)
    );
\int_s2m_len_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(26),
      Q => \^q\(26),
      R => SS(0)
    );
\int_s2m_len_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(27),
      Q => \^q\(27),
      R => SS(0)
    );
\int_s2m_len_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(28),
      Q => \^q\(28),
      R => SS(0)
    );
\int_s2m_len_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(29),
      Q => \^q\(29),
      R => SS(0)
    );
\int_s2m_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(2),
      Q => \^q\(2),
      R => SS(0)
    );
\int_s2m_len_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(30),
      Q => \^q\(30),
      R => SS(0)
    );
\int_s2m_len_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(31),
      Q => \^q\(31),
      R => SS(0)
    );
\int_s2m_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(3),
      Q => \^q\(3),
      R => SS(0)
    );
\int_s2m_len_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(4),
      Q => \^q\(4),
      R => SS(0)
    );
\int_s2m_len_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(5),
      Q => \^q\(5),
      R => SS(0)
    );
\int_s2m_len_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(6),
      Q => \^q\(6),
      R => SS(0)
    );
\int_s2m_len_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(7),
      Q => \^q\(7),
      R => SS(0)
    );
\int_s2m_len_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(8),
      Q => \^q\(8),
      R => SS(0)
    );
\int_s2m_len_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \int_s2m_len[31]_i_1_n_0\,
      D => int_s2m_len0(9),
      Q => \^q\(9),
      R => SS(0)
    );
\int_sts_clear[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => ladma_s_wdata(0),
      I1 => ladma_s_wstrb(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_sts_clear[0]_i_2_n_0\,
      I5 => \^int_sts_clear_reg[0]_0\,
      O => \int_sts_clear[0]_i_1_n_0\
    );
\int_sts_clear[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \int_s2m_len[31]_i_3_n_0\,
      O => \int_sts_clear[0]_i_2_n_0\
    );
\int_sts_clear_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \int_sts_clear[0]_i_1_n_0\,
      Q => \^int_sts_clear_reg[0]_0\,
      R => SS(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFD5D5D0CFC0C0C"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_0,
      I1 => \int_isr_reg[0]_0\(1),
      I2 => auto_restart_status_reg_n_0,
      I3 => p_7_in(2),
      I4 => ap_idle,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ladma_s_araddr(4),
      I1 => \rdata[9]_i_4_n_0\,
      I2 => int_task_ap_done_i_3_n_0,
      I3 => ladma_s_araddr(5),
      I4 => ladma_s_araddr(2),
      I5 => ladma_s_araddr(3),
      O => int_task_ap_done_i_2_n_0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => ladma_s_arvalid,
      O => int_task_ap_done_i_3_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => \int_task_ap_done__0\,
      R => SS(0)
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFFF"
    )
        port map (
      I0 => int_ap_idle_reg_0,
      I1 => \^int_ap_start_reg_0\,
      I2 => int_ap_idle_reg_1,
      I3 => int_ap_idle_reg_2,
      I4 => \mOutPtr_reg[2]\,
      O => ap_sync_reg_entry_proc_U0_ap_ready_reg
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_0\,
      I1 => ladma_s_araddr(2),
      I2 => \rdata[0]_i_3_n_0\,
      I3 => ladma_s_araddr(1),
      I4 => ladma_s_araddr(0),
      I5 => ladma_s_araddr(6),
      O => p_0_in(0)
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8830FFFF88300000"
    )
        port map (
      I0 => \^if_din\(31),
      I1 => ladma_s_araddr(4),
      I2 => data3(0),
      I3 => ladma_s_araddr(5),
      I4 => ladma_s_araddr(3),
      I5 => \rdata[0]_i_6_n_0\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(0),
      I1 => \^int_out_buf_sts_reg[0]_0\,
      I2 => ladma_s_araddr(4),
      I3 => \^int_sts_clear_reg[0]_0\,
      I4 => ladma_s_araddr(5),
      I5 => \^int_ap_start_reg_0\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \int_outbuf_reg_n_0_[0]\,
      I1 => ladma_s_araddr(4),
      I2 => \^q\(0),
      I3 => ladma_s_araddr(5),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => ladma_s_araddr(4),
      I2 => \int_out_buf_sts_ap_vld__0\,
      I3 => ladma_s_araddr(5),
      O => \rdata[0]_i_6_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(41),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(10),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(10),
      I4 => \^if_din\(9),
      I5 => ladma_s_araddr(2),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(42),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(11),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(11),
      I4 => \^if_din\(10),
      I5 => ladma_s_araddr(2),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(43),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(12),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(12),
      I4 => \^if_din\(11),
      I5 => ladma_s_araddr(2),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(44),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(13),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(13),
      I4 => \^if_din\(12),
      I5 => ladma_s_araddr(2),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(45),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(14),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(14),
      I4 => \^if_din\(13),
      I5 => ladma_s_araddr(2),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(46),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(15),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(15),
      I4 => \^if_din\(14),
      I5 => ladma_s_araddr(2),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(47),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(16),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(16),
      I4 => \^if_din\(15),
      I5 => ladma_s_araddr(2),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(48),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(17),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(17),
      I4 => \^if_din\(16),
      I5 => ladma_s_araddr(2),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(49),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(18),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(18),
      I4 => \^if_din\(17),
      I5 => ladma_s_araddr(2),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(50),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(19),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(19),
      I4 => \^if_din\(18),
      I5 => ladma_s_araddr(2),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => ladma_s_araddr(2),
      I2 => \rdata[1]_i_3_n_0\,
      I3 => ladma_s_araddr(1),
      I4 => ladma_s_araddr(0),
      I5 => ladma_s_araddr(6),
      O => p_0_in(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => ladma_s_araddr(3),
      I2 => \^int_pattern_reg[23]_0\(1),
      I3 => ladma_s_araddr(4),
      I4 => \int_task_ap_done__0\,
      I5 => ladma_s_araddr(5),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => ladma_s_araddr(3),
      I1 => data3(1),
      I2 => ladma_s_araddr(5),
      I3 => ladma_s_araddr(4),
      I4 => \^if_din\(32),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^if_din\(0),
      I1 => ladma_s_araddr(4),
      I2 => \^q\(1),
      I3 => ladma_s_araddr(5),
      I4 => p_0_in13_in,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(51),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(20),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(20),
      I4 => \^if_din\(19),
      I5 => ladma_s_araddr(2),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(52),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(21),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(21),
      I4 => \^if_din\(20),
      I5 => ladma_s_araddr(2),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(53),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(22),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(22),
      I4 => \^if_din\(21),
      I5 => ladma_s_araddr(2),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(54),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(23),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(23),
      I4 => \^if_din\(22),
      I5 => ladma_s_araddr(2),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(55),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \int_pattern_reg_n_0_[24]\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(24),
      I4 => \^if_din\(23),
      I5 => ladma_s_araddr(2),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(56),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \int_pattern_reg_n_0_[25]\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(25),
      I4 => \^if_din\(24),
      I5 => ladma_s_araddr(2),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(57),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \int_pattern_reg_n_0_[26]\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(26),
      I4 => \^if_din\(25),
      I5 => ladma_s_araddr(2),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(58),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \int_pattern_reg_n_0_[27]\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(27),
      I4 => \^if_din\(26),
      I5 => ladma_s_araddr(2),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(59),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \int_pattern_reg_n_0_[28]\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(28),
      I4 => \^if_din\(27),
      I5 => ladma_s_araddr(2),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(60),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \int_pattern_reg_n_0_[29]\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(29),
      I4 => \^if_din\(28),
      I5 => ladma_s_araddr(2),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000EFE0E0E"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => \rdata[2]_i_3_n_0\,
      I2 => ladma_s_araddr(2),
      I3 => \rdata[7]_i_4_n_0\,
      I4 => \^if_din\(33),
      I5 => \rdata[9]_i_4_n_0\,
      O => p_0_in(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50040004"
    )
        port map (
      I0 => ladma_s_araddr(3),
      I1 => p_7_in(2),
      I2 => ladma_s_araddr(5),
      I3 => ladma_s_araddr(4),
      I4 => \^int_pattern_reg[23]_0\(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => ladma_s_araddr(5),
      I1 => \^if_din\(1),
      I2 => ladma_s_araddr(4),
      I3 => \^q\(2),
      I4 => ladma_s_araddr(3),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(61),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \int_pattern_reg_n_0_[30]\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(30),
      I4 => \^if_din\(29),
      I5 => ladma_s_araddr(2),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
        port map (
      I0 => ladma_s_araddr(5),
      I1 => ladma_s_araddr(6),
      I2 => ladma_s_araddr(0),
      I3 => ladma_s_araddr(1),
      I4 => ladma_s_arvalid,
      I5 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ladma_s_arvalid,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(62),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \int_pattern_reg_n_0_[31]\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(31),
      I4 => \^if_din\(30),
      I5 => ladma_s_araddr(2),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000EFE0E0E"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => \rdata[3]_i_3_n_0\,
      I2 => ladma_s_araddr(2),
      I3 => \rdata[7]_i_4_n_0\,
      I4 => \^if_din\(34),
      I5 => \rdata[9]_i_4_n_0\,
      O => p_0_in(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50040004"
    )
        port map (
      I0 => ladma_s_araddr(3),
      I1 => \int_ap_ready__0\,
      I2 => ladma_s_araddr(5),
      I3 => ladma_s_araddr(4),
      I4 => \^int_pattern_reg[23]_0\(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => ladma_s_araddr(5),
      I1 => \^if_din\(2),
      I2 => ladma_s_araddr(4),
      I3 => \^q\(3),
      I4 => ladma_s_araddr(3),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(35),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(4),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(4),
      I4 => \^if_din\(3),
      I5 => ladma_s_araddr(2),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(36),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(5),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(5),
      I4 => \^if_din\(4),
      I5 => ladma_s_araddr(2),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(37),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(6),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(6),
      I4 => \^if_din\(5),
      I5 => ladma_s_araddr(2),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000EFE0E0E"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \rdata[7]_i_3_n_0\,
      I2 => ladma_s_araddr(2),
      I3 => \rdata[7]_i_4_n_0\,
      I4 => \^if_din\(38),
      I5 => \rdata[9]_i_4_n_0\,
      O => p_0_in(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50040004"
    )
        port map (
      I0 => ladma_s_araddr(3),
      I1 => p_7_in(7),
      I2 => ladma_s_araddr(5),
      I3 => ladma_s_araddr(4),
      I4 => \^int_pattern_reg[23]_0\(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => ladma_s_araddr(5),
      I1 => \^if_din\(6),
      I2 => ladma_s_araddr(4),
      I3 => \^q\(7),
      I4 => ladma_s_araddr(3),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ladma_s_araddr(4),
      I1 => ladma_s_araddr(3),
      I2 => ladma_s_araddr(5),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => ladma_s_araddr(2),
      I4 => \^if_din\(39),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(8),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(3),
      I3 => \^q\(8),
      I4 => \^if_din\(7),
      I5 => ladma_s_araddr(2),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F1100001111"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => ladma_s_araddr(2),
      I2 => \rdata[9]_i_3_n_0\,
      I3 => \^if_din\(40),
      I4 => \rdata[9]_i_4_n_0\,
      I5 => ladma_s_araddr(5),
      O => p_0_in(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => ladma_s_araddr(5),
      I1 => \^q\(9),
      I2 => ladma_s_araddr(4),
      I3 => \^if_din\(8),
      I4 => ladma_s_araddr(3),
      I5 => \rdata[9]_i_5_n_0\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ladma_s_araddr(4),
      I1 => ladma_s_araddr(3),
      I2 => ladma_s_araddr(2),
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ladma_s_araddr(6),
      I1 => ladma_s_araddr(0),
      I2 => ladma_s_araddr(1),
      O => \rdata[9]_i_4_n_0\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C7F"
    )
        port map (
      I0 => \^int_pattern_reg[23]_0\(9),
      I1 => ladma_s_araddr(4),
      I2 => ladma_s_araddr(5),
      I3 => \^ladma_interrupt\,
      O => \rdata[9]_i_5_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => p_0_in(0),
      Q => ladma_s_rdata(0),
      R => '0'
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => ladma_s_araddr(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => ladma_s_rdata(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => ladma_s_rdata(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => ladma_s_rdata(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => ladma_s_rdata(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => ladma_s_rdata(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => ladma_s_rdata(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => ladma_s_rdata(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => ladma_s_rdata(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => ladma_s_rdata(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => ladma_s_rdata(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => p_0_in(1),
      Q => ladma_s_rdata(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => ladma_s_rdata(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => ladma_s_rdata(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => ladma_s_rdata(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => ladma_s_rdata(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => ladma_s_rdata(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => ladma_s_rdata(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => ladma_s_rdata(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => ladma_s_rdata(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => ladma_s_rdata(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => ladma_s_rdata(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => p_0_in(2),
      Q => ladma_s_rdata(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => ladma_s_rdata(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => ladma_s_rdata(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => p_0_in(3),
      Q => ladma_s_rdata(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => ladma_s_rdata(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => ladma_s_rdata(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => ladma_s_rdata(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => p_0_in(7),
      Q => ladma_s_rdata(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => ladma_s_rdata(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ar_hs,
      D => p_0_in(9),
      Q => ladma_s_rdata(9),
      R => '0'
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ladma_s_awvalid,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => waddr,
      D => ladma_s_awaddr(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => waddr,
      D => ladma_s_awaddr(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => waddr,
      D => ladma_s_awaddr(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => waddr,
      D => ladma_s_awaddr(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => waddr,
      D => ladma_s_awaddr(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => waddr,
      D => ladma_s_awaddr(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => waddr,
      D => ladma_s_awaddr(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_entry_proc is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_2 : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_entry_proc : entity is "ladmatr_entry_proc";
end design_1_ps_axil_0_0_ladmatr_entry_proc;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_entry_proc is
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
begin
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg[1]_1\,
      O => start_once_reg_reg_1
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => start_once_reg_reg_2,
      Q => \^start_once_reg_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    sts_clear_c_dout : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \sts_clear_read_reg_255_reg[0]\ : in STD_LOGIC;
    \sts_clear_read_reg_255_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S_shiftReg : entity is "ladmatr_fifo_w1_d2_S_shiftReg";
end design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S_shiftReg;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S_shiftReg is
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][0]_0\ : STD_LOGIC;
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
  \SRL_SIG_reg[1][0]_0\ <= \^srl_sig_reg[1][0]_0\;
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \SRL_SIG_reg[1][0]_1\,
      Q => \^srl_sig_reg[1][0]_0\,
      R => '0'
    );
\sts_clear_read_reg_255[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]_0\,
      I1 => \sts_clear_read_reg_255_reg[0]\,
      I2 => \sts_clear_read_reg_255_reg[0]_0\,
      I3 => \^srl_sig_reg[0][0]_0\,
      O => sts_clear_c_dout
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_3\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_4\ : in STD_LOGIC;
    \in_s2m_len_read_reg_250_reg[0]\ : in STD_LOGIC;
    \in_s2m_len_read_reg_250_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_clk_m : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S_shiftReg : entity is "ladmatr_fifo_w32_d2_S_shiftReg";
end design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S_shiftReg;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\(0),
      I2 => \SRL_SIG_reg[1][0]_2\,
      I3 => \SRL_SIG_reg[1][0]_3\,
      I4 => \SRL_SIG_reg[1][0]_4\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\in_s2m_len_read_reg_250[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(0)
    );
\in_s2m_len_read_reg_250[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(10)
    );
\in_s2m_len_read_reg_250[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(11)
    );
\in_s2m_len_read_reg_250[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(12)
    );
\in_s2m_len_read_reg_250[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(13)
    );
\in_s2m_len_read_reg_250[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(14)
    );
\in_s2m_len_read_reg_250[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(15)
    );
\in_s2m_len_read_reg_250[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(16)
    );
\in_s2m_len_read_reg_250[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(17)
    );
\in_s2m_len_read_reg_250[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(18)
    );
\in_s2m_len_read_reg_250[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(19)
    );
\in_s2m_len_read_reg_250[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(1)
    );
\in_s2m_len_read_reg_250[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(20)
    );
\in_s2m_len_read_reg_250[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(21)
    );
\in_s2m_len_read_reg_250[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(22)
    );
\in_s2m_len_read_reg_250[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(23)
    );
\in_s2m_len_read_reg_250[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(24)
    );
\in_s2m_len_read_reg_250[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(25)
    );
\in_s2m_len_read_reg_250[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(26)
    );
\in_s2m_len_read_reg_250[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(27)
    );
\in_s2m_len_read_reg_250[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(28)
    );
\in_s2m_len_read_reg_250[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(29)
    );
\in_s2m_len_read_reg_250[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(2)
    );
\in_s2m_len_read_reg_250[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(30)
    );
\in_s2m_len_read_reg_250[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(31)
    );
\in_s2m_len_read_reg_250[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(3)
    );
\in_s2m_len_read_reg_250[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(4)
    );
\in_s2m_len_read_reg_250[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(5)
    );
\in_s2m_len_read_reg_250[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(6)
    );
\in_s2m_len_read_reg_250[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(7)
    );
\in_s2m_len_read_reg_250[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(8)
    );
\in_s2m_len_read_reg_250[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \in_s2m_len_read_reg_250_reg[0]\,
      I3 => \in_s2m_len_read_reg_250_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem0_AWREADY : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \tmp_reg_267_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_clk_m : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S_shiftReg : entity is "ladmatr_fifo_w32_d8_S_shiftReg";
end design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S_shiftReg;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S_shiftReg is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln15_reg_275[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_21_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_22_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_23_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_24_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_25_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_26_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_27_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_28_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_29_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_30_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_31_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_32_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_33_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_34_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_35_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_36_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln15_reg_275_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_icmp_ln15_reg_275_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln15_reg_275_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln15_reg_275_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln15_reg_275_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][0]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][10]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][10]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][10]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][11]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][11]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][11]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][12]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][12]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][12]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][13]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][13]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][13]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][14]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][14]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][14]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][15]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][15]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][15]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][16]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][16]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][16]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][17]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][17]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][17]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][18]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][18]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][18]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][19]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][19]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][19]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][20]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][20]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][20]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][21]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][21]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][21]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][22]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][22]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][22]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][23]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][23]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][23]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][24]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][24]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][24]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][25]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][25]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][25]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][26]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][26]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][26]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][27]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][27]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][27]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][28]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][28]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][28]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][29]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][29]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][29]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][30]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][30]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][30]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][31]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][31]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][31]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][7]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][8]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][8]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][8]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][9]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][9]_srl8\ : label is "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][9]_srl8 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln15_reg_275_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln15_reg_275_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln15_reg_275_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln15_reg_275_reg[0]_i_20\ : label is 11;
begin
  CO(0) <= \^co\(0);
  \out\(31 downto 0) <= \^out\(31 downto 0);
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[7][0]_srl8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[7][10]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[7][11]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[7][12]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[7][13]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[7][14]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[7][15]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[7][16]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[7][17]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[7][18]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[7][19]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[7][20]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[7][21]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[7][22]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[7][23]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[7][24]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(24),
      Q => \^out\(24)
    );
\SRL_SIG_reg[7][25]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(25),
      Q => \^out\(25)
    );
\SRL_SIG_reg[7][26]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(26),
      Q => \^out\(26)
    );
\SRL_SIG_reg[7][27]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(27),
      Q => \^out\(27)
    );
\SRL_SIG_reg[7][28]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(28),
      Q => \^out\(28)
    );
\SRL_SIG_reg[7][29]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(29),
      Q => \^out\(29)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[7][30]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(30),
      Q => \^out\(30)
    );
\SRL_SIG_reg[7][31]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(31),
      Q => \^out\(31)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[7][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \tmp_reg_267_reg[31]\(9),
      Q => \^out\(9)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808F80"
    )
        port map (
      I0 => \^co\(0),
      I1 => \ap_CS_fsm_reg[3]\,
      I2 => \ap_CS_fsm_reg[3]_0\(0),
      I3 => \ap_CS_fsm_reg[3]_0\(1),
      I4 => gmem0_AWREADY,
      O => D(0)
    );
\icmp_ln15_reg_275[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(24),
      I1 => \^out\(25),
      O => \icmp_ln15_reg_275[0]_i_10_n_0\
    );
\icmp_ln15_reg_275[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(22),
      I1 => \^out\(23),
      O => \icmp_ln15_reg_275[0]_i_12_n_0\
    );
\icmp_ln15_reg_275[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(20),
      I1 => \^out\(21),
      O => \icmp_ln15_reg_275[0]_i_13_n_0\
    );
\icmp_ln15_reg_275[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(18),
      I1 => \^out\(19),
      O => \icmp_ln15_reg_275[0]_i_14_n_0\
    );
\icmp_ln15_reg_275[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(16),
      I1 => \^out\(17),
      O => \icmp_ln15_reg_275[0]_i_15_n_0\
    );
\icmp_ln15_reg_275[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(22),
      I1 => \^out\(23),
      O => \icmp_ln15_reg_275[0]_i_16_n_0\
    );
\icmp_ln15_reg_275[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(20),
      I1 => \^out\(21),
      O => \icmp_ln15_reg_275[0]_i_17_n_0\
    );
\icmp_ln15_reg_275[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(18),
      I1 => \^out\(19),
      O => \icmp_ln15_reg_275[0]_i_18_n_0\
    );
\icmp_ln15_reg_275[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(16),
      I1 => \^out\(17),
      O => \icmp_ln15_reg_275[0]_i_19_n_0\
    );
\icmp_ln15_reg_275[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(14),
      I1 => \^out\(15),
      O => \icmp_ln15_reg_275[0]_i_21_n_0\
    );
\icmp_ln15_reg_275[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(12),
      I1 => \^out\(13),
      O => \icmp_ln15_reg_275[0]_i_22_n_0\
    );
\icmp_ln15_reg_275[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(10),
      I1 => \^out\(11),
      O => \icmp_ln15_reg_275[0]_i_23_n_0\
    );
\icmp_ln15_reg_275[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(9),
      O => \icmp_ln15_reg_275[0]_i_24_n_0\
    );
\icmp_ln15_reg_275[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      I1 => \^out\(15),
      O => \icmp_ln15_reg_275[0]_i_25_n_0\
    );
\icmp_ln15_reg_275[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(12),
      I1 => \^out\(13),
      O => \icmp_ln15_reg_275[0]_i_26_n_0\
    );
\icmp_ln15_reg_275[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      I1 => \^out\(11),
      O => \icmp_ln15_reg_275[0]_i_27_n_0\
    );
\icmp_ln15_reg_275[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(9),
      O => \icmp_ln15_reg_275[0]_i_28_n_0\
    );
\icmp_ln15_reg_275[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^out\(7),
      O => \icmp_ln15_reg_275[0]_i_29_n_0\
    );
\icmp_ln15_reg_275[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(30),
      I1 => \^out\(31),
      O => \icmp_ln15_reg_275[0]_i_3_n_0\
    );
\icmp_ln15_reg_275[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(5),
      O => \icmp_ln15_reg_275[0]_i_30_n_0\
    );
\icmp_ln15_reg_275[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(3),
      O => \icmp_ln15_reg_275[0]_i_31_n_0\
    );
\icmp_ln15_reg_275[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => \icmp_ln15_reg_275[0]_i_32_n_0\
    );
\icmp_ln15_reg_275[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^out\(7),
      O => \icmp_ln15_reg_275[0]_i_33_n_0\
    );
\icmp_ln15_reg_275[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(5),
      O => \icmp_ln15_reg_275[0]_i_34_n_0\
    );
\icmp_ln15_reg_275[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(3),
      O => \icmp_ln15_reg_275[0]_i_35_n_0\
    );
\icmp_ln15_reg_275[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => \icmp_ln15_reg_275[0]_i_36_n_0\
    );
\icmp_ln15_reg_275[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(28),
      I1 => \^out\(29),
      O => \icmp_ln15_reg_275[0]_i_4_n_0\
    );
\icmp_ln15_reg_275[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(26),
      I1 => \^out\(27),
      O => \icmp_ln15_reg_275[0]_i_5_n_0\
    );
\icmp_ln15_reg_275[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(24),
      I1 => \^out\(25),
      O => \icmp_ln15_reg_275[0]_i_6_n_0\
    );
\icmp_ln15_reg_275[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(30),
      I1 => \^out\(31),
      O => \icmp_ln15_reg_275[0]_i_7_n_0\
    );
\icmp_ln15_reg_275[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(28),
      I1 => \^out\(29),
      O => \icmp_ln15_reg_275[0]_i_8_n_0\
    );
\icmp_ln15_reg_275[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(26),
      I1 => \^out\(27),
      O => \icmp_ln15_reg_275[0]_i_9_n_0\
    );
\icmp_ln15_reg_275_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln15_reg_275_reg[0]_i_2_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln15_reg_275_reg[0]_i_1_n_1\,
      CO(1) => \icmp_ln15_reg_275_reg[0]_i_1_n_2\,
      CO(0) => \icmp_ln15_reg_275_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln15_reg_275[0]_i_3_n_0\,
      DI(2) => \icmp_ln15_reg_275[0]_i_4_n_0\,
      DI(1) => \icmp_ln15_reg_275[0]_i_5_n_0\,
      DI(0) => \icmp_ln15_reg_275[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_icmp_ln15_reg_275_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln15_reg_275[0]_i_7_n_0\,
      S(2) => \icmp_ln15_reg_275[0]_i_8_n_0\,
      S(1) => \icmp_ln15_reg_275[0]_i_9_n_0\,
      S(0) => \icmp_ln15_reg_275[0]_i_10_n_0\
    );
\icmp_ln15_reg_275_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln15_reg_275_reg[0]_i_20_n_0\,
      CO(3) => \icmp_ln15_reg_275_reg[0]_i_11_n_0\,
      CO(2) => \icmp_ln15_reg_275_reg[0]_i_11_n_1\,
      CO(1) => \icmp_ln15_reg_275_reg[0]_i_11_n_2\,
      CO(0) => \icmp_ln15_reg_275_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln15_reg_275[0]_i_21_n_0\,
      DI(2) => \icmp_ln15_reg_275[0]_i_22_n_0\,
      DI(1) => \icmp_ln15_reg_275[0]_i_23_n_0\,
      DI(0) => \icmp_ln15_reg_275[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_icmp_ln15_reg_275_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln15_reg_275[0]_i_25_n_0\,
      S(2) => \icmp_ln15_reg_275[0]_i_26_n_0\,
      S(1) => \icmp_ln15_reg_275[0]_i_27_n_0\,
      S(0) => \icmp_ln15_reg_275[0]_i_28_n_0\
    );
\icmp_ln15_reg_275_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln15_reg_275_reg[0]_i_11_n_0\,
      CO(3) => \icmp_ln15_reg_275_reg[0]_i_2_n_0\,
      CO(2) => \icmp_ln15_reg_275_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln15_reg_275_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln15_reg_275_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln15_reg_275[0]_i_12_n_0\,
      DI(2) => \icmp_ln15_reg_275[0]_i_13_n_0\,
      DI(1) => \icmp_ln15_reg_275[0]_i_14_n_0\,
      DI(0) => \icmp_ln15_reg_275[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_icmp_ln15_reg_275_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln15_reg_275[0]_i_16_n_0\,
      S(2) => \icmp_ln15_reg_275[0]_i_17_n_0\,
      S(1) => \icmp_ln15_reg_275[0]_i_18_n_0\,
      S(0) => \icmp_ln15_reg_275[0]_i_19_n_0\
    );
\icmp_ln15_reg_275_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln15_reg_275_reg[0]_i_20_n_0\,
      CO(2) => \icmp_ln15_reg_275_reg[0]_i_20_n_1\,
      CO(1) => \icmp_ln15_reg_275_reg[0]_i_20_n_2\,
      CO(0) => \icmp_ln15_reg_275_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln15_reg_275[0]_i_29_n_0\,
      DI(2) => \icmp_ln15_reg_275[0]_i_30_n_0\,
      DI(1) => \icmp_ln15_reg_275[0]_i_31_n_0\,
      DI(0) => \icmp_ln15_reg_275[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_icmp_ln15_reg_275_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln15_reg_275[0]_i_33_n_0\,
      S(2) => \icmp_ln15_reg_275[0]_i_34_n_0\,
      S(1) => \icmp_ln15_reg_275[0]_i_35_n_0\,
      S(0) => \icmp_ln15_reg_275[0]_i_36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \raddr_reg_reg[2]_0\ : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    din : in STD_LOGIC_VECTOR ( 32 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A_ram : entity is "ladmatr_fifo_w33_d128_A_ram";
end design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A_ram;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mem_reg_n_33 : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \raddr_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4191;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 384;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 32;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \raddr_reg[6]_i_2\ : label is "soft_lutpair309";
begin
  D(6 downto 0) <= \^d\(6 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => raddr_reg(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => mem_reg_2(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => axi_clk_m,
      CLKBWRCLK => axi_clk_m,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1) => '1',
      DIPADIP(0) => din(32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => NLW_mem_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => mem_reg_n_33,
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_0,
      ENBWREN => '1',
      REGCEAREGCE => mem_reg_1,
      REGCEB => '0',
      RSTRAMARSTRAM => SS(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\raddr_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000BF"
    )
        port map (
      I0 => \raddr_reg[2]_i_2_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \raddr_reg_reg[2]_0\,
      O => \^d\(0)
    );
\raddr_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00FB0"
    )
        port map (
      I0 => \raddr_reg[2]_i_2_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \raddr_reg_reg[2]_0\,
      O => \^d\(1)
    );
\raddr_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC3C8C"
    )
        port map (
      I0 => \raddr_reg[2]_i_2_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \raddr_reg_reg[2]_0\,
      O => \^d\(2)
    );
\raddr_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(5),
      O => \raddr_reg[2]_i_2_n_0\
    );
\raddr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0000FF7F00"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \raddr_reg[6]_i_2_n_0\,
      O => \^d\(3)
    );
\raddr_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F00FF070F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \raddr_reg[6]_i_2_n_0\,
      O => \^d\(4)
    );
\raddr_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC34CCCCCC"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \raddr_reg[6]_i_2_n_0\,
      O => \^d\(5)
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC2CCCCCCCCCCC"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \raddr_reg[6]_i_2_n_0\,
      I5 => Q(5),
      O => \^d\(6)
    );
\raddr_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \raddr_reg_reg[2]_0\,
      O => \raddr_reg[6]_i_2_n_0\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^d\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^d\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^d\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^d\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^d\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^d\(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^d\(6),
      Q => raddr_reg(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \out_memory_read_reg_245_reg[1]\ : in STD_LOGIC;
    \out_memory_read_reg_245_reg[1]_0\ : in STD_LOGIC;
    \out_memory_read_reg_245_reg[1]_1\ : in STD_LOGIC;
    \out_memory_read_reg_245_reg[1]_2\ : in STD_LOGIC;
    \out_memory_read_reg_245_reg[1]_3\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    axi_clk_m : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S_shiftReg : entity is "ladmatr_fifo_w64_d3_S_shiftReg";
end design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S_shiftReg;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][32]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][32]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][32]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][33]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][33]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][33]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][34]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][34]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][34]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][35]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][35]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][35]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][36]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][36]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][36]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][37]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][37]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][37]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][38]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][38]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][38]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][39]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][39]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][39]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][40]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][40]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][40]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][41]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][41]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][41]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][42]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][42]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][42]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][43]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][43]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][43]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][44]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][44]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][44]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][45]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][45]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][45]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][46]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][46]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][46]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][47]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][47]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][47]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][48]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][48]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][48]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][49]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][49]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][49]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][50]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][50]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][50]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][51]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][51]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][51]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][52]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][52]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][52]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][53]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][53]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][53]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][54]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][54]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][54]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][55]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][55]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][55]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][56]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][56]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][56]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][57]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][57]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][57]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][58]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][58]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][58]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][59]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][59]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][59]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][60]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][60]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][60]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][61]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][61]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][61]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][62]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][62]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][62]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][63]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][63]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][63]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(9),
      Q => \out\(9)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => \out_memory_read_reg_245_reg[1]\,
      I1 => \out_memory_read_reg_245_reg[1]_0\,
      I2 => \out_memory_read_reg_245_reg[1]_1\,
      I3 => \out_memory_read_reg_245_reg[1]_2\,
      I4 => \out_memory_read_reg_245_reg[1]_3\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][1]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][1]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][32]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][33]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[2][34]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[2][35]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[2][36]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[2][37]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[2][38]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[2][39]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][40]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[2][41]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[2][42]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[2][43]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[2][44]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[2][45]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[2][46]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[2][47]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[2][48]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[2][49]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(48),
      Q => \out\(48)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][50]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(49),
      Q => \out\(49)
    );
\SRL_SIG_reg[2][51]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(50),
      Q => \out\(50)
    );
\SRL_SIG_reg[2][52]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(51),
      Q => \out\(51)
    );
\SRL_SIG_reg[2][53]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(52),
      Q => \out\(52)
    );
\SRL_SIG_reg[2][54]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(53),
      Q => \out\(53)
    );
\SRL_SIG_reg[2][55]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(54),
      Q => \out\(54)
    );
\SRL_SIG_reg[2][56]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(55),
      Q => \out\(55)
    );
\SRL_SIG_reg[2][57]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(56),
      Q => \out\(56)
    );
\SRL_SIG_reg[2][58]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(57),
      Q => \out\(57)
    );
\SRL_SIG_reg[2][59]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(58),
      Q => \out\(58)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][60]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(59),
      Q => \out\(59)
    );
\SRL_SIG_reg[2][61]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(60),
      Q => \out\(60)
    );
\SRL_SIG_reg[2][62]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(61),
      Q => \out\(61)
    );
\SRL_SIG_reg[2][63]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(62),
      Q => \out\(62)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => axi_clk_m,
      D => \in\(8),
      Q => \out\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    \i_fu_62_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \i_fu_62_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg : in STD_LOGIC;
    \i_fu_62_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    buf_empty_n : in STD_LOGIC;
    gmem0_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init : entity is "ladmatr_flow_control_loop_pipe_sequential_init";
end design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init is
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal icmp_ln15_fu_104_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln15_fu_104_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln15_fu_104_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln15_fu_104_p2_carry_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \i_fu_62[0]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \i_fu_62[30]_i_1\ : label is "soft_lutpair535";
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\add_ln15_fu_110_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(8),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(8)
    );
\add_ln15_fu_110_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(7),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(7)
    );
\add_ln15_fu_110_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(6),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(6)
    );
\add_ln15_fu_110_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(5),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(5)
    );
\add_ln15_fu_110_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(12),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(12)
    );
\add_ln15_fu_110_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(11),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(11)
    );
\add_ln15_fu_110_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(10),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(10)
    );
\add_ln15_fu_110_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(9),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(9)
    );
\add_ln15_fu_110_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(16),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(16)
    );
\add_ln15_fu_110_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(15),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(15)
    );
\add_ln15_fu_110_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(14),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(14)
    );
\add_ln15_fu_110_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(13),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(13)
    );
\add_ln15_fu_110_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(20),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(20)
    );
\add_ln15_fu_110_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(19),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(19)
    );
\add_ln15_fu_110_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(18),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(18)
    );
\add_ln15_fu_110_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(17),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(17)
    );
\add_ln15_fu_110_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(24),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(24)
    );
\add_ln15_fu_110_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(23),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(23)
    );
\add_ln15_fu_110_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(22),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(22)
    );
\add_ln15_fu_110_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(21),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(21)
    );
\add_ln15_fu_110_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(28),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(28)
    );
\add_ln15_fu_110_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(27),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(27)
    );
\add_ln15_fu_110_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(26),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(26)
    );
\add_ln15_fu_110_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(25),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(25)
    );
\add_ln15_fu_110_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(30),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(30)
    );
\add_ln15_fu_110_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(29),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(29)
    );
add_ln15_fu_110_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(0),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(0)
    );
add_ln15_fu_110_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(4),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(4)
    );
add_ln15_fu_110_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(3),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(3)
    );
add_ln15_fu_110_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(2),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(2)
    );
add_ln15_fu_110_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(1),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(1)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEAEAAAAEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\(0),
      I1 => \ap_CS_fsm_reg[6]\(1),
      I2 => ap_done_cache,
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      I5 => \^ap_block_pp0_stage0_11001__0\,
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F440000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[6]\(1),
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => axi_reset_m_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\i_fu_62[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_62_reg[30]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\i_fu_62[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\icmp_ln15_fu_104_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(21),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(21),
      I4 => \icmp_ln15_fu_104_p2_carry__0_i_5_n_0\,
      O => \i_fu_62_reg[21]\(3)
    );
\icmp_ln15_fu_104_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(18),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(18),
      I4 => \icmp_ln15_fu_104_p2_carry__0_i_6_n_0\,
      O => \i_fu_62_reg[21]\(2)
    );
\icmp_ln15_fu_104_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(15),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(15),
      I4 => \icmp_ln15_fu_104_p2_carry__0_i_7_n_0\,
      O => \i_fu_62_reg[21]\(1)
    );
\icmp_ln15_fu_104_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(12),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(12),
      I4 => \icmp_ln15_fu_104_p2_carry__0_i_8_n_0\,
      O => \i_fu_62_reg[21]\(0)
    );
\icmp_ln15_fu_104_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(22),
      I1 => Q(22),
      I2 => \i_fu_62_reg[30]\(23),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(23),
      O => \icmp_ln15_fu_104_p2_carry__0_i_5_n_0\
    );
\icmp_ln15_fu_104_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(19),
      I1 => Q(19),
      I2 => \i_fu_62_reg[30]\(20),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(20),
      O => \icmp_ln15_fu_104_p2_carry__0_i_6_n_0\
    );
\icmp_ln15_fu_104_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(16),
      I1 => Q(16),
      I2 => \i_fu_62_reg[30]\(17),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(17),
      O => \icmp_ln15_fu_104_p2_carry__0_i_7_n_0\
    );
\icmp_ln15_fu_104_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(13),
      I1 => Q(13),
      I2 => \i_fu_62_reg[30]\(14),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(14),
      O => \icmp_ln15_fu_104_p2_carry__0_i_8_n_0\
    );
\icmp_ln15_fu_104_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init_int,
      I2 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I3 => \i_fu_62_reg[30]\(30),
      O => S(2)
    );
\icmp_ln15_fu_104_p2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(27),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(27),
      I4 => \icmp_ln15_fu_104_p2_carry__1_i_4_n_0\,
      O => S(1)
    );
\icmp_ln15_fu_104_p2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(24),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(24),
      I4 => \icmp_ln15_fu_104_p2_carry__1_i_5_n_0\,
      O => S(0)
    );
\icmp_ln15_fu_104_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(28),
      I1 => Q(28),
      I2 => \i_fu_62_reg[30]\(29),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(29),
      O => \icmp_ln15_fu_104_p2_carry__1_i_4_n_0\
    );
\icmp_ln15_fu_104_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(25),
      I1 => Q(25),
      I2 => \i_fu_62_reg[30]\(26),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(26),
      O => \icmp_ln15_fu_104_p2_carry__1_i_5_n_0\
    );
icmp_ln15_fu_104_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(9),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(9),
      I4 => icmp_ln15_fu_104_p2_carry_i_5_n_0,
      O => \i_fu_62_reg[9]\(3)
    );
icmp_ln15_fu_104_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(6),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(6),
      I4 => icmp_ln15_fu_104_p2_carry_i_6_n_0,
      O => \i_fu_62_reg[9]\(2)
    );
icmp_ln15_fu_104_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(3),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      I4 => icmp_ln15_fu_104_p2_carry_i_7_n_0,
      O => \i_fu_62_reg[9]\(1)
    );
icmp_ln15_fu_104_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(0),
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => icmp_ln15_fu_104_p2_carry_i_8_n_0,
      O => \i_fu_62_reg[9]\(0)
    );
icmp_ln15_fu_104_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(10),
      I1 => Q(10),
      I2 => \i_fu_62_reg[30]\(11),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(11),
      O => icmp_ln15_fu_104_p2_carry_i_5_n_0
    );
icmp_ln15_fu_104_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(7),
      I1 => Q(7),
      I2 => \i_fu_62_reg[30]\(8),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(8),
      O => icmp_ln15_fu_104_p2_carry_i_6_n_0
    );
icmp_ln15_fu_104_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(4),
      I1 => Q(4),
      I2 => \i_fu_62_reg[30]\(5),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(5),
      O => icmp_ln15_fu_104_p2_carry_i_7_n_0
    );
icmp_ln15_fu_104_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \i_fu_62_reg[30]\(1),
      I1 => Q(1),
      I2 => \i_fu_62_reg[30]\(2),
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => icmp_ln15_fu_104_p2_carry_i_8_n_0
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => buf_empty_n,
      I3 => gmem0_WREADY,
      I4 => ap_enable_reg_pp0_iter2,
      O => \^ap_block_pp0_stage0_11001__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init_14 is
  port (
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp0_stage0_11001111_out : out STD_LOGIC;
    \count_fu_66_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    count_fu_66 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln1073_1_reg_284 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln56_reg_280 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC;
    matched_load_reg_272 : in STD_LOGIC;
    and_ln47_1_reg_276 : in STD_LOGIC;
    buf_full_n : in STD_LOGIC;
    count_full_n : in STD_LOGIC;
    \count_fu_661__0\ : in STD_LOGIC;
    ap_sig_allocacmp_in_len_V_load_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init_14 : entity is "ladmatr_flow_control_loop_pipe_sequential_init";
end design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init_14;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init_14 is
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001111_out\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \count_4_reg_110[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[11]_i_3_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[11]_i_4_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[11]_i_5_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[15]_i_2_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[15]_i_3_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[15]_i_4_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[15]_i_5_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[19]_i_2_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[19]_i_3_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[19]_i_4_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[19]_i_5_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[23]_i_2_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[23]_i_3_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[23]_i_4_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[23]_i_5_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[27]_i_2_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[27]_i_3_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[27]_i_4_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[27]_i_5_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[31]_i_5_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[31]_i_6_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[3]_i_3_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[3]_i_4_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[3]_i_5_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[3]_i_6_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[7]_i_3_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[7]_i_4_n_0\ : STD_LOGIC;
  signal \count_4_reg_110[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_4_reg_110_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_4_reg_110_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_4_reg_110_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_4_reg_110_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_4_reg_110_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_4_reg_110_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_4_reg_110_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_4_reg_110_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_4_reg_110_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_4_reg_110_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_4_reg_110_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_4_reg_110_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_4_reg_110_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_4_reg_110_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_4_reg_110_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_4_reg_110_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_4_reg_110_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_4_reg_110_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_4_reg_110_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_4_reg_110_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_4_reg_110_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \count_4_reg_110_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \count_4_reg_110_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \count_4_reg_110_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_4_reg_110_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_4_reg_110_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_4_reg_110_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_4_reg_110_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_4_reg_110_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_4_reg_110_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_4_reg_110_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_4_reg_110_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair386";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_4_reg_110_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_4_reg_110_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_4_reg_110_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_4_reg_110_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_4_reg_110_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_4_reg_110_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_4_reg_110_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_4_reg_110_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \count_fu_66[31]_i_1\ : label is "soft_lutpair386";
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  ap_block_pp0_stage0_11001111_out <= \^ap_block_pp0_stage0_11001111_out\;
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBAAFBAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => ap_done_cache,
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200FFFFF200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I2 => \ap_CS_fsm_reg[3]_0\,
      I3 => \ap_CS_fsm_reg[3]\(1),
      I4 => \ap_CS_fsm_reg[3]\(2),
      I5 => \ap_CS_fsm_reg[3]_1\,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => axi_reset_m_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^b_v_data_1_state_reg[0]\,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
\count_4_reg_110[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(11),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(11),
      I5 => ap_loop_init,
      O => \count_4_reg_110[11]_i_2_n_0\
    );
\count_4_reg_110[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(10),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(10),
      I5 => ap_loop_init,
      O => \count_4_reg_110[11]_i_3_n_0\
    );
\count_4_reg_110[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(9),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(9),
      I5 => ap_loop_init,
      O => \count_4_reg_110[11]_i_4_n_0\
    );
\count_4_reg_110[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(8),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(8),
      I5 => ap_loop_init,
      O => \count_4_reg_110[11]_i_5_n_0\
    );
\count_4_reg_110[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(15),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(15),
      I5 => ap_loop_init,
      O => \count_4_reg_110[15]_i_2_n_0\
    );
\count_4_reg_110[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(14),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(14),
      I5 => ap_loop_init,
      O => \count_4_reg_110[15]_i_3_n_0\
    );
\count_4_reg_110[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(13),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(13),
      I5 => ap_loop_init,
      O => \count_4_reg_110[15]_i_4_n_0\
    );
\count_4_reg_110[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(12),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(12),
      I5 => ap_loop_init,
      O => \count_4_reg_110[15]_i_5_n_0\
    );
\count_4_reg_110[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(19),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(19),
      I5 => ap_loop_init,
      O => \count_4_reg_110[19]_i_2_n_0\
    );
\count_4_reg_110[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(18),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(18),
      I5 => ap_loop_init,
      O => \count_4_reg_110[19]_i_3_n_0\
    );
\count_4_reg_110[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(17),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(17),
      I5 => ap_loop_init,
      O => \count_4_reg_110[19]_i_4_n_0\
    );
\count_4_reg_110[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(16),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(16),
      I5 => ap_loop_init,
      O => \count_4_reg_110[19]_i_5_n_0\
    );
\count_4_reg_110[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(23),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(23),
      I5 => ap_loop_init,
      O => \count_4_reg_110[23]_i_2_n_0\
    );
\count_4_reg_110[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(22),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(22),
      I5 => ap_loop_init,
      O => \count_4_reg_110[23]_i_3_n_0\
    );
\count_4_reg_110[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(21),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(21),
      I5 => ap_loop_init,
      O => \count_4_reg_110[23]_i_4_n_0\
    );
\count_4_reg_110[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(20),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(20),
      I5 => ap_loop_init,
      O => \count_4_reg_110[23]_i_5_n_0\
    );
\count_4_reg_110[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(27),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(27),
      I5 => ap_loop_init,
      O => \count_4_reg_110[27]_i_2_n_0\
    );
\count_4_reg_110[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(26),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(26),
      I5 => ap_loop_init,
      O => \count_4_reg_110[27]_i_3_n_0\
    );
\count_4_reg_110[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(25),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(25),
      I5 => ap_loop_init,
      O => \count_4_reg_110[27]_i_4_n_0\
    );
\count_4_reg_110[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(24),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(24),
      I5 => ap_loop_init,
      O => \count_4_reg_110[27]_i_5_n_0\
    );
\count_4_reg_110[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(31),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(31),
      I5 => ap_loop_init,
      O => \count_4_reg_110[31]_i_3_n_0\
    );
\count_4_reg_110[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(30),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(30),
      I5 => ap_loop_init,
      O => \count_4_reg_110[31]_i_4_n_0\
    );
\count_4_reg_110[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(29),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(29),
      I5 => ap_loop_init,
      O => \count_4_reg_110[31]_i_5_n_0\
    );
\count_4_reg_110[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(28),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(28),
      I5 => ap_loop_init,
      O => \count_4_reg_110[31]_i_6_n_0\
    );
\count_4_reg_110[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      O => ap_loop_init
    );
\count_4_reg_110[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(0),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(0),
      I5 => ap_loop_init,
      O => \count_4_reg_110[3]_i_2_n_0\
    );
\count_4_reg_110[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(3),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(3),
      I5 => ap_loop_init,
      O => \count_4_reg_110[3]_i_3_n_0\
    );
\count_4_reg_110[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(2),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(2),
      I5 => ap_loop_init,
      O => \count_4_reg_110[3]_i_4_n_0\
    );
\count_4_reg_110[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(1),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(1),
      I5 => ap_loop_init,
      O => \count_4_reg_110[3]_i_5_n_0\
    );
\count_4_reg_110[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFF04550400"
    )
        port map (
      I0 => ap_loop_init,
      I1 => Q(0),
      I2 => icmp_ln56_reg_280,
      I3 => \count_fu_661__0\,
      I4 => count_fu_66(0),
      I5 => ap_sig_allocacmp_in_len_V_load_12,
      O => \count_4_reg_110[3]_i_6_n_0\
    );
\count_4_reg_110[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(7),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(7),
      I5 => ap_loop_init,
      O => \count_4_reg_110[7]_i_2_n_0\
    );
\count_4_reg_110[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(6),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(6),
      I5 => ap_loop_init,
      O => \count_4_reg_110[7]_i_3_n_0\
    );
\count_4_reg_110[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(5),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(5),
      I5 => ap_loop_init,
      O => \count_4_reg_110[7]_i_4_n_0\
    );
\count_4_reg_110[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => count_fu_66(4),
      I1 => icmp_ln1073_1_reg_284,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => Q(4),
      I5 => ap_loop_init,
      O => \count_4_reg_110[7]_i_5_n_0\
    );
\count_4_reg_110_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_4_reg_110_reg[7]_i_1_n_0\,
      CO(3) => \count_4_reg_110_reg[11]_i_1_n_0\,
      CO(2) => \count_4_reg_110_reg[11]_i_1_n_1\,
      CO(1) => \count_4_reg_110_reg[11]_i_1_n_2\,
      CO(0) => \count_4_reg_110_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \count_fu_66_reg[31]\(11 downto 8),
      S(3) => \count_4_reg_110[11]_i_2_n_0\,
      S(2) => \count_4_reg_110[11]_i_3_n_0\,
      S(1) => \count_4_reg_110[11]_i_4_n_0\,
      S(0) => \count_4_reg_110[11]_i_5_n_0\
    );
\count_4_reg_110_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_4_reg_110_reg[11]_i_1_n_0\,
      CO(3) => \count_4_reg_110_reg[15]_i_1_n_0\,
      CO(2) => \count_4_reg_110_reg[15]_i_1_n_1\,
      CO(1) => \count_4_reg_110_reg[15]_i_1_n_2\,
      CO(0) => \count_4_reg_110_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \count_fu_66_reg[31]\(15 downto 12),
      S(3) => \count_4_reg_110[15]_i_2_n_0\,
      S(2) => \count_4_reg_110[15]_i_3_n_0\,
      S(1) => \count_4_reg_110[15]_i_4_n_0\,
      S(0) => \count_4_reg_110[15]_i_5_n_0\
    );
\count_4_reg_110_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_4_reg_110_reg[15]_i_1_n_0\,
      CO(3) => \count_4_reg_110_reg[19]_i_1_n_0\,
      CO(2) => \count_4_reg_110_reg[19]_i_1_n_1\,
      CO(1) => \count_4_reg_110_reg[19]_i_1_n_2\,
      CO(0) => \count_4_reg_110_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \count_fu_66_reg[31]\(19 downto 16),
      S(3) => \count_4_reg_110[19]_i_2_n_0\,
      S(2) => \count_4_reg_110[19]_i_3_n_0\,
      S(1) => \count_4_reg_110[19]_i_4_n_0\,
      S(0) => \count_4_reg_110[19]_i_5_n_0\
    );
\count_4_reg_110_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_4_reg_110_reg[19]_i_1_n_0\,
      CO(3) => \count_4_reg_110_reg[23]_i_1_n_0\,
      CO(2) => \count_4_reg_110_reg[23]_i_1_n_1\,
      CO(1) => \count_4_reg_110_reg[23]_i_1_n_2\,
      CO(0) => \count_4_reg_110_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \count_fu_66_reg[31]\(23 downto 20),
      S(3) => \count_4_reg_110[23]_i_2_n_0\,
      S(2) => \count_4_reg_110[23]_i_3_n_0\,
      S(1) => \count_4_reg_110[23]_i_4_n_0\,
      S(0) => \count_4_reg_110[23]_i_5_n_0\
    );
\count_4_reg_110_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_4_reg_110_reg[23]_i_1_n_0\,
      CO(3) => \count_4_reg_110_reg[27]_i_1_n_0\,
      CO(2) => \count_4_reg_110_reg[27]_i_1_n_1\,
      CO(1) => \count_4_reg_110_reg[27]_i_1_n_2\,
      CO(0) => \count_4_reg_110_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \count_fu_66_reg[31]\(27 downto 24),
      S(3) => \count_4_reg_110[27]_i_2_n_0\,
      S(2) => \count_4_reg_110[27]_i_3_n_0\,
      S(1) => \count_4_reg_110[27]_i_4_n_0\,
      S(0) => \count_4_reg_110[27]_i_5_n_0\
    );
\count_4_reg_110_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_4_reg_110_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_4_reg_110_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \count_4_reg_110_reg[31]_i_2_n_1\,
      CO(1) => \count_4_reg_110_reg[31]_i_2_n_2\,
      CO(0) => \count_4_reg_110_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \count_fu_66_reg[31]\(31 downto 28),
      S(3) => \count_4_reg_110[31]_i_3_n_0\,
      S(2) => \count_4_reg_110[31]_i_4_n_0\,
      S(1) => \count_4_reg_110[31]_i_5_n_0\,
      S(0) => \count_4_reg_110[31]_i_6_n_0\
    );
\count_4_reg_110_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_4_reg_110_reg[3]_i_1_n_0\,
      CO(2) => \count_4_reg_110_reg[3]_i_1_n_1\,
      CO(1) => \count_4_reg_110_reg[3]_i_1_n_2\,
      CO(0) => \count_4_reg_110_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count_4_reg_110[3]_i_2_n_0\,
      O(3 downto 0) => \count_fu_66_reg[31]\(3 downto 0),
      S(3) => \count_4_reg_110[3]_i_3_n_0\,
      S(2) => \count_4_reg_110[3]_i_4_n_0\,
      S(1) => \count_4_reg_110[3]_i_5_n_0\,
      S(0) => \count_4_reg_110[3]_i_6_n_0\
    );
\count_4_reg_110_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_4_reg_110_reg[3]_i_1_n_0\,
      CO(3) => \count_4_reg_110_reg[7]_i_1_n_0\,
      CO(2) => \count_4_reg_110_reg[7]_i_1_n_1\,
      CO(1) => \count_4_reg_110_reg[7]_i_1_n_2\,
      CO(0) => \count_4_reg_110_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \count_fu_66_reg[31]\(7 downto 4),
      S(3) => \count_4_reg_110[7]_i_2_n_0\,
      S(2) => \count_4_reg_110[7]_i_3_n_0\,
      S(1) => \count_4_reg_110[7]_i_4_n_0\,
      S(0) => \count_4_reg_110[7]_i_5_n_0\
    );
\count_fu_66[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^b_v_data_1_state_reg[0]\,
      O => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg
    );
\matched_load_reg_272[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001111_out\,
      I1 => \ap_CS_fsm_reg[3]_1\,
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      O => \^b_v_data_1_state_reg[0]\
    );
\matched_load_reg_272[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A8AAAA00A8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => matched_load_reg_272,
      I2 => and_ln47_1_reg_276,
      I3 => buf_full_n,
      I4 => icmp_ln56_reg_280,
      I5 => count_full_n,
      O => \^ap_block_pp0_stage0_11001111_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized2\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    \push__0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized2\ : entity is "ladmatr_gmem0_m_axi_fifo";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized2\ is
  signal \dout_vld_i_1__2_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__3\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__1\ : label is "soft_lutpair528";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ursp_ready <= \^ursp_ready\;
\dout_vld_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_0_in(0),
      I2 => Q(0),
      I3 => \^dout_vld_reg_0\,
      O => \dout_vld_i_1__2_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \dout_vld_i_1__2_n_0\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_12_in,
      I4 => \mOutPtr[4]_i_1__7_n_0\,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDF5F5FF"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \full_n_i_2__2_n_0\,
      I2 => \^ursp_ready\,
      I3 => \full_n_i_3__0_n_0\,
      I4 => \push__0\,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      O => \full_n_i_2__2_n_0\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(0),
      I2 => p_0_in(0),
      I3 => empty_n_reg_n_0,
      O => \full_n_i_3__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^ursp_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => p_12_in,
      O => \mOutPtr[3]_i_1__3_n_0\
    );
\mOutPtr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999AAAA"
    )
        port map (
      I0 => \push__0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => p_0_in(0),
      I4 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_1__7_n_0\
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => p_12_in,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_2__2_n_0\
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F550000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_0_in(0),
      I2 => Q(0),
      I3 => \^dout_vld_reg_0\,
      I4 => \push__0\,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[2]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[3]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[4]_i_2__2_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized3\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized3\ : entity is "ladmatr_gmem0_m_axi_fifo";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized3\ is
  signal \dout_vld_i_1__8_n_0\ : STD_LOGIC;
  signal dout_vld_reg_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__3_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal \full_n_i_4__0_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_4_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_6_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_7_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \empty_n_i_3__3\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__4\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_3\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_4\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_5\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_6\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_7\ : label is "soft_lutpair509";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
\dout_vld_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => dout_vld_reg_n_0,
      O => \dout_vld_i_1__8_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \dout_vld_i_1__8_n_0\,
      Q => dout_vld_reg_n_0,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \empty_n_i_2__3_n_0\,
      I1 => \^full_n_reg_0\,
      I2 => Q(0),
      I3 => dout_vld_reg_n_0,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[8]\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \empty_n_i_3__3_n_0\,
      I4 => \mOutPtr[8]_i_3_n_0\,
      O => \empty_n_i_2__3_n_0\
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_3__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDFFFF55F555F5"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \full_n_i_2__3_n_0\,
      I2 => empty_n_reg_n_0,
      I3 => dout_vld_reg_n_0,
      I4 => Q(0),
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \full_n_i_3__1_n_0\,
      I1 => \mOutPtr_reg_n_0_[7]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[8]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      I5 => \full_n_i_4__0_n_0\,
      O => \full_n_i_2__3_n_0\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr_reg_n_0_[5]\,
      O => \full_n_i_3__1_n_0\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \full_n_i_4__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFD000D0002FFF"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => dout_vld_reg_n_0,
      I2 => Q(0),
      I3 => \^full_n_reg_0\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__4_n_0\
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__4_n_0\
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => mOutPtr18_out,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[4]_i_1__2_n_0\
    );
\mOutPtr[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mOutPtr[5]_i_2_n_0\,
      I1 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[5]_i_1__0_n_0\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      I5 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_2_n_0\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FC0EE11"
    )
        port map (
      I0 => \mOutPtr[8]_i_4_n_0\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr[8]_i_6_n_0\,
      I3 => \mOutPtr_reg_n_0_[6]\,
      I4 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[6]_i_1_n_0\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC0FF00FF00EE11"
    )
        port map (
      I0 => \mOutPtr[8]_i_4_n_0\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr[8]_i_6_n_0\,
      I3 => \mOutPtr_reg_n_0_[7]\,
      I4 => \mOutPtr_reg_n_0_[5]\,
      I5 => \mOutPtr_reg_n_0_[6]\,
      O => \mOutPtr[7]_i_1_n_0\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => Q(0),
      I2 => dout_vld_reg_n_0,
      I3 => empty_n_reg_n_0,
      O => \mOutPtr[8]_i_1_n_0\
    );
\mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE01010EFEF101"
    )
        port map (
      I0 => \mOutPtr[8]_i_3_n_0\,
      I1 => \mOutPtr[8]_i_4_n_0\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr[8]_i_6_n_0\,
      I4 => \mOutPtr_reg_n_0_[8]\,
      I5 => \mOutPtr[8]_i_7_n_0\,
      O => \mOutPtr[8]_i_2_n_0\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[5]\,
      I1 => \mOutPtr_reg_n_0_[6]\,
      I2 => \mOutPtr_reg_n_0_[7]\,
      O => \mOutPtr[8]_i_3_n_0\
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[8]_i_4_n_0\
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => dout_vld_reg_n_0,
      I2 => Q(0),
      I3 => \^full_n_reg_0\,
      O => mOutPtr18_out
    );
\mOutPtr[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[8]_i_6_n_0\
    );
\mOutPtr[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[5]\,
      I1 => \mOutPtr_reg_n_0_[6]\,
      I2 => \mOutPtr_reg_n_0_[7]\,
      O => \mOutPtr[8]_i_7_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[2]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[3]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[4]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[5]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[6]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[7]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[8]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[8]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_mem is
  port (
    rnext : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    raddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \raddr_reg_reg[5]_0\ : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_mem : entity is "ladmatr_gmem0_m_axi_mem";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_mem;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_mem is
  signal raddr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \raddr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \^rnext\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 2268;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/LA_DMA/gmem0_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 448;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_3\ : label is "soft_lutpair511";
begin
  rnext(5 downto 0) <= \^rnext\(5 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 5) => raddr_reg(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 5) => Q(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => axi_clk_m,
      CLKBWRCLK => axi_clk_m,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1 downto 0) => dout(33 downto 32),
      DOPBDOP(1 downto 0) => dout(35 downto 34),
      ENARDEN => mem_reg_0,
      ENBWREN => '1',
      REGCEAREGCE => mem_reg_1,
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => mem_reg_2,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => raddr(0),
      I1 => \raddr_reg[5]_i_2_n_0\,
      I2 => \raddr_reg_reg[5]_0\,
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60AA"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \raddr_reg[5]_i_2_n_0\,
      I3 => \raddr_reg_reg[5]_0\,
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60C0CCCC"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(2),
      I2 => \raddr_reg[5]_i_2_n_0\,
      I3 => raddr(0),
      I4 => \raddr_reg_reg[5]_0\,
      O => \^rnext\(2)
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA0000AAAAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => \raddr_reg[5]_i_2_n_0\,
      I5 => \raddr_reg_reg[5]_0\,
      O => \^rnext\(3)
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A0AAA0A"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => \raddr_reg_reg[5]_0\,
      I3 => \raddr_reg[5]_i_2_n_0\,
      I4 => \raddr_reg[5]_i_3_n_0\,
      O => \^rnext\(4)
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60C0C0C0CCCCCCCC"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(5),
      I2 => \raddr_reg[5]_i_2_n_0\,
      I3 => \raddr_reg[5]_i_3_n_0\,
      I4 => raddr(3),
      I5 => \raddr_reg_reg[5]_0\,
      O => \^rnext\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(5),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => raddr(1),
      I5 => raddr(0),
      O => \raddr_reg[5]_i_2_n_0\
    );
\raddr_reg[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      O => \raddr_reg[5]_i_3_n_0\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^rnext\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \^rnext\(5),
      Q => raddr_reg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[95]_0\ : out STD_LOGIC_VECTOR ( 91 downto 0 );
    \could_multi_bursts.loop_cnt_reg[2]\ : out STD_LOGIC;
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    last_sect_buf_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    last_sect_buf_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_len_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_len_buf_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[95]_0\ : in STD_LOGIC_VECTOR ( 91 downto 0 );
    \end_addr_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[33]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice : entity is "ladmatr_gmem0_m_axi_reg_slice";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[68]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[69]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[70]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[71]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[72]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[73]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[74]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[75]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[76]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[77]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[78]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[79]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[80]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[82]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[83]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[84]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[85]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[86]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[87]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[88]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[89]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[90]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[91]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[92]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[93]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[94]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[95]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[95]_0\ : STD_LOGIC_VECTOR ( 91 downto 0 );
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[68]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[69]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[70]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[71]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[72]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[73]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[74]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[76]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[77]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[78]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[79]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[80]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[82]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[83]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[84]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[85]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[86]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[87]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[88]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[89]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[90]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[91]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[92]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[93]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[94]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[95]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair428";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \end_addr_reg[13]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[17]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[21]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[21]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[25]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[25]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[29]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[29]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[33]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[33]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[37]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[37]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[41]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[41]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[45]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[45]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[49]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[49]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[53]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[53]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[57]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[57]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[5]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[61]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[61]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[63]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[63]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_reg[9]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair450";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[95]_0\(91 downto 0) <= \^data_p1_reg[95]_0\(91 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => AWVALID_Dummy,
      I3 => next_wreq,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => next_wreq,
      I2 => AWVALID_Dummy,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(8),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(9),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(10),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(11),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(12),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(13),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(14),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(15),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(16),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(17),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(18),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(19),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(20),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(21),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(22),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(23),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(24),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(25),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(26),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(27),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(0),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(28),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(29),
      O => \data_p1[31]_i_1_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(30),
      O => \data_p1[32]_i_1_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(31),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(32),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(33),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(34),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(35),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(36),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(37),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(1),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(38),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(39),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(40),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(41),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(42),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(43),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(44),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(45),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(46),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(47),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(2),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(48),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(49),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(50),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(51),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(52),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(53),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(54),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(55),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(56),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(57),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(3),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(58),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(59),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(60),
      O => \data_p1[62]_i_1_n_0\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(61),
      O => \data_p1[63]_i_1_n_0\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(62),
      O => \data_p1[66]_i_1_n_0\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(63),
      O => \data_p1[67]_i_1_n_0\
    );
\data_p1[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[68]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(64),
      O => \data_p1[68]_i_1_n_0\
    );
\data_p1[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[69]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(65),
      O => \data_p1[69]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(4),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[70]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(66),
      O => \data_p1[70]_i_1_n_0\
    );
\data_p1[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[71]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(67),
      O => \data_p1[71]_i_1_n_0\
    );
\data_p1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[72]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(68),
      O => \data_p1[72]_i_1_n_0\
    );
\data_p1[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[73]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(69),
      O => \data_p1[73]_i_1_n_0\
    );
\data_p1[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[74]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(70),
      O => \data_p1[74]_i_1_n_0\
    );
\data_p1[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[75]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(71),
      O => \data_p1[75]_i_1_n_0\
    );
\data_p1[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[76]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(72),
      O => \data_p1[76]_i_1_n_0\
    );
\data_p1[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[77]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(73),
      O => \data_p1[77]_i_1_n_0\
    );
\data_p1[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[78]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(74),
      O => \data_p1[78]_i_1_n_0\
    );
\data_p1[79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[79]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(75),
      O => \data_p1[79]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(5),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[80]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(76),
      O => \data_p1[80]_i_1_n_0\
    );
\data_p1[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[81]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(77),
      O => \data_p1[81]_i_1_n_0\
    );
\data_p1[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[82]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(78),
      O => \data_p1[82]_i_1_n_0\
    );
\data_p1[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[83]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(79),
      O => \data_p1[83]_i_1_n_0\
    );
\data_p1[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[84]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(80),
      O => \data_p1[84]_i_1_n_0\
    );
\data_p1[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[85]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(81),
      O => \data_p1[85]_i_1_n_0\
    );
\data_p1[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[86]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(82),
      O => \data_p1[86]_i_1_n_0\
    );
\data_p1[87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[87]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(83),
      O => \data_p1[87]_i_1_n_0\
    );
\data_p1[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[88]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(84),
      O => \data_p1[88]_i_1_n_0\
    );
\data_p1[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[89]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(85),
      O => \data_p1[89]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(6),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[90]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(86),
      O => \data_p1[90]_i_1_n_0\
    );
\data_p1[91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[91]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(87),
      O => \data_p1[91]_i_1_n_0\
    );
\data_p1[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[92]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(88),
      O => \data_p1[92]_i_1_n_0\
    );
\data_p1[93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[93]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(89),
      O => \data_p1[93]_i_1_n_0\
    );
\data_p1[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[94]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(90),
      O => \data_p1[94]_i_1_n_0\
    );
\data_p1[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B0"
    )
        port map (
      I0 => next_wreq,
      I1 => \state__0\(1),
      I2 => AWVALID_Dummy,
      I3 => \state__0\(0),
      O => load_p1
    );
\data_p1[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[95]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(91),
      O => \data_p1[95]_i_2_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(7),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(61),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(62),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(63),
      R => '0'
    );
\data_p1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[68]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(64),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[69]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(4),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[70]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(66),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[71]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(67),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[72]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(68),
      R => '0'
    );
\data_p1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[73]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(69),
      R => '0'
    );
\data_p1_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[74]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(70),
      R => '0'
    );
\data_p1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[75]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(71),
      R => '0'
    );
\data_p1_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[76]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(72),
      R => '0'
    );
\data_p1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[77]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(73),
      R => '0'
    );
\data_p1_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[78]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(74),
      R => '0'
    );
\data_p1_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[79]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(75),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(5),
      R => '0'
    );
\data_p1_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[80]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(76),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[81]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(77),
      R => '0'
    );
\data_p1_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[82]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(78),
      R => '0'
    );
\data_p1_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[83]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(79),
      R => '0'
    );
\data_p1_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[84]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(80),
      R => '0'
    );
\data_p1_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[85]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(81),
      R => '0'
    );
\data_p1_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[86]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(82),
      R => '0'
    );
\data_p1_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[87]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(83),
      R => '0'
    );
\data_p1_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[88]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(84),
      R => '0'
    );
\data_p1_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[89]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(85),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(6),
      R => '0'
    );
\data_p1_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[90]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(86),
      R => '0'
    );
\data_p1_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[91]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(87),
      R => '0'
    );
\data_p1_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[92]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(88),
      R => '0'
    );
\data_p1_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[93]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(89),
      R => '0'
    );
\data_p1_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[94]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(90),
      R => '0'
    );
\data_p1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[95]_i_2_n_0\,
      Q => \^data_p1_reg[95]_0\(91),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \^data_p1_reg[95]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(62),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(63),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(64),
      Q => \data_p2_reg_n_0_[68]\,
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(65),
      Q => \data_p2_reg_n_0_[69]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(66),
      Q => \data_p2_reg_n_0_[70]\,
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(67),
      Q => \data_p2_reg_n_0_[71]\,
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(68),
      Q => \data_p2_reg_n_0_[72]\,
      R => '0'
    );
\data_p2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(69),
      Q => \data_p2_reg_n_0_[73]\,
      R => '0'
    );
\data_p2_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(70),
      Q => \data_p2_reg_n_0_[74]\,
      R => '0'
    );
\data_p2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(71),
      Q => \data_p2_reg_n_0_[75]\,
      R => '0'
    );
\data_p2_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(72),
      Q => \data_p2_reg_n_0_[76]\,
      R => '0'
    );
\data_p2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(73),
      Q => \data_p2_reg_n_0_[77]\,
      R => '0'
    );
\data_p2_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(74),
      Q => \data_p2_reg_n_0_[78]\,
      R => '0'
    );
\data_p2_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(75),
      Q => \data_p2_reg_n_0_[79]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(76),
      Q => \data_p2_reg_n_0_[80]\,
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(77),
      Q => \data_p2_reg_n_0_[81]\,
      R => '0'
    );
\data_p2_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(78),
      Q => \data_p2_reg_n_0_[82]\,
      R => '0'
    );
\data_p2_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(79),
      Q => \data_p2_reg_n_0_[83]\,
      R => '0'
    );
\data_p2_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(80),
      Q => \data_p2_reg_n_0_[84]\,
      R => '0'
    );
\data_p2_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(81),
      Q => \data_p2_reg_n_0_[85]\,
      R => '0'
    );
\data_p2_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(82),
      Q => \data_p2_reg_n_0_[86]\,
      R => '0'
    );
\data_p2_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(83),
      Q => \data_p2_reg_n_0_[87]\,
      R => '0'
    );
\data_p2_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(84),
      Q => \data_p2_reg_n_0_[88]\,
      R => '0'
    );
\data_p2_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(85),
      Q => \data_p2_reg_n_0_[89]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(86),
      Q => \data_p2_reg_n_0_[90]\,
      R => '0'
    );
\data_p2_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(87),
      Q => \data_p2_reg_n_0_[91]\,
      R => '0'
    );
\data_p2_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(88),
      Q => \data_p2_reg_n_0_[92]\,
      R => '0'
    );
\data_p2_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(89),
      Q => \data_p2_reg_n_0_[93]\,
      R => '0'
    );
\data_p2_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(90),
      Q => \data_p2_reg_n_0_[94]\,
      R => '0'
    );
\data_p2_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(91),
      Q => \data_p2_reg_n_0_[95]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => \data_p2_reg[95]_0\(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\end_addr_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[9]_i_1_n_0\,
      CO(3) => \end_addr_reg[13]_i_1_n_0\,
      CO(2) => \end_addr_reg[13]_i_1_n_1\,
      CO(1) => \end_addr_reg[13]_i_1_n_2\,
      CO(0) => \end_addr_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(11 downto 8),
      O(3 downto 0) => \data_p1_reg[63]_0\(11 downto 8),
      S(3 downto 0) => \end_addr_reg[13]\(3 downto 0)
    );
\end_addr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[13]_i_1_n_0\,
      CO(3) => \end_addr_reg[17]_i_1_n_0\,
      CO(2) => \end_addr_reg[17]_i_1_n_1\,
      CO(1) => \end_addr_reg[17]_i_1_n_2\,
      CO(0) => \end_addr_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(15 downto 12),
      O(3 downto 0) => \data_p1_reg[63]_0\(15 downto 12),
      S(3 downto 0) => \end_addr_reg[17]\(3 downto 0)
    );
\end_addr_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[17]_i_1_n_0\,
      CO(3) => \end_addr_reg[21]_i_1_n_0\,
      CO(2) => \end_addr_reg[21]_i_1_n_1\,
      CO(1) => \end_addr_reg[21]_i_1_n_2\,
      CO(0) => \end_addr_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(19 downto 16),
      O(3 downto 0) => \data_p1_reg[63]_0\(19 downto 16),
      S(3 downto 0) => \end_addr_reg[21]\(3 downto 0)
    );
\end_addr_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[21]_i_1_n_0\,
      CO(3) => \end_addr_reg[25]_i_1_n_0\,
      CO(2) => \end_addr_reg[25]_i_1_n_1\,
      CO(1) => \end_addr_reg[25]_i_1_n_2\,
      CO(0) => \end_addr_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(23 downto 20),
      O(3 downto 0) => \data_p1_reg[63]_0\(23 downto 20),
      S(3 downto 0) => \end_addr_reg[25]\(3 downto 0)
    );
\end_addr_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[25]_i_1_n_0\,
      CO(3) => \end_addr_reg[29]_i_1_n_0\,
      CO(2) => \end_addr_reg[29]_i_1_n_1\,
      CO(1) => \end_addr_reg[29]_i_1_n_2\,
      CO(0) => \end_addr_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(27 downto 24),
      O(3 downto 0) => \data_p1_reg[63]_0\(27 downto 24),
      S(3 downto 0) => \end_addr_reg[29]\(3 downto 0)
    );
\end_addr_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[29]_i_1_n_0\,
      CO(3) => \end_addr_reg[33]_i_1_n_0\,
      CO(2) => \end_addr_reg[33]_i_1_n_1\,
      CO(1) => \end_addr_reg[33]_i_1_n_2\,
      CO(0) => \end_addr_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^data_p1_reg[95]_0\(29 downto 28),
      O(3 downto 0) => \data_p1_reg[63]_0\(31 downto 28),
      S(3 downto 2) => \^data_p1_reg[95]_0\(31 downto 30),
      S(1 downto 0) => \end_addr_reg[33]\(1 downto 0)
    );
\end_addr_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[33]_i_1_n_0\,
      CO(3) => \end_addr_reg[37]_i_1_n_0\,
      CO(2) => \end_addr_reg[37]_i_1_n_1\,
      CO(1) => \end_addr_reg[37]_i_1_n_2\,
      CO(0) => \end_addr_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(35 downto 32),
      S(3 downto 0) => \^data_p1_reg[95]_0\(35 downto 32)
    );
\end_addr_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[37]_i_1_n_0\,
      CO(3) => \end_addr_reg[41]_i_1_n_0\,
      CO(2) => \end_addr_reg[41]_i_1_n_1\,
      CO(1) => \end_addr_reg[41]_i_1_n_2\,
      CO(0) => \end_addr_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(39 downto 36),
      S(3 downto 0) => \^data_p1_reg[95]_0\(39 downto 36)
    );
\end_addr_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[41]_i_1_n_0\,
      CO(3) => \end_addr_reg[45]_i_1_n_0\,
      CO(2) => \end_addr_reg[45]_i_1_n_1\,
      CO(1) => \end_addr_reg[45]_i_1_n_2\,
      CO(0) => \end_addr_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(43 downto 40),
      S(3 downto 0) => \^data_p1_reg[95]_0\(43 downto 40)
    );
\end_addr_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[45]_i_1_n_0\,
      CO(3) => \end_addr_reg[49]_i_1_n_0\,
      CO(2) => \end_addr_reg[49]_i_1_n_1\,
      CO(1) => \end_addr_reg[49]_i_1_n_2\,
      CO(0) => \end_addr_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(47 downto 44),
      S(3 downto 0) => \^data_p1_reg[95]_0\(47 downto 44)
    );
\end_addr_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[49]_i_1_n_0\,
      CO(3) => \end_addr_reg[53]_i_1_n_0\,
      CO(2) => \end_addr_reg[53]_i_1_n_1\,
      CO(1) => \end_addr_reg[53]_i_1_n_2\,
      CO(0) => \end_addr_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(51 downto 48),
      S(3 downto 0) => \^data_p1_reg[95]_0\(51 downto 48)
    );
\end_addr_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[53]_i_1_n_0\,
      CO(3) => \end_addr_reg[57]_i_1_n_0\,
      CO(2) => \end_addr_reg[57]_i_1_n_1\,
      CO(1) => \end_addr_reg[57]_i_1_n_2\,
      CO(0) => \end_addr_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(55 downto 52),
      S(3 downto 0) => \^data_p1_reg[95]_0\(55 downto 52)
    );
\end_addr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_reg[5]_i_1_n_0\,
      CO(2) => \end_addr_reg[5]_i_1_n_1\,
      CO(1) => \end_addr_reg[5]_i_1_n_2\,
      CO(0) => \end_addr_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(3 downto 0),
      O(3 downto 0) => \data_p1_reg[63]_0\(3 downto 0),
      S(3 downto 0) => \end_addr_reg[5]\(3 downto 0)
    );
\end_addr_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[57]_i_1_n_0\,
      CO(3) => \end_addr_reg[61]_i_1_n_0\,
      CO(2) => \end_addr_reg[61]_i_1_n_1\,
      CO(1) => \end_addr_reg[61]_i_1_n_2\,
      CO(0) => \end_addr_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(59 downto 56),
      S(3 downto 0) => \^data_p1_reg[95]_0\(59 downto 56)
    );
\end_addr_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[61]_i_1_n_0\,
      CO(3 downto 1) => \NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_reg[63]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \data_p1_reg[63]_0\(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^data_p1_reg[95]_0\(61 downto 60)
    );
\end_addr_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[5]_i_1_n_0\,
      CO(3) => \end_addr_reg[9]_i_1_n_0\,
      CO(2) => \end_addr_reg[9]_i_1_n_1\,
      CO(1) => \end_addr_reg[9]_i_1_n_2\,
      CO(0) => \end_addr_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(7 downto 4),
      O(3 downto 0) => \data_p1_reg[63]_0\(7 downto 4),
      S(3 downto 0) => \end_addr_reg[9]\(3 downto 0)
    );
\last_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => last_sect_buf_reg(3),
      I1 => last_sect_buf_reg_0(4),
      O => S(1)
    );
\last_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_buf_reg(0),
      I1 => last_sect_buf_reg_0(1),
      I2 => last_sect_buf_reg(1),
      I3 => last_sect_buf_reg_0(2),
      I4 => last_sect_buf_reg_0(3),
      I5 => last_sect_buf_reg(2),
      O => S(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4D5F5"
    )
        port map (
      I0 => \state__0\(1),
      I1 => next_wreq,
      I2 => \^s_ready_t_reg_0\,
      I3 => AWVALID_Dummy,
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(10),
      I1 => next_wreq,
      I2 => last_sect_buf_reg_0(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(20),
      I1 => next_wreq,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(21),
      I1 => next_wreq,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(22),
      I1 => next_wreq,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(23),
      I1 => next_wreq,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(24),
      I1 => next_wreq,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(25),
      I1 => next_wreq,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(26),
      I1 => next_wreq,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(27),
      I1 => next_wreq,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(28),
      I1 => next_wreq,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(29),
      I1 => next_wreq,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(11),
      I1 => next_wreq,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(30),
      I1 => next_wreq,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(31),
      I1 => next_wreq,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(32),
      I1 => next_wreq,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(33),
      I1 => next_wreq,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(34),
      I1 => next_wreq,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(35),
      I1 => next_wreq,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(36),
      I1 => next_wreq,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(37),
      I1 => next_wreq,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(38),
      I1 => next_wreq,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(39),
      I1 => next_wreq,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(12),
      I1 => next_wreq,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(40),
      I1 => next_wreq,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(41),
      I1 => next_wreq,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(42),
      I1 => next_wreq,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(43),
      I1 => next_wreq,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(44),
      I1 => next_wreq,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(45),
      I1 => next_wreq,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(46),
      I1 => next_wreq,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(47),
      I1 => next_wreq,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(48),
      I1 => next_wreq,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(49),
      I1 => next_wreq,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(13),
      I1 => next_wreq,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(50),
      I1 => next_wreq,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(51),
      I1 => next_wreq,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(52),
      I1 => next_wreq,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(53),
      I1 => next_wreq,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(54),
      I1 => next_wreq,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(55),
      I1 => next_wreq,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(56),
      I1 => next_wreq,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(57),
      I1 => next_wreq,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(58),
      I1 => next_wreq,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(59),
      I1 => next_wreq,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(14),
      I1 => next_wreq,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(60),
      I1 => next_wreq,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(61),
      I1 => next_wreq,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(15),
      I1 => next_wreq,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(16),
      I1 => next_wreq,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(17),
      I1 => next_wreq,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(18),
      I1 => next_wreq,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(19),
      I1 => next_wreq,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\(1),
      I1 => \sect_len_buf_reg[8]_0\(1),
      I2 => \sect_len_buf_reg[8]\(0),
      I3 => \sect_len_buf_reg[8]_0\(0),
      O => \could_multi_bursts.loop_cnt_reg[2]\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8080"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => AWVALID_Dummy,
      I2 => state(1),
      I3 => next_wreq,
      I4 => \^q\(0),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => next_wreq,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => AWVALID_Dummy,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized0\ is
  port (
    rs_req_ready : out STD_LOGIC;
    ladma_mm_awvalid : out STD_LOGIC;
    \data_p1_reg[69]_0\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    req_fifo_valid : in STD_LOGIC;
    ladma_mm_awready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 67 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized0\ : entity is "ladmatr_gmem0_m_axi_reg_slice";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[68]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[69]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[68]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[69]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^ladma_mm_awvalid\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rs_req_ready\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  ladma_mm_awvalid <= \^ladma_mm_awvalid\;
  rs_req_ready <= \^rs_req_ready\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0080"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \state__0\(1),
      I3 => ladma_mm_awready,
      I4 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880077FF800080"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \^rs_req_ready\,
      I3 => \state__0\(0),
      I4 => ladma_mm_awready,
      I5 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[32]_i_1__0_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[62]_i_1__0_n_0\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F088"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => ladma_mm_awready,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[63]_i_2_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[64]_i_1_n_0\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1_n_0\
    );
\data_p1[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[66]_i_1__0_n_0\
    );
\data_p1[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[67]_i_1__0_n_0\
    );
\data_p1[68]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[68]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(66),
      O => \data_p1[68]_i_1__0_n_0\
    );
\data_p1[69]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[69]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(67),
      O => \data_p1[69]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_0\,
      Q => \data_p1_reg[69]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_0\,
      Q => \data_p1_reg[69]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_0\,
      Q => \data_p1_reg[69]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[66]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[67]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(65),
      R => '0'
    );
\data_p1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[68]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(66),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[69]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(67),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \data_p1_reg[69]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(66),
      Q => \data_p2_reg_n_0_[68]\,
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(67),
      Q => \data_p2_reg_n_0_[69]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00FF000F"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => ladma_mm_awready,
      I5 => \^rs_req_ready\,
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^rs_req_ready\,
      R => SR(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FFFFF88000000"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => ladma_mm_awready,
      I3 => \^rs_req_ready\,
      I4 => state(1),
      I5 => \^ladma_mm_awvalid\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => state(1),
      I3 => \^ladma_mm_awvalid\,
      I4 => ladma_mm_awready,
      O => \state[1]_i_1__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \state[0]_i_2_n_0\,
      Q => \^ladma_mm_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    ladma_mm_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized1\ : entity is "ladmatr_gmem0_m_axi_reg_slice";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair427";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair427";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => ladma_mm_bvalid,
      I3 => \resp_ready__1\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \resp_ready__1\,
      I2 => ladma_mm_bvalid,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF44DF55"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \resp_ready__1\,
      I2 => ladma_mm_bvalid,
      I3 => \^s_ready_t_reg_0\,
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8080"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ladma_mm_bvalid,
      I2 => state(1),
      I3 => \resp_ready__1\,
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \resp_ready__1\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => ladma_mm_bvalid,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    ladma_mm_rvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized2\ : entity is "ladmatr_gmem0_m_axi_reg_slice";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair411";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair411";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => ladma_mm_rvalid,
      I3 => RREADY_Dummy,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => RREADY_Dummy,
      I2 => ladma_mm_rvalid,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF44DF55"
    )
        port map (
      I0 => \state__0\(1),
      I1 => RREADY_Dummy,
      I2 => ladma_mm_rvalid,
      I3 => \^s_ready_t_reg_0\,
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA30F0F0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => RREADY_Dummy,
      I2 => \^q\(0),
      I3 => ladma_mm_rvalid,
      I4 => state(1),
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => ladma_mm_rvalid,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl is
  port (
    valid_length : out STD_LOGIC;
    \dout_reg[92]_0\ : out STD_LOGIC_VECTOR ( 90 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[70]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[66]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[78]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[82]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[86]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[90]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[93]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_valid_reg : out STD_LOGIC;
    \dout_reg[95]_0\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \dout_reg[95]_1\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 93 downto 0 );
    \dout_reg[95]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_clk_m : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl : entity is "ladmatr_gmem0_m_axi_srl";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl is
  signal \^dout_reg[92]_0\ : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal \mem_reg[13][0]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][10]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][11]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][12]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][13]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][14]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][15]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][16]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][17]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][18]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][19]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][1]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][20]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][21]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][22]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][23]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][24]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][25]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][26]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][27]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][28]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][29]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][2]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][30]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][31]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][32]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][33]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][34]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][35]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][36]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][37]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][38]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][39]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][3]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][40]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][41]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][42]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][43]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][44]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][45]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][46]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][47]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][48]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][49]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][4]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][50]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][51]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][52]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][53]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][54]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][55]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][56]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][57]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][58]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][59]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][5]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][60]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][61]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][64]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][65]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][66]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][67]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][68]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][69]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][6]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][70]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][71]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][72]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][73]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][74]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][75]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][76]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][77]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][78]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][79]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][7]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][80]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][81]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][82]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][83]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][84]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][85]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][86]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][87]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][88]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][89]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][8]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][90]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][91]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][92]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][93]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][94]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][95]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[13][9]_srl14_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_10_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_4_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_5_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_6_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_7_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_8_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_9_n_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal valid_length03_in : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 31 downto 29 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[13][0]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[13][0]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][0]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][10]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][10]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][10]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][11]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][11]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][11]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][12]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][12]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][12]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][13]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][13]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][13]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][14]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][14]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][14]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][15]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][15]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][15]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][16]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][16]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][16]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][17]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][17]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][17]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][18]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][18]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][18]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][19]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][19]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][19]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][1]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][1]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][1]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][20]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][20]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][20]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][21]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][21]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][21]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][22]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][22]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][22]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][23]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][23]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][23]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][24]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][24]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][24]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][25]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][25]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][25]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][26]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][26]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][26]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][27]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][27]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][27]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][28]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][28]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][28]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][29]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][29]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][29]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][2]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][2]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][2]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][30]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][30]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][30]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][31]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][31]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][31]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][32]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][32]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][32]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][33]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][33]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][33]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][34]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][34]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][34]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][35]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][35]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][35]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][36]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][36]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][36]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][37]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][37]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][37]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][38]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][38]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][38]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][39]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][39]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][39]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][3]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][3]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][3]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][40]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][40]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][40]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][41]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][41]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][41]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][42]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][42]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][42]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][43]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][43]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][43]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][44]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][44]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][44]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][45]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][45]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][45]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][46]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][46]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][46]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][47]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][47]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][47]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][48]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][48]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][48]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][49]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][49]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][49]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][4]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][4]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][4]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][50]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][50]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][50]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][51]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][51]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][51]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][52]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][52]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][52]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][53]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][53]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][53]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][54]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][54]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][54]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][55]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][55]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][55]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][56]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][56]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][56]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][57]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][57]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][57]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][58]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][58]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][58]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][59]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][59]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][59]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][5]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][5]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][5]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][60]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][60]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][60]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][61]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][61]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][61]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][64]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][64]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][64]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][65]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][65]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][65]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][66]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][66]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][66]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][67]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][67]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][67]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][68]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][68]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][68]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][69]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][69]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][69]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][6]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][6]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][6]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][70]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][70]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][70]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][71]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][71]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][71]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][72]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][72]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][72]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][73]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][73]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][73]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][74]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][74]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][74]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][75]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][75]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][75]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][76]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][76]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][76]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][77]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][77]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][77]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][78]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][78]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][78]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][79]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][79]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][79]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][7]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][7]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][7]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][80]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][80]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][80]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][81]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][81]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][81]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][82]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][82]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][82]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][83]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][83]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][83]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][84]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][84]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][84]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][85]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][85]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][85]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][86]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][86]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][86]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][87]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][87]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][87]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][88]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][88]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][88]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][89]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][89]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][89]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][8]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][8]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][8]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][90]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][90]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][90]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][91]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][91]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][91]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][92]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][92]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][92]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][93]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][93]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][93]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][94]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][94]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][94]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][95]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][95]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][95]_srl14 ";
  attribute srl_bus_name of \mem_reg[13][9]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] ";
  attribute srl_name of \mem_reg[13][9]_srl14\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][9]_srl14 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_8\ : label is "soft_lutpair516";
begin
  \dout_reg[92]_0\(90 downto 0) <= \^dout_reg[92]_0\(90 downto 0);
\dout[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00AAAA"
    )
        port map (
      I0 => \dout_reg[95]_0\,
      I1 => AWREADY_Dummy,
      I2 => tmp_valid_reg_0,
      I3 => wrsp_ready,
      I4 => \dout_reg[95]_1\,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][0]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][10]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][11]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][12]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][13]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][14]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][15]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][16]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][17]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][18]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][19]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][1]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][20]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][21]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][22]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][23]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][24]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][25]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][26]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][27]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][28]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][29]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][2]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][30]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][31]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][32]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][33]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][34]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][35]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][36]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][37]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][38]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][39]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][3]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][40]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][41]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][42]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][43]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][44]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][45]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][46]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][47]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][48]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][49]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][4]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][50]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][51]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][52]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][53]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][54]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][55]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][56]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][57]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][58]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][59]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][5]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][60]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][61]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][64]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(62),
      R => SR(0)
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][65]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(63),
      R => SR(0)
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][66]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(64),
      R => SR(0)
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][67]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(65),
      R => SR(0)
    );
\dout_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][68]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(66),
      R => SR(0)
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][69]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(67),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][6]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(6),
      R => SR(0)
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][70]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(68),
      R => SR(0)
    );
\dout_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][71]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(69),
      R => SR(0)
    );
\dout_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][72]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(70),
      R => SR(0)
    );
\dout_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][73]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(71),
      R => SR(0)
    );
\dout_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][74]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(72),
      R => SR(0)
    );
\dout_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][75]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(73),
      R => SR(0)
    );
\dout_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][76]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(74),
      R => SR(0)
    );
\dout_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][77]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(75),
      R => SR(0)
    );
\dout_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][78]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(76),
      R => SR(0)
    );
\dout_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][79]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(77),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][7]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(7),
      R => SR(0)
    );
\dout_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][80]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(78),
      R => SR(0)
    );
\dout_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][81]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(79),
      R => SR(0)
    );
\dout_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][82]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(80),
      R => SR(0)
    );
\dout_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][83]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(81),
      R => SR(0)
    );
\dout_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][84]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(82),
      R => SR(0)
    );
\dout_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][85]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(83),
      R => SR(0)
    );
\dout_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][86]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(84),
      R => SR(0)
    );
\dout_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][87]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(85),
      R => SR(0)
    );
\dout_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][88]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(86),
      R => SR(0)
    );
\dout_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][89]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(87),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][8]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(8),
      R => SR(0)
    );
\dout_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][90]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(88),
      R => SR(0)
    );
\dout_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][91]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(89),
      R => SR(0)
    );
\dout_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][92]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(90),
      R => SR(0)
    );
\dout_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][93]_srl14_n_0\,
      Q => wreq_len(29),
      R => SR(0)
    );
\dout_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][94]_srl14_n_0\,
      Q => wreq_len(30),
      R => SR(0)
    );
\dout_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][95]_srl14_n_0\,
      Q => wreq_len(31),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[13][9]_srl14_n_0\,
      Q => \^dout_reg[92]_0\(9),
      R => SR(0)
    );
\mem_reg[13][0]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(0),
      Q => \mem_reg[13][0]_srl14_n_0\
    );
\mem_reg[13][0]_srl14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => Q(0),
      O => push
    );
\mem_reg[13][10]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(10),
      Q => \mem_reg[13][10]_srl14_n_0\
    );
\mem_reg[13][11]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(11),
      Q => \mem_reg[13][11]_srl14_n_0\
    );
\mem_reg[13][12]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(12),
      Q => \mem_reg[13][12]_srl14_n_0\
    );
\mem_reg[13][13]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(13),
      Q => \mem_reg[13][13]_srl14_n_0\
    );
\mem_reg[13][14]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(14),
      Q => \mem_reg[13][14]_srl14_n_0\
    );
\mem_reg[13][15]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(15),
      Q => \mem_reg[13][15]_srl14_n_0\
    );
\mem_reg[13][16]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(16),
      Q => \mem_reg[13][16]_srl14_n_0\
    );
\mem_reg[13][17]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(17),
      Q => \mem_reg[13][17]_srl14_n_0\
    );
\mem_reg[13][18]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(18),
      Q => \mem_reg[13][18]_srl14_n_0\
    );
\mem_reg[13][19]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(19),
      Q => \mem_reg[13][19]_srl14_n_0\
    );
\mem_reg[13][1]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(1),
      Q => \mem_reg[13][1]_srl14_n_0\
    );
\mem_reg[13][20]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(20),
      Q => \mem_reg[13][20]_srl14_n_0\
    );
\mem_reg[13][21]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(21),
      Q => \mem_reg[13][21]_srl14_n_0\
    );
\mem_reg[13][22]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(22),
      Q => \mem_reg[13][22]_srl14_n_0\
    );
\mem_reg[13][23]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(23),
      Q => \mem_reg[13][23]_srl14_n_0\
    );
\mem_reg[13][24]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(24),
      Q => \mem_reg[13][24]_srl14_n_0\
    );
\mem_reg[13][25]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(25),
      Q => \mem_reg[13][25]_srl14_n_0\
    );
\mem_reg[13][26]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(26),
      Q => \mem_reg[13][26]_srl14_n_0\
    );
\mem_reg[13][27]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(27),
      Q => \mem_reg[13][27]_srl14_n_0\
    );
\mem_reg[13][28]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(28),
      Q => \mem_reg[13][28]_srl14_n_0\
    );
\mem_reg[13][29]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(29),
      Q => \mem_reg[13][29]_srl14_n_0\
    );
\mem_reg[13][2]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(2),
      Q => \mem_reg[13][2]_srl14_n_0\
    );
\mem_reg[13][30]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(30),
      Q => \mem_reg[13][30]_srl14_n_0\
    );
\mem_reg[13][31]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(31),
      Q => \mem_reg[13][31]_srl14_n_0\
    );
\mem_reg[13][32]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(32),
      Q => \mem_reg[13][32]_srl14_n_0\
    );
\mem_reg[13][33]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(33),
      Q => \mem_reg[13][33]_srl14_n_0\
    );
\mem_reg[13][34]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(34),
      Q => \mem_reg[13][34]_srl14_n_0\
    );
\mem_reg[13][35]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(35),
      Q => \mem_reg[13][35]_srl14_n_0\
    );
\mem_reg[13][36]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(36),
      Q => \mem_reg[13][36]_srl14_n_0\
    );
\mem_reg[13][37]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(37),
      Q => \mem_reg[13][37]_srl14_n_0\
    );
\mem_reg[13][38]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(38),
      Q => \mem_reg[13][38]_srl14_n_0\
    );
\mem_reg[13][39]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(39),
      Q => \mem_reg[13][39]_srl14_n_0\
    );
\mem_reg[13][3]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(3),
      Q => \mem_reg[13][3]_srl14_n_0\
    );
\mem_reg[13][40]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(40),
      Q => \mem_reg[13][40]_srl14_n_0\
    );
\mem_reg[13][41]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(41),
      Q => \mem_reg[13][41]_srl14_n_0\
    );
\mem_reg[13][42]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(42),
      Q => \mem_reg[13][42]_srl14_n_0\
    );
\mem_reg[13][43]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(43),
      Q => \mem_reg[13][43]_srl14_n_0\
    );
\mem_reg[13][44]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(44),
      Q => \mem_reg[13][44]_srl14_n_0\
    );
\mem_reg[13][45]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(45),
      Q => \mem_reg[13][45]_srl14_n_0\
    );
\mem_reg[13][46]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(46),
      Q => \mem_reg[13][46]_srl14_n_0\
    );
\mem_reg[13][47]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(47),
      Q => \mem_reg[13][47]_srl14_n_0\
    );
\mem_reg[13][48]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(48),
      Q => \mem_reg[13][48]_srl14_n_0\
    );
\mem_reg[13][49]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(49),
      Q => \mem_reg[13][49]_srl14_n_0\
    );
\mem_reg[13][4]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(4),
      Q => \mem_reg[13][4]_srl14_n_0\
    );
\mem_reg[13][50]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(50),
      Q => \mem_reg[13][50]_srl14_n_0\
    );
\mem_reg[13][51]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(51),
      Q => \mem_reg[13][51]_srl14_n_0\
    );
\mem_reg[13][52]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(52),
      Q => \mem_reg[13][52]_srl14_n_0\
    );
\mem_reg[13][53]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(53),
      Q => \mem_reg[13][53]_srl14_n_0\
    );
\mem_reg[13][54]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(54),
      Q => \mem_reg[13][54]_srl14_n_0\
    );
\mem_reg[13][55]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(55),
      Q => \mem_reg[13][55]_srl14_n_0\
    );
\mem_reg[13][56]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(56),
      Q => \mem_reg[13][56]_srl14_n_0\
    );
\mem_reg[13][57]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(57),
      Q => \mem_reg[13][57]_srl14_n_0\
    );
\mem_reg[13][58]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(58),
      Q => \mem_reg[13][58]_srl14_n_0\
    );
\mem_reg[13][59]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(59),
      Q => \mem_reg[13][59]_srl14_n_0\
    );
\mem_reg[13][5]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(5),
      Q => \mem_reg[13][5]_srl14_n_0\
    );
\mem_reg[13][60]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(60),
      Q => \mem_reg[13][60]_srl14_n_0\
    );
\mem_reg[13][61]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(61),
      Q => \mem_reg[13][61]_srl14_n_0\
    );
\mem_reg[13][64]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(62),
      Q => \mem_reg[13][64]_srl14_n_0\
    );
\mem_reg[13][65]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(63),
      Q => \mem_reg[13][65]_srl14_n_0\
    );
\mem_reg[13][66]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(64),
      Q => \mem_reg[13][66]_srl14_n_0\
    );
\mem_reg[13][67]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(65),
      Q => \mem_reg[13][67]_srl14_n_0\
    );
\mem_reg[13][68]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(66),
      Q => \mem_reg[13][68]_srl14_n_0\
    );
\mem_reg[13][69]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(67),
      Q => \mem_reg[13][69]_srl14_n_0\
    );
\mem_reg[13][6]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(6),
      Q => \mem_reg[13][6]_srl14_n_0\
    );
\mem_reg[13][70]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(68),
      Q => \mem_reg[13][70]_srl14_n_0\
    );
\mem_reg[13][71]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(69),
      Q => \mem_reg[13][71]_srl14_n_0\
    );
\mem_reg[13][72]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(70),
      Q => \mem_reg[13][72]_srl14_n_0\
    );
\mem_reg[13][73]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(71),
      Q => \mem_reg[13][73]_srl14_n_0\
    );
\mem_reg[13][74]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(72),
      Q => \mem_reg[13][74]_srl14_n_0\
    );
\mem_reg[13][75]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(73),
      Q => \mem_reg[13][75]_srl14_n_0\
    );
\mem_reg[13][76]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(74),
      Q => \mem_reg[13][76]_srl14_n_0\
    );
\mem_reg[13][77]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(75),
      Q => \mem_reg[13][77]_srl14_n_0\
    );
\mem_reg[13][78]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(76),
      Q => \mem_reg[13][78]_srl14_n_0\
    );
\mem_reg[13][79]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(77),
      Q => \mem_reg[13][79]_srl14_n_0\
    );
\mem_reg[13][7]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(7),
      Q => \mem_reg[13][7]_srl14_n_0\
    );
\mem_reg[13][80]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(78),
      Q => \mem_reg[13][80]_srl14_n_0\
    );
\mem_reg[13][81]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(79),
      Q => \mem_reg[13][81]_srl14_n_0\
    );
\mem_reg[13][82]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(80),
      Q => \mem_reg[13][82]_srl14_n_0\
    );
\mem_reg[13][83]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(81),
      Q => \mem_reg[13][83]_srl14_n_0\
    );
\mem_reg[13][84]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(82),
      Q => \mem_reg[13][84]_srl14_n_0\
    );
\mem_reg[13][85]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(83),
      Q => \mem_reg[13][85]_srl14_n_0\
    );
\mem_reg[13][86]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(84),
      Q => \mem_reg[13][86]_srl14_n_0\
    );
\mem_reg[13][87]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(85),
      Q => \mem_reg[13][87]_srl14_n_0\
    );
\mem_reg[13][88]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(86),
      Q => \mem_reg[13][88]_srl14_n_0\
    );
\mem_reg[13][89]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(87),
      Q => \mem_reg[13][89]_srl14_n_0\
    );
\mem_reg[13][8]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(8),
      Q => \mem_reg[13][8]_srl14_n_0\
    );
\mem_reg[13][90]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(88),
      Q => \mem_reg[13][90]_srl14_n_0\
    );
\mem_reg[13][91]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(89),
      Q => \mem_reg[13][91]_srl14_n_0\
    );
\mem_reg[13][92]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(90),
      Q => \mem_reg[13][92]_srl14_n_0\
    );
\mem_reg[13][93]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(91),
      Q => \mem_reg[13][93]_srl14_n_0\
    );
\mem_reg[13][94]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(92),
      Q => \mem_reg[13][94]_srl14_n_0\
    );
\mem_reg[13][95]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(93),
      Q => \mem_reg[13][95]_srl14_n_0\
    );
\mem_reg[13][9]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[95]_2\(0),
      A1 => \dout_reg[95]_2\(1),
      A2 => \dout_reg[95]_2\(2),
      A3 => \dout_reg[95]_2\(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(9),
      Q => \mem_reg[13][9]_srl14_n_0\
    );
\mem_reg[14][0]_srl15_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout_reg[92]_0\(82),
      I1 => \^dout_reg[92]_0\(83),
      I2 => \^dout_reg[92]_0\(84),
      I3 => \^dout_reg[92]_0\(85),
      O => \mem_reg[14][0]_srl15_i_10_n_0\
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_length03_in,
      I1 => wreq_len(31),
      O => valid_length
    );
\mem_reg[14][0]_srl15_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mem_reg[14][0]_srl15_i_4_n_0\,
      I1 => \mem_reg[14][0]_srl15_i_5_n_0\,
      I2 => \^dout_reg[92]_0\(68),
      I3 => \^dout_reg[92]_0\(69),
      I4 => \^dout_reg[92]_0\(70),
      I5 => \^dout_reg[92]_0\(71),
      O => valid_length03_in
    );
\mem_reg[14][0]_srl15_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mem_reg[14][0]_srl15_i_6_n_0\,
      I1 => \^dout_reg[92]_0\(67),
      I2 => \^dout_reg[92]_0\(66),
      I3 => \^dout_reg[92]_0\(65),
      I4 => \^dout_reg[92]_0\(64),
      O => \mem_reg[14][0]_srl15_i_4_n_0\
    );
\mem_reg[14][0]_srl15_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout_reg[92]_0\(76),
      I1 => \^dout_reg[92]_0\(77),
      I2 => \mem_reg[14][0]_srl15_i_7_n_0\,
      I3 => \mem_reg[14][0]_srl15_i_8_n_0\,
      I4 => \mem_reg[14][0]_srl15_i_9_n_0\,
      I5 => \mem_reg[14][0]_srl15_i_10_n_0\,
      O => \mem_reg[14][0]_srl15_i_5_n_0\
    );
\mem_reg[14][0]_srl15_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout_reg[92]_0\(75),
      I1 => \^dout_reg[92]_0\(74),
      I2 => \^dout_reg[92]_0\(73),
      I3 => \^dout_reg[92]_0\(72),
      I4 => \^dout_reg[92]_0\(62),
      I5 => \^dout_reg[92]_0\(63),
      O => \mem_reg[14][0]_srl15_i_6_n_0\
    );
\mem_reg[14][0]_srl15_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout_reg[92]_0\(86),
      I1 => \^dout_reg[92]_0\(87),
      I2 => \^dout_reg[92]_0\(88),
      I3 => \^dout_reg[92]_0\(89),
      O => \mem_reg[14][0]_srl15_i_7_n_0\
    );
\mem_reg[14][0]_srl15_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout_reg[92]_0\(90),
      I1 => wreq_len(29),
      I2 => wreq_len(31),
      I3 => wreq_len(30),
      O => \mem_reg[14][0]_srl15_i_8_n_0\
    );
\mem_reg[14][0]_srl15_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout_reg[92]_0\(78),
      I1 => \^dout_reg[92]_0\(79),
      I2 => \^dout_reg[92]_0\(80),
      I3 => \^dout_reg[92]_0\(81),
      O => \mem_reg[14][0]_srl15_i_9_n_0\
    );
\tmp_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(68),
      O => \dout_reg[70]_0\(3)
    );
\tmp_len0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(67),
      O => \dout_reg[70]_0\(2)
    );
\tmp_len0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(66),
      O => \dout_reg[70]_0\(1)
    );
\tmp_len0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(65),
      O => \dout_reg[70]_0\(0)
    );
\tmp_len0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(72),
      O => S(3)
    );
\tmp_len0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(71),
      O => S(2)
    );
\tmp_len0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(70),
      O => S(1)
    );
\tmp_len0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(69),
      O => S(0)
    );
\tmp_len0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(76),
      O => \dout_reg[78]_0\(3)
    );
\tmp_len0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(75),
      O => \dout_reg[78]_0\(2)
    );
\tmp_len0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(74),
      O => \dout_reg[78]_0\(1)
    );
\tmp_len0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(73),
      O => \dout_reg[78]_0\(0)
    );
\tmp_len0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(80),
      O => \dout_reg[82]_0\(3)
    );
\tmp_len0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(79),
      O => \dout_reg[82]_0\(2)
    );
\tmp_len0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(78),
      O => \dout_reg[82]_0\(1)
    );
\tmp_len0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(77),
      O => \dout_reg[82]_0\(0)
    );
\tmp_len0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(84),
      O => \dout_reg[86]_0\(3)
    );
\tmp_len0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(83),
      O => \dout_reg[86]_0\(2)
    );
\tmp_len0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(82),
      O => \dout_reg[86]_0\(1)
    );
\tmp_len0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(81),
      O => \dout_reg[86]_0\(0)
    );
\tmp_len0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(88),
      O => \dout_reg[90]_0\(3)
    );
\tmp_len0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(87),
      O => \dout_reg[90]_0\(2)
    );
\tmp_len0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(86),
      O => \dout_reg[90]_0\(1)
    );
\tmp_len0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(85),
      O => \dout_reg[90]_0\(0)
    );
\tmp_len0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wreq_len(29),
      O => \dout_reg[93]_0\(2)
    );
\tmp_len0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(90),
      O => \dout_reg[93]_0\(1)
    );
\tmp_len0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(89),
      O => \dout_reg[93]_0\(0)
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(64),
      O => \dout_reg[66]_0\(2)
    );
tmp_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(63),
      O => \dout_reg[66]_0\(1)
    );
tmp_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[92]_0\(62),
      O => \dout_reg[66]_0\(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000CCCCECCC"
    )
        port map (
      I0 => valid_length03_in,
      I1 => tmp_valid_reg_0,
      I2 => \dout_reg[95]_1\,
      I3 => wrsp_ready,
      I4 => wreq_len(31),
      I5 => AWREADY_Dummy,
      O => tmp_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0\ is
  port (
    full_n_reg : out STD_LOGIC;
    \dout_reg[0]_0\ : out STD_LOGIC;
    axi_reset_m_n_0 : out STD_LOGIC;
    p_12_in : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \raddr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \resp_ready__1\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    valid_length : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_clk_m : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_reset_m_n : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    \tmp_addr_reg[63]\ : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wreq_valid : in STD_LOGIC;
    \tmp_addr_reg[63]_0\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0\ : entity is "ladmatr_gmem0_m_axi_srl";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0\ is
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \^p_12_in\ : STD_LOGIC;
  signal \^p_8_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[3]_i_3__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4\ : label is "soft_lutpair522";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__0\ : label is "soft_lutpair525";
begin
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  full_n_reg <= \^full_n_reg\;
  full_n_reg_0 <= \^full_n_reg_0\;
  p_12_in <= \^p_12_in\;
  p_8_in <= \^p_8_in\;
\dout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA0000AAAAAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => last_resp,
      I2 => dout_vld_reg_0(0),
      I3 => \^dout_reg[0]_0\,
      I4 => dout_vld_reg_1,
      I5 => wrsp_valid,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^dout_reg[0]_0\,
      R => SR(0)
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => last_resp,
      I2 => dout_vld_reg_0(0),
      I3 => \^dout_reg[0]_0\,
      I4 => wrsp_valid,
      I5 => dout_vld_reg_1,
      O => empty_n_reg
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007070"
    )
        port map (
      I0 => \tmp_addr_reg[63]\,
      I1 => \^full_n_reg\,
      I2 => dout_vld_reg,
      I3 => \^full_n_reg_0\,
      I4 => wrsp_valid,
      O => \^p_8_in\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => full_n_reg_1,
      I2 => \tmp_addr_reg[63]\,
      I3 => \^p_12_in\,
      I4 => \^p_8_in\,
      O => axi_reset_m_n_0
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(0)
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(2),
      I3 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(1)
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(3),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(2)
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => wrsp_valid,
      I1 => \^full_n_reg_0\,
      I2 => dout_vld_reg,
      I3 => \^full_n_reg\,
      I4 => \tmp_addr_reg[63]\,
      O => E(0)
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(4),
      I3 => \mOutPtr_reg[4]\(1),
      I4 => \mOutPtr_reg[4]\(2),
      I5 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[0]\(3)
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => wrsp_valid,
      I2 => \^dout_reg[0]_0\,
      I3 => dout_vld_reg_0(0),
      I4 => last_resp,
      O => \^full_n_reg_0\
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => \^full_n_reg_0\,
      I2 => wrsp_valid,
      I3 => \tmp_addr_reg[63]\,
      I4 => \^full_n_reg\,
      O => \^p_12_in\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^full_n_reg\,
      CLK => axi_clk_m,
      D => valid_length,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \tmp_addr_reg[63]\,
      I1 => wreq_valid,
      I2 => \tmp_addr_reg[63]_0\,
      I3 => AWREADY_Dummy,
      O => \^full_n_reg\
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => dout_vld_reg,
      I3 => \^p_12_in\,
      O => D(0)
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => Q(2),
      I1 => dout_vld_reg,
      I2 => \^p_12_in\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0FFFEF0F0F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \raddr[3]_i_3__0_n_0\,
      I3 => Q(2),
      I4 => \^p_8_in\,
      I5 => Q(0),
      O => \raddr_reg[1]\(0)
    );
\raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAA95"
    )
        port map (
      I0 => Q(3),
      I1 => dout_vld_reg,
      I2 => \^p_12_in\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => D(2)
    );
\raddr[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => dout_vld_reg,
      O => \raddr[3]_i_3__0_n_0\
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^dout_reg[0]_0\,
      I1 => dout_vld_reg_1,
      I2 => last_resp,
      I3 => need_wrsp,
      O => \resp_ready__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0_13\ is
  port (
    last_resp : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_clk_m : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.last_loop__6\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0_13\ : entity is "ladmatr_gmem0_m_axi_srl";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0_13\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0_13\ is
  signal aw2b_info : STD_LOGIC;
  signal \^last_resp\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  last_resp <= \^last_resp\;
\dout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008888AAAAAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => dout_vld_reg_0(0),
      I2 => wrsp_type,
      I3 => ursp_ready,
      I4 => \^last_resp\,
      I5 => dout_vld_reg_1,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^last_resp\,
      R => SR(0)
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => dout_vld_reg_0(0),
      I2 => wrsp_type,
      I3 => ursp_ready,
      I4 => \^last_resp\,
      I5 => dout_vld_reg_1,
      O => empty_n_reg
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => aw2b_info,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => \dout_reg[0]_2\,
      I2 => fifo_burst_ready,
      I3 => \dout_reg[0]_3\,
      I4 => AWREADY_Dummy_0,
      O => push
    );
\mem_reg[14][0]_srl15_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop__6\,
      I1 => \dout_reg[0]_0\,
      O => aw2b_info
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized2\ is
  port (
    axi_reset_m_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_reset_m_n_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_12_in : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_reset_m_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    \len_cnt_reg[7]\ : in STD_LOGIC;
    \mOutPtr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[5]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    \len_cnt_reg[7]_0\ : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    \sect_len_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[4]_1\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \mOutPtr_reg[4]_2\ : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized2\ : entity is "ladmatr_gmem0_m_axi_srl";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized2\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized2\ is
  signal \^could_multi_bursts.loop_cnt_reg[0]\ : STD_LOGIC;
  signal \dout[5]_i_3_n_0\ : STD_LOGIC;
  signal \dout[5]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_5_n_0\ : STD_LOGIC;
  signal \dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_reg_n_0_[3]\ : STD_LOGIC;
  signal \dout_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_reg_n_0_[5]\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal \^p_12_in\ : STD_LOGIC;
  signal \^p_8_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WLAST_Dummy_i_1 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \dout_vld_i_1__3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair415";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__0\ : label is "soft_lutpair417";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair417";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][2]_srl15_i_1\ : label is "soft_lutpair418";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][3]_srl15_i_1\ : label is "soft_lutpair418";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][4]_srl15_i_1\ : label is "soft_lutpair419";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][5]_srl15_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__1\ : label is "soft_lutpair412";
begin
  \could_multi_bursts.loop_cnt_reg[0]\ <= \^could_multi_bursts.loop_cnt_reg[0]\;
  dout_vld_reg(0) <= \^dout_vld_reg\(0);
  \in\(5 downto 0) <= \^in\(5 downto 0);
  p_12_in <= \^p_12_in\;
  p_8_in <= \^p_8_in\;
  \sect_len_buf_reg[7]\ <= \^sect_len_buf_reg[7]\;
WLAST_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => next_burst,
      I1 => \len_cnt_reg[7]_0\,
      I2 => WREADY_Dummy,
      I3 => WLAST_Dummy_reg,
      O => WVALID_Dummy_reg
    );
\dout[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => next_burst,
      I1 => \len_cnt_reg[7]\,
      I2 => dout_vld_reg_0,
      O => pop
    );
\dout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \dout_reg[5]_0\(6),
      I1 => \dout_reg[5]_0\(7),
      I2 => \dout[5]_i_3_n_0\,
      I3 => \dout[5]_i_4_n_0\,
      I4 => \dout[5]_i_5_n_0\,
      I5 => \^dout_vld_reg\(0),
      O => next_burst
    );
\dout[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \dout_reg[5]_0\(4),
      I1 => \dout_reg_n_0_[4]\,
      I2 => \dout_reg[5]_0\(3),
      I3 => \dout_reg_n_0_[3]\,
      O => \dout[5]_i_3_n_0\
    );
\dout[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \dout_reg[5]_0\(1),
      I1 => \dout_reg_n_0_[1]\,
      I2 => \dout_reg[5]_0\(0),
      I3 => \dout_reg_n_0_[0]\,
      O => \dout[5]_i_4_n_0\
    );
\dout[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \dout_reg[5]_0\(5),
      I1 => \dout_reg_n_0_[5]\,
      I2 => \dout_reg[5]_0\(2),
      I3 => \dout_reg_n_0_[2]\,
      O => \dout[5]_i_5_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \dout_reg_n_0_[0]\,
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \dout_reg_n_0_[1]\,
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg_n_0_[2]\,
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg_n_0_[3]\,
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg_n_0_[4]\,
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg_n_0_[5]\,
      R => SR(0)
    );
\dout_vld_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => \len_cnt_reg[7]\,
      I2 => next_burst,
      O => empty_n_reg
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
        port map (
      I0 => \mOutPtr_reg[4]\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => dout_vld_reg_0,
      I3 => \len_cnt_reg[7]\,
      I4 => next_burst,
      O => \^p_8_in\
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5F5"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => full_n_reg_0,
      I2 => \mOutPtr_reg[4]\,
      I3 => \could_multi_bursts.next_loop\,
      I4 => pop,
      O => axi_reset_m_n_1
    );
\len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => axi_reset_m_n,
      O => axi_reset_m_n_0(0)
    );
\len_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \len_cnt_reg[7]\,
      I2 => \len_cnt_reg[7]_0\,
      I3 => WREADY_Dummy,
      O => \^dout_vld_reg\(0)
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]_0\(0),
      I2 => \mOutPtr_reg[4]_0\(1),
      O => \mOutPtr_reg[0]\(0)
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]_0\(0),
      I2 => \mOutPtr_reg[4]_0\(2),
      I3 => \mOutPtr_reg[4]_0\(1),
      O => \mOutPtr_reg[0]\(1)
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]_0\(0),
      I2 => \mOutPtr_reg[4]_0\(3),
      I3 => \mOutPtr_reg[4]_0\(2),
      I4 => \mOutPtr_reg[4]_0\(1),
      O => \mOutPtr_reg[0]\(2)
    );
\mOutPtr[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AAAAAAAAAAAAAA"
    )
        port map (
      I0 => pop,
      I1 => AWREADY_Dummy_0,
      I2 => \mOutPtr_reg[4]_2\,
      I3 => fifo_resp_ready,
      I4 => \mOutPtr_reg[4]_1\,
      I5 => \mOutPtr_reg[4]\,
      O => full_n_reg(0)
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]_0\(0),
      I2 => \mOutPtr_reg[4]_0\(4),
      I3 => \mOutPtr_reg[4]_0\(1),
      I4 => \mOutPtr_reg[4]_0\(2),
      I5 => \mOutPtr_reg[4]_0\(3),
      O => \mOutPtr_reg[0]\(3)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => \mOutPtr_reg[4]\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => dout_vld_reg_0,
      I3 => \len_cnt_reg[7]\,
      I4 => next_burst,
      O => \^p_12_in\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \^in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \mOutPtr_reg[4]\,
      I1 => \mOutPtr_reg[4]_1\,
      I2 => fifo_resp_ready,
      I3 => \mOutPtr_reg[4]_2\,
      I4 => AWREADY_Dummy_0,
      O => push
    );
\mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\(0),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(0)
    );
\mem_reg[14][0]_srl15_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\(7),
      I1 => \sect_len_buf_reg[8]_0\(1),
      I2 => \sect_len_buf_reg[8]\(8),
      I3 => \sect_len_buf_reg[8]_0\(2),
      I4 => \^could_multi_bursts.loop_cnt_reg[0]\,
      O => \^sect_len_buf_reg[7]\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \^in\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\(1),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(1)
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \^in\(2),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\(2),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(2)
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \^in\(3),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][3]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\(3),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(3)
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \^in\(4),
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][4]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\(4),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(4)
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \^in\(5),
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][5]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\(5),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(5)
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => dout_vld_reg_0,
      I3 => \^p_12_in\,
      O => D(0)
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => Q(2),
      I1 => dout_vld_reg_0,
      I2 => \^p_12_in\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0FEF0F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \raddr[3]_i_3__1_n_0\,
      I3 => \^p_8_in\,
      I4 => Q(2),
      I5 => Q(0),
      O => E(0)
    );
\raddr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAA95"
    )
        port map (
      I0 => Q(3),
      I1 => dout_vld_reg_0,
      I2 => \^p_12_in\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => D(2)
    );
\raddr[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => next_burst,
      I1 => \len_cnt_reg[7]\,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \mOutPtr_reg[4]\,
      I4 => dout_vld_reg_0,
      O => \raddr[3]_i_3__1_n_0\
    );
\sect_len_buf[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_len_buf_reg[8]_0\(0),
      I1 => \sect_len_buf_reg[8]\(6),
      I2 => \sect_len_buf_reg[8]_0\(3),
      I3 => \sect_len_buf_reg[8]\(9),
      O => \^could_multi_bursts.loop_cnt_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized3\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[69]_0\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    \dout_reg[69]_1\ : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    \dout_reg[69]_2\ : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    \dout_reg[2]_0\ : in STD_LOGIC;
    \dout_reg[2]_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 67 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_clk_m : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized3\ : entity is "ladmatr_gmem0_m_axi_srl";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized3\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized3\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][37]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][38]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][39]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][40]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][41]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][42]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][43]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][44]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][45]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][46]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][47]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][48]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][49]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][50]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][51]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][52]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][53]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][54]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][55]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][56]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][57]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][58]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][59]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][60]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][61]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][62]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][63]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][64]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][65]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][66]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][67]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][68]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][69]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][37]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][37]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][38]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][38]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][39]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][39]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][40]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][40]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][41]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][41]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][42]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][42]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][43]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][43]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][44]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][44]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][45]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][45]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][46]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][46]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][47]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][47]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][48]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][48]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][49]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][49]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][50]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][50]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][51]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][51]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][52]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][52]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][53]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][53]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][54]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][54]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][55]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][55]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][56]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][56]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][57]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][57]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][58]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][58]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][59]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][59]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][60]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][60]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][61]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][61]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][62]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][62]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][63]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][63]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][64]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][64]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][65]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][65]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][66]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][66]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][67]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][67]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][68]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][68]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][68]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][69]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][69]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][69]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  SR(0) <= \^sr\(0);
\dout[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \dout_reg[69]_1\,
      I1 => rs_req_ready,
      I2 => \req_en__0\,
      I3 => \dout_reg[69]_2\,
      O => pop
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \dout_reg[69]_0\(8),
      R => \^sr\(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \dout_reg[69]_0\(9),
      R => \^sr\(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \dout_reg[69]_0\(10),
      R => \^sr\(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \dout_reg[69]_0\(11),
      R => \^sr\(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \dout_reg[69]_0\(12),
      R => \^sr\(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \dout_reg[69]_0\(13),
      R => \^sr\(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \dout_reg[69]_0\(14),
      R => \^sr\(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \dout_reg[69]_0\(15),
      R => \^sr\(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \dout_reg[69]_0\(16),
      R => \^sr\(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \dout_reg[69]_0\(17),
      R => \^sr\(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \dout_reg[69]_0\(18),
      R => \^sr\(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \dout_reg[69]_0\(19),
      R => \^sr\(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \dout_reg[69]_0\(20),
      R => \^sr\(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \dout_reg[69]_0\(21),
      R => \^sr\(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \dout_reg[69]_0\(22),
      R => \^sr\(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \dout_reg[69]_0\(23),
      R => \^sr\(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \dout_reg[69]_0\(24),
      R => \^sr\(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \dout_reg[69]_0\(25),
      R => \^sr\(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \dout_reg[69]_0\(26),
      R => \^sr\(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \dout_reg[69]_0\(27),
      R => \^sr\(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg[69]_0\(0),
      R => \^sr\(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \dout_reg[69]_0\(28),
      R => \^sr\(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \dout_reg[69]_0\(29),
      R => \^sr\(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \dout_reg[69]_0\(30),
      R => \^sr\(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \dout_reg[69]_0\(31),
      R => \^sr\(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][34]_srl15_n_0\,
      Q => \dout_reg[69]_0\(32),
      R => \^sr\(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][35]_srl15_n_0\,
      Q => \dout_reg[69]_0\(33),
      R => \^sr\(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][36]_srl15_n_0\,
      Q => \dout_reg[69]_0\(34),
      R => \^sr\(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][37]_srl15_n_0\,
      Q => \dout_reg[69]_0\(35),
      R => \^sr\(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][38]_srl15_n_0\,
      Q => \dout_reg[69]_0\(36),
      R => \^sr\(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][39]_srl15_n_0\,
      Q => \dout_reg[69]_0\(37),
      R => \^sr\(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg[69]_0\(1),
      R => \^sr\(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][40]_srl15_n_0\,
      Q => \dout_reg[69]_0\(38),
      R => \^sr\(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][41]_srl15_n_0\,
      Q => \dout_reg[69]_0\(39),
      R => \^sr\(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][42]_srl15_n_0\,
      Q => \dout_reg[69]_0\(40),
      R => \^sr\(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][43]_srl15_n_0\,
      Q => \dout_reg[69]_0\(41),
      R => \^sr\(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][44]_srl15_n_0\,
      Q => \dout_reg[69]_0\(42),
      R => \^sr\(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][45]_srl15_n_0\,
      Q => \dout_reg[69]_0\(43),
      R => \^sr\(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][46]_srl15_n_0\,
      Q => \dout_reg[69]_0\(44),
      R => \^sr\(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][47]_srl15_n_0\,
      Q => \dout_reg[69]_0\(45),
      R => \^sr\(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][48]_srl15_n_0\,
      Q => \dout_reg[69]_0\(46),
      R => \^sr\(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][49]_srl15_n_0\,
      Q => \dout_reg[69]_0\(47),
      R => \^sr\(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg[69]_0\(2),
      R => \^sr\(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][50]_srl15_n_0\,
      Q => \dout_reg[69]_0\(48),
      R => \^sr\(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][51]_srl15_n_0\,
      Q => \dout_reg[69]_0\(49),
      R => \^sr\(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][52]_srl15_n_0\,
      Q => \dout_reg[69]_0\(50),
      R => \^sr\(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][53]_srl15_n_0\,
      Q => \dout_reg[69]_0\(51),
      R => \^sr\(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][54]_srl15_n_0\,
      Q => \dout_reg[69]_0\(52),
      R => \^sr\(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][55]_srl15_n_0\,
      Q => \dout_reg[69]_0\(53),
      R => \^sr\(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][56]_srl15_n_0\,
      Q => \dout_reg[69]_0\(54),
      R => \^sr\(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][57]_srl15_n_0\,
      Q => \dout_reg[69]_0\(55),
      R => \^sr\(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][58]_srl15_n_0\,
      Q => \dout_reg[69]_0\(56),
      R => \^sr\(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][59]_srl15_n_0\,
      Q => \dout_reg[69]_0\(57),
      R => \^sr\(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg[69]_0\(3),
      R => \^sr\(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][60]_srl15_n_0\,
      Q => \dout_reg[69]_0\(58),
      R => \^sr\(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][61]_srl15_n_0\,
      Q => \dout_reg[69]_0\(59),
      R => \^sr\(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][62]_srl15_n_0\,
      Q => \dout_reg[69]_0\(60),
      R => \^sr\(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][63]_srl15_n_0\,
      Q => \dout_reg[69]_0\(61),
      R => \^sr\(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][64]_srl15_n_0\,
      Q => \dout_reg[69]_0\(62),
      R => \^sr\(0)
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][65]_srl15_n_0\,
      Q => \dout_reg[69]_0\(63),
      R => \^sr\(0)
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][66]_srl15_n_0\,
      Q => \dout_reg[69]_0\(64),
      R => \^sr\(0)
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][67]_srl15_n_0\,
      Q => \dout_reg[69]_0\(65),
      R => \^sr\(0)
    );
\dout_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][68]_srl15_n_0\,
      Q => \dout_reg[69]_0\(66),
      R => \^sr\(0)
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][69]_srl15_n_0\,
      Q => \dout_reg[69]_0\(67),
      R => \^sr\(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \dout_reg[69]_0\(4),
      R => \^sr\(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \dout_reg[69]_0\(5),
      R => \^sr\(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \dout_reg[69]_0\(6),
      R => \^sr\(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \dout_reg[69]_0\(7),
      R => \^sr\(0)
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(8),
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(9),
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(10),
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(11),
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(12),
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(13),
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(14),
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(15),
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(16),
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(17),
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(18),
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(19),
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(20),
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(21),
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(22),
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(23),
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(24),
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(25),
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(26),
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(27),
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(0),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][2]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[2]_0\,
      I1 => \dout_reg[2]_1\,
      O => push
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(28),
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(29),
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(30),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(31),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(32),
      Q => \mem_reg[14][34]_srl15_n_0\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(33),
      Q => \mem_reg[14][35]_srl15_n_0\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(34),
      Q => \mem_reg[14][36]_srl15_n_0\
    );
\mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(35),
      Q => \mem_reg[14][37]_srl15_n_0\
    );
\mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(36),
      Q => \mem_reg[14][38]_srl15_n_0\
    );
\mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(37),
      Q => \mem_reg[14][39]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(1),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(38),
      Q => \mem_reg[14][40]_srl15_n_0\
    );
\mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(39),
      Q => \mem_reg[14][41]_srl15_n_0\
    );
\mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(40),
      Q => \mem_reg[14][42]_srl15_n_0\
    );
\mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(41),
      Q => \mem_reg[14][43]_srl15_n_0\
    );
\mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(42),
      Q => \mem_reg[14][44]_srl15_n_0\
    );
\mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(43),
      Q => \mem_reg[14][45]_srl15_n_0\
    );
\mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(44),
      Q => \mem_reg[14][46]_srl15_n_0\
    );
\mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(45),
      Q => \mem_reg[14][47]_srl15_n_0\
    );
\mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(46),
      Q => \mem_reg[14][48]_srl15_n_0\
    );
\mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(47),
      Q => \mem_reg[14][49]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(2),
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(48),
      Q => \mem_reg[14][50]_srl15_n_0\
    );
\mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(49),
      Q => \mem_reg[14][51]_srl15_n_0\
    );
\mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(50),
      Q => \mem_reg[14][52]_srl15_n_0\
    );
\mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(51),
      Q => \mem_reg[14][53]_srl15_n_0\
    );
\mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(52),
      Q => \mem_reg[14][54]_srl15_n_0\
    );
\mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(53),
      Q => \mem_reg[14][55]_srl15_n_0\
    );
\mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(54),
      Q => \mem_reg[14][56]_srl15_n_0\
    );
\mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(55),
      Q => \mem_reg[14][57]_srl15_n_0\
    );
\mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(56),
      Q => \mem_reg[14][58]_srl15_n_0\
    );
\mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(57),
      Q => \mem_reg[14][59]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(3),
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(58),
      Q => \mem_reg[14][60]_srl15_n_0\
    );
\mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(59),
      Q => \mem_reg[14][61]_srl15_n_0\
    );
\mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(60),
      Q => \mem_reg[14][62]_srl15_n_0\
    );
\mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(61),
      Q => \mem_reg[14][63]_srl15_n_0\
    );
\mem_reg[14][64]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(62),
      Q => \mem_reg[14][64]_srl15_n_0\
    );
\mem_reg[14][65]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(63),
      Q => \mem_reg[14][65]_srl15_n_0\
    );
\mem_reg[14][66]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(64),
      Q => \mem_reg[14][66]_srl15_n_0\
    );
\mem_reg[14][67]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(65),
      Q => \mem_reg[14][67]_srl15_n_0\
    );
\mem_reg[14][68]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(66),
      Q => \mem_reg[14][68]_srl15_n_0\
    );
\mem_reg[14][69]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(67),
      Q => \mem_reg[14][69]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(4),
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(5),
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(6),
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(7),
      Q => \mem_reg[14][9]_srl15_n_0\
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_reset_m_n,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized4\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \req_en__0\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \dout_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \last_cnt_reg[5]\ : out STD_LOGIC;
    WLAST_Dummy_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \last_cnt_reg[0]\ : in STD_LOGIC;
    \last_cnt_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    req_fifo_valid : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    flying_req_reg : in STD_LOGIC;
    ladma_mm_wready : in STD_LOGIC;
    fifo_valid : in STD_LOGIC;
    \dout_reg[36]_1\ : in STD_LOGIC;
    \dout_reg[36]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_clk_m : in STD_LOGIC;
    \dout_reg[36]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized4\ : entity is "ladmatr_gmem0_m_axi_srl";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized4\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized4\ is
  signal \^dout_reg[36]_0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \^last_cnt_reg[5]\ : STD_LOGIC;
  signal \mem_reg[62][0]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][0]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][0]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][0]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][10]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][10]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][10]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][10]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][11]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][11]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][11]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][11]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][12]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][12]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][12]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][12]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][13]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][13]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][13]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][13]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][14]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][14]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][14]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][14]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][15]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][15]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][15]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][15]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][16]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][16]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][16]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][16]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][17]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][17]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][17]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][17]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][18]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][18]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][18]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][18]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][19]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][19]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][19]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][19]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][1]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][1]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][1]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][1]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][20]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][20]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][20]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][20]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][21]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][21]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][21]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][21]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][22]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][22]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][22]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][22]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][23]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][23]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][23]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][23]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][24]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][24]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][24]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][24]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][25]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][25]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][25]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][25]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][26]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][26]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][26]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][26]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][27]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][27]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][27]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][27]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][28]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][28]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][28]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][28]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][29]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][29]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][29]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][29]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][2]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][2]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][2]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][2]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][30]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][30]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][30]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][30]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][31]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][31]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][31]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][31]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][32]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][32]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][32]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][32]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][33]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][33]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][33]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][33]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][34]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][34]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][34]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][34]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][35]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][35]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][35]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][35]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][36]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][36]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][36]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][36]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][3]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][3]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][3]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][3]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][4]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][4]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][4]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][4]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][5]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][5]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][5]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][5]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][6]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][6]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][6]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][6]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][7]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][7]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][7]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][7]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][8]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][8]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][8]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][8]_srl32_n_1\ : STD_LOGIC;
  signal \mem_reg[62][9]_mux_n_0\ : STD_LOGIC;
  signal \mem_reg[62][9]_srl32__0_n_0\ : STD_LOGIC;
  signal \mem_reg[62][9]_srl32_n_0\ : STD_LOGIC;
  signal \mem_reg[62][9]_srl32_n_1\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^req_en__0\ : STD_LOGIC;
  signal \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[69]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of flying_req_i_1 : label is "soft_lutpair455";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[62][0]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[62][0]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][0]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][0]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][10]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][10]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][10]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][10]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][11]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][11]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][11]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][11]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][12]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][12]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][12]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][12]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][13]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][13]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][13]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][13]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][14]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][14]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][14]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][14]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][15]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][15]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][15]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][15]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][16]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][16]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][16]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][16]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][17]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][17]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][17]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][17]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][18]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][18]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][18]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][18]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][19]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][19]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][19]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][19]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][1]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][1]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][1]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][1]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][20]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][20]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][20]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][20]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][21]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][21]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][21]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][21]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][22]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][22]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][22]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][22]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][23]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][23]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][23]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][23]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][24]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][24]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][24]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][24]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][25]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][25]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][25]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][25]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][26]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][26]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][26]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][26]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][27]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][27]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][27]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][27]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][28]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][28]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][28]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][28]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][29]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][29]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][29]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][29]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][2]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][2]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][2]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][2]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][30]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][30]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][30]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][30]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][31]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][31]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][31]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][31]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][32]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][32]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][32]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][32]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][33]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][33]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][33]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][33]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][34]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][34]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][34]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][34]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][35]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][35]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][35]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][35]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][36]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][36]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][36]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][36]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][3]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][3]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][3]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][3]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][4]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][4]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][4]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][4]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][5]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][5]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][5]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][5]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][6]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][6]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][6]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][6]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][7]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][7]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][7]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][7]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][8]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][8]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][8]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][8]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32__0 ";
  attribute srl_bus_name of \mem_reg[62][9]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][9]_srl32\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32 ";
  attribute srl_bus_name of \mem_reg[62][9]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] ";
  attribute srl_name of \mem_reg[62][9]_srl32__0\ : label is "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32__0 ";
begin
  \dout_reg[36]_0\(36 downto 0) <= \^dout_reg[36]_0\(36 downto 0);
  \last_cnt_reg[5]\ <= \^last_cnt_reg[5]\;
  \req_en__0\ <= \^req_en__0\;
\data_p1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF00FF80FF0000"
    )
        port map (
      I0 => ladma_mm_wready,
      I1 => \^dout_reg[36]_0\(36),
      I2 => fifo_valid,
      I3 => flying_req_reg,
      I4 => \^last_cnt_reg[5]\,
      I5 => Q(0),
      O => \^req_en__0\
    );
\data_p2[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^req_en__0\,
      I1 => req_fifo_valid,
      I2 => rs_req_ready,
      O => E(0)
    );
\dout[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808000AAAAAAAA"
    )
        port map (
      I0 => \dout_reg[36]_1\,
      I1 => ladma_mm_wready,
      I2 => flying_req_reg,
      I3 => Q(0),
      I4 => \^last_cnt_reg[5]\,
      I5 => fifo_valid,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][0]_mux_n_0\,
      Q => \^dout_reg[36]_0\(0),
      R => \dout_reg[36]_3\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][10]_mux_n_0\,
      Q => \^dout_reg[36]_0\(10),
      R => \dout_reg[36]_3\
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][11]_mux_n_0\,
      Q => \^dout_reg[36]_0\(11),
      R => \dout_reg[36]_3\
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][12]_mux_n_0\,
      Q => \^dout_reg[36]_0\(12),
      R => \dout_reg[36]_3\
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][13]_mux_n_0\,
      Q => \^dout_reg[36]_0\(13),
      R => \dout_reg[36]_3\
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][14]_mux_n_0\,
      Q => \^dout_reg[36]_0\(14),
      R => \dout_reg[36]_3\
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][15]_mux_n_0\,
      Q => \^dout_reg[36]_0\(15),
      R => \dout_reg[36]_3\
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][16]_mux_n_0\,
      Q => \^dout_reg[36]_0\(16),
      R => \dout_reg[36]_3\
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][17]_mux_n_0\,
      Q => \^dout_reg[36]_0\(17),
      R => \dout_reg[36]_3\
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][18]_mux_n_0\,
      Q => \^dout_reg[36]_0\(18),
      R => \dout_reg[36]_3\
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][19]_mux_n_0\,
      Q => \^dout_reg[36]_0\(19),
      R => \dout_reg[36]_3\
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][1]_mux_n_0\,
      Q => \^dout_reg[36]_0\(1),
      R => \dout_reg[36]_3\
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][20]_mux_n_0\,
      Q => \^dout_reg[36]_0\(20),
      R => \dout_reg[36]_3\
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][21]_mux_n_0\,
      Q => \^dout_reg[36]_0\(21),
      R => \dout_reg[36]_3\
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][22]_mux_n_0\,
      Q => \^dout_reg[36]_0\(22),
      R => \dout_reg[36]_3\
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][23]_mux_n_0\,
      Q => \^dout_reg[36]_0\(23),
      R => \dout_reg[36]_3\
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][24]_mux_n_0\,
      Q => \^dout_reg[36]_0\(24),
      R => \dout_reg[36]_3\
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][25]_mux_n_0\,
      Q => \^dout_reg[36]_0\(25),
      R => \dout_reg[36]_3\
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][26]_mux_n_0\,
      Q => \^dout_reg[36]_0\(26),
      R => \dout_reg[36]_3\
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][27]_mux_n_0\,
      Q => \^dout_reg[36]_0\(27),
      R => \dout_reg[36]_3\
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][28]_mux_n_0\,
      Q => \^dout_reg[36]_0\(28),
      R => \dout_reg[36]_3\
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][29]_mux_n_0\,
      Q => \^dout_reg[36]_0\(29),
      R => \dout_reg[36]_3\
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][2]_mux_n_0\,
      Q => \^dout_reg[36]_0\(2),
      R => \dout_reg[36]_3\
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][30]_mux_n_0\,
      Q => \^dout_reg[36]_0\(30),
      R => \dout_reg[36]_3\
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][31]_mux_n_0\,
      Q => \^dout_reg[36]_0\(31),
      R => \dout_reg[36]_3\
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][32]_mux_n_0\,
      Q => \^dout_reg[36]_0\(32),
      R => \dout_reg[36]_3\
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][33]_mux_n_0\,
      Q => \^dout_reg[36]_0\(33),
      R => \dout_reg[36]_3\
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][34]_mux_n_0\,
      Q => \^dout_reg[36]_0\(34),
      R => \dout_reg[36]_3\
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][35]_mux_n_0\,
      Q => \^dout_reg[36]_0\(35),
      R => \dout_reg[36]_3\
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][36]_mux_n_0\,
      Q => \^dout_reg[36]_0\(36),
      R => \dout_reg[36]_3\
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][3]_mux_n_0\,
      Q => \^dout_reg[36]_0\(3),
      R => \dout_reg[36]_3\
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][4]_mux_n_0\,
      Q => \^dout_reg[36]_0\(4),
      R => \dout_reg[36]_3\
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][5]_mux_n_0\,
      Q => \^dout_reg[36]_0\(5),
      R => \dout_reg[36]_3\
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][6]_mux_n_0\,
      Q => \^dout_reg[36]_0\(6),
      R => \dout_reg[36]_3\
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][7]_mux_n_0\,
      Q => \^dout_reg[36]_0\(7),
      R => \dout_reg[36]_3\
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][8]_mux_n_0\,
      Q => \^dout_reg[36]_0\(8),
      R => \dout_reg[36]_3\
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => pop,
      D => \mem_reg[62][9]_mux_n_0\,
      Q => \^dout_reg[36]_0\(9),
      R => \dout_reg[36]_3\
    );
flying_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^req_en__0\,
      I1 => req_fifo_valid,
      I2 => rs_req_ready,
      I3 => p_8_in,
      I4 => flying_req_reg,
      O => dout_vld_reg
    );
ladma_mm_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(4),
      O => \^last_cnt_reg[5]\
    );
\last_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \in\(36),
      I1 => \last_cnt_reg[0]_0\,
      I2 => \last_cnt_reg[0]\,
      I3 => p_8_in,
      O => WLAST_Dummy_reg(0)
    );
\last_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => fifo_valid,
      I1 => \^dout_reg[36]_0\(36),
      I2 => ladma_mm_wready,
      I3 => flying_req_reg,
      I4 => Q(0),
      I5 => \^last_cnt_reg[5]\,
      O => p_8_in
    );
\mem_reg[62][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][0]_srl32_n_0\,
      I1 => \mem_reg[62][0]_srl32__0_n_0\,
      O => \mem_reg[62][0]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(0),
      Q => \mem_reg[62][0]_srl32_n_0\,
      Q31 => \mem_reg[62][0]_srl32_n_1\
    );
\mem_reg[62][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][0]_srl32_n_1\,
      Q => \mem_reg[62][0]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][0]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \last_cnt_reg[0]\,
      I1 => \last_cnt_reg[0]_0\,
      O => push
    );
\mem_reg[62][10]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][10]_srl32_n_0\,
      I1 => \mem_reg[62][10]_srl32__0_n_0\,
      O => \mem_reg[62][10]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(10),
      Q => \mem_reg[62][10]_srl32_n_0\,
      Q31 => \mem_reg[62][10]_srl32_n_1\
    );
\mem_reg[62][10]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][10]_srl32_n_1\,
      Q => \mem_reg[62][10]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][11]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][11]_srl32_n_0\,
      I1 => \mem_reg[62][11]_srl32__0_n_0\,
      O => \mem_reg[62][11]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(11),
      Q => \mem_reg[62][11]_srl32_n_0\,
      Q31 => \mem_reg[62][11]_srl32_n_1\
    );
\mem_reg[62][11]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][11]_srl32_n_1\,
      Q => \mem_reg[62][11]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][12]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][12]_srl32_n_0\,
      I1 => \mem_reg[62][12]_srl32__0_n_0\,
      O => \mem_reg[62][12]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(12),
      Q => \mem_reg[62][12]_srl32_n_0\,
      Q31 => \mem_reg[62][12]_srl32_n_1\
    );
\mem_reg[62][12]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][12]_srl32_n_1\,
      Q => \mem_reg[62][12]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][13]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][13]_srl32_n_0\,
      I1 => \mem_reg[62][13]_srl32__0_n_0\,
      O => \mem_reg[62][13]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(13),
      Q => \mem_reg[62][13]_srl32_n_0\,
      Q31 => \mem_reg[62][13]_srl32_n_1\
    );
\mem_reg[62][13]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][13]_srl32_n_1\,
      Q => \mem_reg[62][13]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][14]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][14]_srl32_n_0\,
      I1 => \mem_reg[62][14]_srl32__0_n_0\,
      O => \mem_reg[62][14]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][14]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(14),
      Q => \mem_reg[62][14]_srl32_n_0\,
      Q31 => \mem_reg[62][14]_srl32_n_1\
    );
\mem_reg[62][14]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][14]_srl32_n_1\,
      Q => \mem_reg[62][14]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][15]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][15]_srl32_n_0\,
      I1 => \mem_reg[62][15]_srl32__0_n_0\,
      O => \mem_reg[62][15]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][15]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(15),
      Q => \mem_reg[62][15]_srl32_n_0\,
      Q31 => \mem_reg[62][15]_srl32_n_1\
    );
\mem_reg[62][15]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][15]_srl32_n_1\,
      Q => \mem_reg[62][15]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][16]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][16]_srl32_n_0\,
      I1 => \mem_reg[62][16]_srl32__0_n_0\,
      O => \mem_reg[62][16]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][16]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(16),
      Q => \mem_reg[62][16]_srl32_n_0\,
      Q31 => \mem_reg[62][16]_srl32_n_1\
    );
\mem_reg[62][16]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][16]_srl32_n_1\,
      Q => \mem_reg[62][16]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][17]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][17]_srl32_n_0\,
      I1 => \mem_reg[62][17]_srl32__0_n_0\,
      O => \mem_reg[62][17]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][17]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(17),
      Q => \mem_reg[62][17]_srl32_n_0\,
      Q31 => \mem_reg[62][17]_srl32_n_1\
    );
\mem_reg[62][17]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][17]_srl32_n_1\,
      Q => \mem_reg[62][17]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][18]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][18]_srl32_n_0\,
      I1 => \mem_reg[62][18]_srl32__0_n_0\,
      O => \mem_reg[62][18]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][18]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(18),
      Q => \mem_reg[62][18]_srl32_n_0\,
      Q31 => \mem_reg[62][18]_srl32_n_1\
    );
\mem_reg[62][18]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][18]_srl32_n_1\,
      Q => \mem_reg[62][18]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][19]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][19]_srl32_n_0\,
      I1 => \mem_reg[62][19]_srl32__0_n_0\,
      O => \mem_reg[62][19]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][19]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(19),
      Q => \mem_reg[62][19]_srl32_n_0\,
      Q31 => \mem_reg[62][19]_srl32_n_1\
    );
\mem_reg[62][19]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][19]_srl32_n_1\,
      Q => \mem_reg[62][19]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][1]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][1]_srl32_n_0\,
      I1 => \mem_reg[62][1]_srl32__0_n_0\,
      O => \mem_reg[62][1]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(1),
      Q => \mem_reg[62][1]_srl32_n_0\,
      Q31 => \mem_reg[62][1]_srl32_n_1\
    );
\mem_reg[62][1]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][1]_srl32_n_1\,
      Q => \mem_reg[62][1]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][20]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][20]_srl32_n_0\,
      I1 => \mem_reg[62][20]_srl32__0_n_0\,
      O => \mem_reg[62][20]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][20]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(20),
      Q => \mem_reg[62][20]_srl32_n_0\,
      Q31 => \mem_reg[62][20]_srl32_n_1\
    );
\mem_reg[62][20]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][20]_srl32_n_1\,
      Q => \mem_reg[62][20]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][21]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][21]_srl32_n_0\,
      I1 => \mem_reg[62][21]_srl32__0_n_0\,
      O => \mem_reg[62][21]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][21]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(21),
      Q => \mem_reg[62][21]_srl32_n_0\,
      Q31 => \mem_reg[62][21]_srl32_n_1\
    );
\mem_reg[62][21]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][21]_srl32_n_1\,
      Q => \mem_reg[62][21]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][22]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][22]_srl32_n_0\,
      I1 => \mem_reg[62][22]_srl32__0_n_0\,
      O => \mem_reg[62][22]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(22),
      Q => \mem_reg[62][22]_srl32_n_0\,
      Q31 => \mem_reg[62][22]_srl32_n_1\
    );
\mem_reg[62][22]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][22]_srl32_n_1\,
      Q => \mem_reg[62][22]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][23]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][23]_srl32_n_0\,
      I1 => \mem_reg[62][23]_srl32__0_n_0\,
      O => \mem_reg[62][23]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(23),
      Q => \mem_reg[62][23]_srl32_n_0\,
      Q31 => \mem_reg[62][23]_srl32_n_1\
    );
\mem_reg[62][23]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][23]_srl32_n_1\,
      Q => \mem_reg[62][23]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][24]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][24]_srl32_n_0\,
      I1 => \mem_reg[62][24]_srl32__0_n_0\,
      O => \mem_reg[62][24]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][24]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(24),
      Q => \mem_reg[62][24]_srl32_n_0\,
      Q31 => \mem_reg[62][24]_srl32_n_1\
    );
\mem_reg[62][24]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][24]_srl32_n_1\,
      Q => \mem_reg[62][24]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][25]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][25]_srl32_n_0\,
      I1 => \mem_reg[62][25]_srl32__0_n_0\,
      O => \mem_reg[62][25]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][25]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(25),
      Q => \mem_reg[62][25]_srl32_n_0\,
      Q31 => \mem_reg[62][25]_srl32_n_1\
    );
\mem_reg[62][25]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][25]_srl32_n_1\,
      Q => \mem_reg[62][25]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][26]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][26]_srl32_n_0\,
      I1 => \mem_reg[62][26]_srl32__0_n_0\,
      O => \mem_reg[62][26]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][26]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(26),
      Q => \mem_reg[62][26]_srl32_n_0\,
      Q31 => \mem_reg[62][26]_srl32_n_1\
    );
\mem_reg[62][26]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][26]_srl32_n_1\,
      Q => \mem_reg[62][26]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][27]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][27]_srl32_n_0\,
      I1 => \mem_reg[62][27]_srl32__0_n_0\,
      O => \mem_reg[62][27]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][27]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(27),
      Q => \mem_reg[62][27]_srl32_n_0\,
      Q31 => \mem_reg[62][27]_srl32_n_1\
    );
\mem_reg[62][27]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][27]_srl32_n_1\,
      Q => \mem_reg[62][27]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][28]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][28]_srl32_n_0\,
      I1 => \mem_reg[62][28]_srl32__0_n_0\,
      O => \mem_reg[62][28]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][28]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(28),
      Q => \mem_reg[62][28]_srl32_n_0\,
      Q31 => \mem_reg[62][28]_srl32_n_1\
    );
\mem_reg[62][28]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][28]_srl32_n_1\,
      Q => \mem_reg[62][28]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][29]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][29]_srl32_n_0\,
      I1 => \mem_reg[62][29]_srl32__0_n_0\,
      O => \mem_reg[62][29]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][29]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(29),
      Q => \mem_reg[62][29]_srl32_n_0\,
      Q31 => \mem_reg[62][29]_srl32_n_1\
    );
\mem_reg[62][29]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][29]_srl32_n_1\,
      Q => \mem_reg[62][29]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][2]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][2]_srl32_n_0\,
      I1 => \mem_reg[62][2]_srl32__0_n_0\,
      O => \mem_reg[62][2]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(2),
      Q => \mem_reg[62][2]_srl32_n_0\,
      Q31 => \mem_reg[62][2]_srl32_n_1\
    );
\mem_reg[62][2]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][2]_srl32_n_1\,
      Q => \mem_reg[62][2]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][30]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][30]_srl32_n_0\,
      I1 => \mem_reg[62][30]_srl32__0_n_0\,
      O => \mem_reg[62][30]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][30]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(30),
      Q => \mem_reg[62][30]_srl32_n_0\,
      Q31 => \mem_reg[62][30]_srl32_n_1\
    );
\mem_reg[62][30]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][30]_srl32_n_1\,
      Q => \mem_reg[62][30]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][31]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][31]_srl32_n_0\,
      I1 => \mem_reg[62][31]_srl32__0_n_0\,
      O => \mem_reg[62][31]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(31),
      Q => \mem_reg[62][31]_srl32_n_0\,
      Q31 => \mem_reg[62][31]_srl32_n_1\
    );
\mem_reg[62][31]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][31]_srl32_n_1\,
      Q => \mem_reg[62][31]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][32]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][32]_srl32_n_0\,
      I1 => \mem_reg[62][32]_srl32__0_n_0\,
      O => \mem_reg[62][32]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][32]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(32),
      Q => \mem_reg[62][32]_srl32_n_0\,
      Q31 => \mem_reg[62][32]_srl32_n_1\
    );
\mem_reg[62][32]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][32]_srl32_n_1\,
      Q => \mem_reg[62][32]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][33]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][33]_srl32_n_0\,
      I1 => \mem_reg[62][33]_srl32__0_n_0\,
      O => \mem_reg[62][33]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][33]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(33),
      Q => \mem_reg[62][33]_srl32_n_0\,
      Q31 => \mem_reg[62][33]_srl32_n_1\
    );
\mem_reg[62][33]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][33]_srl32_n_1\,
      Q => \mem_reg[62][33]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][34]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][34]_srl32_n_0\,
      I1 => \mem_reg[62][34]_srl32__0_n_0\,
      O => \mem_reg[62][34]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][34]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(34),
      Q => \mem_reg[62][34]_srl32_n_0\,
      Q31 => \mem_reg[62][34]_srl32_n_1\
    );
\mem_reg[62][34]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][34]_srl32_n_1\,
      Q => \mem_reg[62][34]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][35]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][35]_srl32_n_0\,
      I1 => \mem_reg[62][35]_srl32__0_n_0\,
      O => \mem_reg[62][35]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][35]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(35),
      Q => \mem_reg[62][35]_srl32_n_0\,
      Q31 => \mem_reg[62][35]_srl32_n_1\
    );
\mem_reg[62][35]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][35]_srl32_n_1\,
      Q => \mem_reg[62][35]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][36]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][36]_srl32_n_0\,
      I1 => \mem_reg[62][36]_srl32__0_n_0\,
      O => \mem_reg[62][36]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][36]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(36),
      Q => \mem_reg[62][36]_srl32_n_0\,
      Q31 => \mem_reg[62][36]_srl32_n_1\
    );
\mem_reg[62][36]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][36]_srl32_n_1\,
      Q => \mem_reg[62][36]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][3]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][3]_srl32_n_0\,
      I1 => \mem_reg[62][3]_srl32__0_n_0\,
      O => \mem_reg[62][3]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(3),
      Q => \mem_reg[62][3]_srl32_n_0\,
      Q31 => \mem_reg[62][3]_srl32_n_1\
    );
\mem_reg[62][3]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][3]_srl32_n_1\,
      Q => \mem_reg[62][3]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][4]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][4]_srl32_n_0\,
      I1 => \mem_reg[62][4]_srl32__0_n_0\,
      O => \mem_reg[62][4]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(4),
      Q => \mem_reg[62][4]_srl32_n_0\,
      Q31 => \mem_reg[62][4]_srl32_n_1\
    );
\mem_reg[62][4]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][4]_srl32_n_1\,
      Q => \mem_reg[62][4]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][5]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][5]_srl32_n_0\,
      I1 => \mem_reg[62][5]_srl32__0_n_0\,
      O => \mem_reg[62][5]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(5),
      Q => \mem_reg[62][5]_srl32_n_0\,
      Q31 => \mem_reg[62][5]_srl32_n_1\
    );
\mem_reg[62][5]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][5]_srl32_n_1\,
      Q => \mem_reg[62][5]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][6]_srl32_n_0\,
      I1 => \mem_reg[62][6]_srl32__0_n_0\,
      O => \mem_reg[62][6]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(6),
      Q => \mem_reg[62][6]_srl32_n_0\,
      Q31 => \mem_reg[62][6]_srl32_n_1\
    );
\mem_reg[62][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][6]_srl32_n_1\,
      Q => \mem_reg[62][6]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][7]_srl32_n_0\,
      I1 => \mem_reg[62][7]_srl32__0_n_0\,
      O => \mem_reg[62][7]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(7),
      Q => \mem_reg[62][7]_srl32_n_0\,
      Q31 => \mem_reg[62][7]_srl32_n_1\
    );
\mem_reg[62][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][7]_srl32_n_1\,
      Q => \mem_reg[62][7]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][8]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][8]_srl32_n_0\,
      I1 => \mem_reg[62][8]_srl32__0_n_0\,
      O => \mem_reg[62][8]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(8),
      Q => \mem_reg[62][8]_srl32_n_0\,
      Q31 => \mem_reg[62][8]_srl32_n_1\
    );
\mem_reg[62][8]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][8]_srl32_n_1\,
      Q => \mem_reg[62][8]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED\
    );
\mem_reg[62][9]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg[62][9]_srl32_n_0\,
      I1 => \mem_reg[62][9]_srl32__0_n_0\,
      O => \mem_reg[62][9]_mux_n_0\,
      S => \dout_reg[36]_2\(5)
    );
\mem_reg[62][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \in\(9),
      Q => \mem_reg[62][9]_srl32_n_0\,
      Q31 => \mem_reg[62][9]_srl32_n_1\
    );
\mem_reg[62][9]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[36]_2\(4 downto 0),
      CE => push,
      CLK => axi_clk_m,
      D => \mem_reg[62][9]_srl32_n_1\,
      Q => \mem_reg[62][9]_srl32__0_n_0\,
      Q31 => \NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED\
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => Q(1),
      I1 => p_8_in,
      I2 => \last_cnt_reg[0]\,
      I3 => \last_cnt_reg[0]_0\,
      I4 => \in\(36),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    \matched_reg[0]\ : out STD_LOGIC;
    and_ln47_1_fu_186_p2 : out STD_LOGIC;
    getinstream_U0_ap_ready : out STD_LOGIC;
    inStreamTop_TREADY_int_regslice : out STD_LOGIC;
    ap_sig_allocacmp_in_len_V_load_12 : out STD_LOGIC;
    in_len_V0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_reg_167_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \empty_reg_167_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    as_ad_tvalid : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    int_ap_ready_reg_1 : in STD_LOGIC;
    matched : in STD_LOGIC;
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg : in STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln47_1_reg_276_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    getinstream_U0_sts_clear : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \icmp_ln1065_fu_174_p2_carry__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \B_V_data_1_payload_A_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_regslice_both : entity is "ladmatr_regslice_both";
end design_1_ps_axil_0_0_ladmatr_regslice_both;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^and_ln47_1_fu_186_p2\ : STD_LOGIC;
  signal \^getinstream_u0_ap_ready\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_10_n_0 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_10_n_1 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_10_n_2 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_11_n_0 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_9_n_0 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_9_n_1 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_9_n_2 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_i_9_n_3 : STD_LOGIC;
  signal \^instreamtop_tready_int_regslice\ : STD_LOGIC;
  signal \in_len_V[0]_i_4_n_0\ : STD_LOGIC;
  signal \in_len_V_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \in_len_V_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \in_len_V_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \in_len_V_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \in_len_V_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \in_len_V_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \in_len_V_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \in_len_V_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \in_len_V_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \in_len_V_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \in_len_V_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \in_len_V_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \in_len_V_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \in_len_V_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \in_len_V_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \in_len_V_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \in_len_V_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \in_len_V_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \in_len_V_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \in_len_V_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \in_len_V_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \in_len_V_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \in_len_V_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \in_len_V_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \in_len_V_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \in_len_V_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \in_len_V_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \in_len_V_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \in_len_V_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \in_len_V_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \in_len_V_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_icmp_ln1073_1_fu_237_p2_carry__2_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_in_len_V_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \and_ln47_1_reg_276[0]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \count_4_reg_110[3]_i_8\ : label is "soft_lutpair393";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__0_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__0_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__1_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__1_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__2_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__2_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of icmp_ln1073_1_fu_237_p2_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of icmp_ln1073_1_fu_237_p2_carry_i_9 : label is 35;
  attribute SOFT_HLUTNM of \in_len_V[0]_i_1\ : label is "soft_lutpair392";
  attribute ADDER_THRESHOLD of \in_len_V_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \in_len_V_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \in_len_V_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \in_len_V_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \in_len_V_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \in_len_V_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \in_len_V_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \in_len_V_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_6\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \matched[0]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[10]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[11]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[12]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[13]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[14]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[15]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[16]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[17]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[18]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[19]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[20]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[21]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[22]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[23]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[24]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[25]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[26]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[27]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[28]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[29]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[2]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[30]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[31]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[3]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[4]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[5]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[6]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[7]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[8]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_262[9]_i_1\ : label is "soft_lutpair398";
begin
  \B_V_data_1_payload_B_reg[31]_0\(31 downto 0) <= \^b_v_data_1_payload_b_reg[31]_0\(31 downto 0);
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  and_ln47_1_fu_186_p2 <= \^and_ln47_1_fu_186_p2\;
  getinstream_U0_ap_ready <= \^getinstream_u0_ap_ready\;
  inStreamTop_TREADY_int_regslice <= \^instreamtop_tready_int_regslice\;
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \B_V_data_1_payload_A[31]_i_1_n_0\,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5777A888"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \B_V_data_1_state_reg[1]_1\,
      I4 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_0\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => as_ad_tvalid,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_0
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_0,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \^instreamtop_tready_int_regslice\,
      I2 => as_ad_tvalid,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_0\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFDDDFFFFFDDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \B_V_data_1_state_reg[1]_1\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => as_ad_tvalid,
      O => \B_V_data_1_state[1]_i_1_n_0\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => \^instreamtop_tready_int_regslice\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1_n_0\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\and_ln47_1_reg_276[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \and_ln47_1_reg_276_reg[0]\(0),
      I1 => matched,
      I2 => CO(0),
      O => \^and_ln47_1_fu_186_p2\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => D(0)
    );
\count_4_reg_110[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => CO(0),
      I1 => \and_ln47_1_reg_276_reg[0]\(0),
      I2 => matched,
      O => ap_sig_allocacmp_in_len_V_load_12
    );
\icmp_ln1065_fu_174_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_0\(21),
      I1 => \icmp_ln1065_fu_174_p2_carry__0\(21),
      I2 => \icmp_ln1065_fu_174_p2_carry__0\(23),
      I3 => \^b_v_data_1_payload_b_reg[31]_0\(23),
      I4 => \icmp_ln1065_fu_174_p2_carry__0\(22),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(22),
      O => \empty_reg_167_reg[21]\(3)
    );
\icmp_ln1065_fu_174_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_0\(18),
      I1 => \icmp_ln1065_fu_174_p2_carry__0\(18),
      I2 => \icmp_ln1065_fu_174_p2_carry__0\(20),
      I3 => \^b_v_data_1_payload_b_reg[31]_0\(20),
      I4 => \icmp_ln1065_fu_174_p2_carry__0\(19),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(19),
      O => \empty_reg_167_reg[21]\(2)
    );
\icmp_ln1065_fu_174_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_0\(15),
      I1 => \icmp_ln1065_fu_174_p2_carry__0\(15),
      I2 => \icmp_ln1065_fu_174_p2_carry__0\(17),
      I3 => \^b_v_data_1_payload_b_reg[31]_0\(17),
      I4 => \icmp_ln1065_fu_174_p2_carry__0\(16),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(16),
      O => \empty_reg_167_reg[21]\(1)
    );
\icmp_ln1065_fu_174_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_0\(12),
      I1 => \icmp_ln1065_fu_174_p2_carry__0\(12),
      I2 => \icmp_ln1065_fu_174_p2_carry__0\(14),
      I3 => \^b_v_data_1_payload_b_reg[31]_0\(14),
      I4 => \icmp_ln1065_fu_174_p2_carry__0\(13),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(13),
      O => \empty_reg_167_reg[21]\(0)
    );
icmp_ln1065_fu_174_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_0\(9),
      I1 => \icmp_ln1065_fu_174_p2_carry__0\(9),
      I2 => \icmp_ln1065_fu_174_p2_carry__0\(11),
      I3 => \^b_v_data_1_payload_b_reg[31]_0\(11),
      I4 => \icmp_ln1065_fu_174_p2_carry__0\(10),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(10),
      O => \empty_reg_167_reg[9]\(3)
    );
icmp_ln1065_fu_174_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_0\(6),
      I1 => \icmp_ln1065_fu_174_p2_carry__0\(6),
      I2 => \icmp_ln1065_fu_174_p2_carry__0\(8),
      I3 => \^b_v_data_1_payload_b_reg[31]_0\(8),
      I4 => \icmp_ln1065_fu_174_p2_carry__0\(7),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(7),
      O => \empty_reg_167_reg[9]\(2)
    );
icmp_ln1065_fu_174_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_0\(3),
      I1 => \icmp_ln1065_fu_174_p2_carry__0\(3),
      I2 => \icmp_ln1065_fu_174_p2_carry__0\(5),
      I3 => \^b_v_data_1_payload_b_reg[31]_0\(5),
      I4 => \icmp_ln1065_fu_174_p2_carry__0\(4),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(4),
      O => \empty_reg_167_reg[9]\(1)
    );
icmp_ln1065_fu_174_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_0\(0),
      I1 => \icmp_ln1065_fu_174_p2_carry__0\(0),
      I2 => \icmp_ln1065_fu_174_p2_carry__0\(2),
      I3 => \^b_v_data_1_payload_b_reg[31]_0\(2),
      I4 => \icmp_ln1065_fu_174_p2_carry__0\(1),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(1),
      O => \empty_reg_167_reg[9]\(0)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1073_1_fu_237_p2_carry_i_9_n_0,
      CO(3) => \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_0\,
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(11 downto 8),
      S(3 downto 0) => \out\(10 downto 7)
    );
\icmp_ln1073_1_fu_237_p2_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_0\,
      CO(3) => \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_0\,
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(15 downto 12),
      S(3 downto 0) => \out\(14 downto 11)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_0\,
      CO(3) => \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_0\,
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(19 downto 16),
      S(3 downto 0) => \out\(18 downto 15)
    );
\icmp_ln1073_1_fu_237_p2_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_0\,
      CO(3) => \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_0\,
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(23 downto 20),
      S(3 downto 0) => \out\(22 downto 19)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_0\,
      CO(3) => \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_0\,
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(27 downto 24),
      S(3 downto 0) => \out\(26 downto 23)
    );
\icmp_ln1073_1_fu_237_p2_carry__2_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_0\,
      CO(3) => \NLW_icmp_ln1073_1_fu_237_p2_carry__2_i_9_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31 downto 28),
      S(3 downto 0) => \out\(30 downto 27)
    );
icmp_ln1073_1_fu_237_p2_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1073_1_fu_237_p2_carry_i_10_n_0,
      CO(2) => icmp_ln1073_1_fu_237_p2_carry_i_10_n_1,
      CO(1) => icmp_ln1073_1_fu_237_p2_carry_i_10_n_2,
      CO(0) => icmp_ln1073_1_fu_237_p2_carry_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(3 downto 0),
      S(3 downto 1) => \out\(2 downto 0),
      S(0) => icmp_ln1073_1_fu_237_p2_carry_i_11_n_0
    );
icmp_ln1073_1_fu_237_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAAAA"
    )
        port map (
      I0 => DI(0),
      I1 => CO(0),
      I2 => \and_ln47_1_reg_276_reg[0]\(0),
      I3 => matched,
      I4 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      O => icmp_ln1073_1_fu_237_p2_carry_i_11_n_0
    );
icmp_ln1073_1_fu_237_p2_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1073_1_fu_237_p2_carry_i_10_n_0,
      CO(3) => icmp_ln1073_1_fu_237_p2_carry_i_9_n_0,
      CO(2) => icmp_ln1073_1_fu_237_p2_carry_i_9_n_1,
      CO(1) => icmp_ln1073_1_fu_237_p2_carry_i_9_n_2,
      CO(0) => icmp_ln1073_1_fu_237_p2_carry_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(7 downto 4),
      S(3 downto 0) => \out\(6 downto 3)
    );
\in_len_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(2),
      I2 => getinstream_U0_sts_clear,
      O => in_len_V0
    );
\in_len_V[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFF800"
    )
        port map (
      I0 => CO(0),
      I1 => \and_ln47_1_reg_276_reg[0]\(0),
      I2 => matched,
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I4 => DI(0),
      O => \in_len_V[0]_i_4_n_0\
    );
\in_len_V_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \in_len_V_reg[0]_i_3_n_0\,
      CO(2) => \in_len_V_reg[0]_i_3_n_1\,
      CO(1) => \in_len_V_reg[0]_i_3_n_2\,
      CO(0) => \in_len_V_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 1) => \out\(2 downto 0),
      S(0) => \in_len_V[0]_i_4_n_0\
    );
\in_len_V_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_len_V_reg[8]_i_1_n_0\,
      CO(3) => \in_len_V_reg[12]_i_1_n_0\,
      CO(2) => \in_len_V_reg[12]_i_1_n_1\,
      CO(1) => \in_len_V_reg[12]_i_1_n_2\,
      CO(0) => \in_len_V_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \in_len_V_reg[15]\(3 downto 0),
      S(3 downto 0) => \out\(14 downto 11)
    );
\in_len_V_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_len_V_reg[12]_i_1_n_0\,
      CO(3) => \in_len_V_reg[16]_i_1_n_0\,
      CO(2) => \in_len_V_reg[16]_i_1_n_1\,
      CO(1) => \in_len_V_reg[16]_i_1_n_2\,
      CO(0) => \in_len_V_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \in_len_V_reg[19]\(3 downto 0),
      S(3 downto 0) => \out\(18 downto 15)
    );
\in_len_V_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_len_V_reg[16]_i_1_n_0\,
      CO(3) => \in_len_V_reg[20]_i_1_n_0\,
      CO(2) => \in_len_V_reg[20]_i_1_n_1\,
      CO(1) => \in_len_V_reg[20]_i_1_n_2\,
      CO(0) => \in_len_V_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \in_len_V_reg[23]\(3 downto 0),
      S(3 downto 0) => \out\(22 downto 19)
    );
\in_len_V_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_len_V_reg[20]_i_1_n_0\,
      CO(3) => \in_len_V_reg[24]_i_1_n_0\,
      CO(2) => \in_len_V_reg[24]_i_1_n_1\,
      CO(1) => \in_len_V_reg[24]_i_1_n_2\,
      CO(0) => \in_len_V_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \in_len_V_reg[27]\(3 downto 0),
      S(3 downto 0) => \out\(26 downto 23)
    );
\in_len_V_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_len_V_reg[24]_i_1_n_0\,
      CO(3) => \NLW_in_len_V_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \in_len_V_reg[28]_i_1_n_1\,
      CO(1) => \in_len_V_reg[28]_i_1_n_2\,
      CO(0) => \in_len_V_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \in_len_V_reg[31]\(3 downto 0),
      S(3 downto 0) => \out\(30 downto 27)
    );
\in_len_V_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_len_V_reg[0]_i_3_n_0\,
      CO(3) => \in_len_V_reg[4]_i_1_n_0\,
      CO(2) => \in_len_V_reg[4]_i_1_n_1\,
      CO(1) => \in_len_V_reg[4]_i_1_n_2\,
      CO(0) => \in_len_V_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \in_len_V_reg[7]\(3 downto 0),
      S(3 downto 0) => \out\(6 downto 3)
    );
\in_len_V_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_len_V_reg[4]_i_1_n_0\,
      CO(3) => \in_len_V_reg[8]_i_1_n_0\,
      CO(2) => \in_len_V_reg[8]_i_1_n_1\,
      CO(1) => \in_len_V_reg[8]_i_1_n_2\,
      CO(0) => \in_len_V_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \in_len_V_reg[11]\(3 downto 0),
      S(3 downto 0) => \out\(10 downto 7)
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => int_ap_ready_reg,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => int_ap_ready_reg_0,
      I4 => int_ap_ready_reg_1,
      O => ap_sync_ready
    );
\mOutPtr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      O => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg
    );
\matched[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAAAA"
    )
        port map (
      I0 => matched,
      I1 => Q(1),
      I2 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \^and_ln47_1_fu_186_p2\,
      I5 => \^getinstream_u0_ap_ready\,
      O => \matched_reg[0]\
    );
\matched[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      O => \^getinstream_u0_ap_ready\
    );
\tmp_data_V_reg_262[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(0)
    );
\tmp_data_V_reg_262[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[10]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(10)
    );
\tmp_data_V_reg_262[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[11]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(11)
    );
\tmp_data_V_reg_262[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[12]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(12)
    );
\tmp_data_V_reg_262[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[13]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(13)
    );
\tmp_data_V_reg_262[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[14]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(14)
    );
\tmp_data_V_reg_262[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[15]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(15)
    );
\tmp_data_V_reg_262[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[16]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(16)
    );
\tmp_data_V_reg_262[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[17]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(17)
    );
\tmp_data_V_reg_262[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[18]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(18)
    );
\tmp_data_V_reg_262[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[19]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(19)
    );
\tmp_data_V_reg_262[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(1)
    );
\tmp_data_V_reg_262[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[20]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(20)
    );
\tmp_data_V_reg_262[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[21]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(21)
    );
\tmp_data_V_reg_262[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[22]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(22)
    );
\tmp_data_V_reg_262[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[23]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(23)
    );
\tmp_data_V_reg_262[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[24]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(24)
    );
\tmp_data_V_reg_262[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[25]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(25)
    );
\tmp_data_V_reg_262[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[26]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(26)
    );
\tmp_data_V_reg_262[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[27]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(27)
    );
\tmp_data_V_reg_262[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[28]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(28)
    );
\tmp_data_V_reg_262[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[29]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(29)
    );
\tmp_data_V_reg_262[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(2)
    );
\tmp_data_V_reg_262[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[30]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(30)
    );
\tmp_data_V_reg_262[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[31]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(31)
    );
\tmp_data_V_reg_262[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(3)
    );
\tmp_data_V_reg_262[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(4)
    );
\tmp_data_V_reg_262[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(5)
    );
\tmp_data_V_reg_262[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(6)
    );
\tmp_data_V_reg_262[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(7)
    );
\tmp_data_V_reg_262[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[8]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(8)
    );
\tmp_data_V_reg_262[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[9]\,
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_regslice_both__parameterized2\ is
  port (
    inStreamTop_TLAST_int_regslice : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    inStreamTop_TREADY_int_regslice : in STD_LOGIC;
    as_ad_tvalid : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    as_ad_tlast : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_regslice_both__parameterized2\ : entity is "ladmatr_regslice_both";
end \design_1_ps_axil_0_0_ladmatr_regslice_both__parameterized2\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_regslice_both__parameterized2\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair410";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => as_ad_tlast,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_0\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => as_ad_tlast,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_0\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777FFFFF8880000"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => B_V_data_1_sel_rd_reg_1,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      I5 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_0
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_0,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => as_ad_tvalid,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_0\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => inStreamTop_TREADY_int_regslice,
      I2 => as_ad_tvalid,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_0\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => inStreamTop_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => as_ad_tvalid,
      O => \B_V_data_1_state[1]_i_1__0_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => SS(0)
    );
\tmp_last_V_reg_267[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => inStreamTop_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_start_for_streamtoparallelwithburst_U0 is
  port (
    internal_full_n_reg_0 : out STD_LOGIC;
    streamtoparallelwithburst_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    outbuf_c_full_n : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_start_for_streamtoparallelwithburst_U0 : entity is "ladmatr_start_for_streamtoparallelwithburst_U0";
end design_1_ps_axil_0_0_ladmatr_start_for_streamtoparallelwithburst_U0;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_start_for_streamtoparallelwithburst_U0 is
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^streamtoparallelwithburst_u0_ap_start\ : STD_LOGIC;
begin
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  streamtoparallelwithburst_U0_ap_start <= \^streamtoparallelwithburst_u0_ap_start\;
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^streamtoparallelwithburst_u0_ap_start\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^streamtoparallelwithburst_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__3_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^internal_full_n_reg_0\,
      I4 => axi_reset_m_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => \^streamtoparallelwithburst_u0_ap_start\,
      I1 => Q(0),
      I2 => \^internal_full_n_reg_0\,
      I3 => internal_empty_n_reg_0,
      I4 => internal_empty_n_reg_1,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__3_n_0\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888888888888"
    )
        port map (
      I0 => Q(0),
      I1 => \^streamtoparallelwithburst_u0_ap_start\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => internal_empty_n_reg_1,
      I4 => internal_empty_n_reg_0,
      I5 => \^internal_full_n_reg_0\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^internal_full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^streamtoparallelwithburst_u0_ap_start\,
      I1 => Q(0),
      I2 => \^internal_full_n_reg_0\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => Q(0),
      I3 => \^streamtoparallelwithburst_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FFFFF"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => internal_empty_n_reg_0,
      I3 => internal_empty_n_reg_1,
      I4 => outbuf_c_full_n,
      O => internal_full_n_reg_1
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_AXIL_AXIS is
  port (
    m_awvalid : out STD_LOGIC;
    m_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_wvalid : out STD_LOGIC;
    m_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_arvalid : out STD_LOGIC;
    m_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_rready : out STD_LOGIC;
    s_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rvalid : out STD_LOGIC;
    s_awready : out STD_LOGIC;
    s_wready : out STD_LOGIC;
    s_arready : out STD_LOGIC;
    s_awvalid : in STD_LOGIC;
    s_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_wvalid : in STD_LOGIC;
    s_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_arvalid : in STD_LOGIC;
    s_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_rready : in STD_LOGIC;
    m_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_rvalid : in STD_LOGIC;
    m_awready : in STD_LOGIC;
    m_wready : in STD_LOGIC;
    m_arready : in STD_LOGIC;
    cc_aa_enable : in STD_LOGIC;
    as_aa_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    as_aa_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    as_aa_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    as_aa_tlast : in STD_LOGIC;
    as_aa_tvalid : in STD_LOGIC;
    as_aa_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aa_as_tready : out STD_LOGIC;
    aa_as_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aa_as_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aa_as_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aa_as_tlast : out STD_LOGIC;
    aa_as_tvalid : out STD_LOGIC;
    aa_as_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    as_aa_tready : in STD_LOGIC;
    mb_irq : out STD_LOGIC;
    axi_clk : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axis_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_AXIL_AXIS : entity is "AXIL_AXIS";
  attribute dont_touch : string;
  attribute dont_touch of design_1_ps_axil_0_0_AXIL_AXIS : entity is "yes";
  attribute pADDR_WIDTH : integer;
  attribute pADDR_WIDTH of design_1_ps_axil_0_0_AXIL_AXIS : entity is 15;
  attribute pDATA_WIDTH : integer;
  attribute pDATA_WIDTH of design_1_ps_axil_0_0_AXIL_AXIS : entity is 32;
end design_1_ps_axil_0_0_AXIL_AXIS;

architecture STRUCTURE of design_1_ps_axil_0_0_AXIL_AXIS is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal axi_ctrl_logic_n_2 : STD_LOGIC;
  signal axi_ctrl_logic_n_4 : STD_LOGIC;
  signal axi_ctrl_logic_n_40 : STD_LOGIC;
  signal axi_ctrl_logic_n_41 : STD_LOGIC;
  signal axi_ctrl_logic_n_43 : STD_LOGIC;
  signal axi_ctrl_logic_n_76 : STD_LOGIC;
  signal axi_ctrl_logic_n_78 : STD_LOGIC;
  signal axi_ctrl_logic_n_80 : STD_LOGIC;
  signal axi_ctrl_logic_n_81 : STD_LOGIC;
  signal axi_state : STD_LOGIC_VECTOR ( 2 to 2 );
  signal bk_lm_raddr : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal bk_lm_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bk_lm_rstart : STD_LOGIC;
  signal bk_lm_waddr : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal bk_lm_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bk_lm_wstart : STD_LOGIC;
  signal bk_lm_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bk_ls_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal bk_ls_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bk_ls_valid : STD_LOGIC;
  signal bk_ls_wdata : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal bk_ls_wstrb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bk_sm_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bk_sm_ready : STD_LOGIC;
  signal bk_sm_user : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bk_sm_valid : STD_LOGIC;
  signal bk_ss_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bk_ss_ready : STD_LOGIC;
  signal bk_ss_user : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bk_ss_valid : STD_LOGIC;
  signal cache_rdone0 : STD_LOGIC;
  signal cache_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_ss : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal do_nothing1 : STD_LOGIC;
  signal lm_n_0 : STD_LOGIC;
  signal ls_n_0 : STD_LOGIC;
  signal ls_n_1 : STD_LOGIC;
  signal ls_n_10 : STD_LOGIC;
  signal ls_n_11 : STD_LOGIC;
  signal ls_n_143 : STD_LOGIC;
  signal ls_n_144 : STD_LOGIC;
  signal ls_n_145 : STD_LOGIC;
  signal ls_n_146 : STD_LOGIC;
  signal ls_n_148 : STD_LOGIC;
  signal ls_n_2 : STD_LOGIC;
  signal ls_n_28 : STD_LOGIC;
  signal ls_n_29 : STD_LOGIC;
  signal ls_n_3 : STD_LOGIC;
  signal ls_n_30 : STD_LOGIC;
  signal ls_n_31 : STD_LOGIC;
  signal ls_n_36 : STD_LOGIC;
  signal ls_n_37 : STD_LOGIC;
  signal ls_n_38 : STD_LOGIC;
  signal ls_n_39 : STD_LOGIC;
  signal ls_n_4 : STD_LOGIC;
  signal ls_n_40 : STD_LOGIC;
  signal ls_n_41 : STD_LOGIC;
  signal ls_n_42 : STD_LOGIC;
  signal ls_n_43 : STD_LOGIC;
  signal ls_n_44 : STD_LOGIC;
  signal ls_n_45 : STD_LOGIC;
  signal ls_n_46 : STD_LOGIC;
  signal ls_n_47 : STD_LOGIC;
  signal ls_n_48 : STD_LOGIC;
  signal ls_n_49 : STD_LOGIC;
  signal ls_n_50 : STD_LOGIC;
  signal ls_n_51 : STD_LOGIC;
  signal ls_n_52 : STD_LOGIC;
  signal ls_n_53 : STD_LOGIC;
  signal ls_n_54 : STD_LOGIC;
  signal ls_n_55 : STD_LOGIC;
  signal ls_n_56 : STD_LOGIC;
  signal ls_n_57 : STD_LOGIC;
  signal ls_n_58 : STD_LOGIC;
  signal ls_n_59 : STD_LOGIC;
  signal ls_n_6 : STD_LOGIC;
  signal ls_n_60 : STD_LOGIC;
  signal ls_n_61 : STD_LOGIC;
  signal ls_n_62 : STD_LOGIC;
  signal ls_n_63 : STD_LOGIC;
  signal ls_n_64 : STD_LOGIC;
  signal ls_n_65 : STD_LOGIC;
  signal ls_n_66 : STD_LOGIC;
  signal ls_n_67 : STD_LOGIC;
  signal ls_n_68 : STD_LOGIC;
  signal ls_n_69 : STD_LOGIC;
  signal ls_n_7 : STD_LOGIC;
  signal ls_n_70 : STD_LOGIC;
  signal ls_n_71 : STD_LOGIC;
  signal ls_n_72 : STD_LOGIC;
  signal ls_n_73 : STD_LOGIC;
  signal ls_n_74 : STD_LOGIC;
  signal ls_n_75 : STD_LOGIC;
  signal ls_n_76 : STD_LOGIC;
  signal ls_n_77 : STD_LOGIC;
  signal ls_n_78 : STD_LOGIC;
  signal ls_n_79 : STD_LOGIC;
  signal ls_n_80 : STD_LOGIC;
  signal ls_n_81 : STD_LOGIC;
  signal ls_n_82 : STD_LOGIC;
  signal ls_n_83 : STD_LOGIC;
  signal ls_n_84 : STD_LOGIC;
  signal ls_n_85 : STD_LOGIC;
  signal ls_n_86 : STD_LOGIC;
  signal ls_n_87 : STD_LOGIC;
  signal ls_n_88 : STD_LOGIC;
  signal ls_n_89 : STD_LOGIC;
  signal ls_n_9 : STD_LOGIC;
  signal ls_n_90 : STD_LOGIC;
  signal \^m_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal next_ss : STD_LOGIC;
  signal ss_n_2 : STD_LOGIC;
  signal trig_sm_wr0 : STD_LOGIC;
  signal trig_sm_wr143_out : STD_LOGIC;
  signal wr_mb : STD_LOGIC;
  signal wr_mb050_out : STD_LOGIC;
  signal wstrb_ss : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  aa_as_tkeep(3) <= \<const0>\;
  aa_as_tkeep(2) <= \<const0>\;
  aa_as_tkeep(1) <= \<const0>\;
  aa_as_tkeep(0) <= \<const0>\;
  aa_as_tlast <= \<const1>\;
  aa_as_tstrb(3) <= \<const0>\;
  aa_as_tstrb(2) <= \<const0>\;
  aa_as_tstrb(1) <= \<const0>\;
  aa_as_tstrb(0) <= \<const0>\;
  m_araddr(31) <= \<const0>\;
  m_araddr(30) <= \<const0>\;
  m_araddr(29) <= \^m_araddr\(29);
  m_araddr(28) <= \^m_araddr\(29);
  m_araddr(27 downto 0) <= \^m_araddr\(27 downto 0);
  m_awaddr(31) <= \<const0>\;
  m_awaddr(30) <= \<const0>\;
  m_awaddr(29) <= \^m_awaddr\(29);
  m_awaddr(28) <= \^m_awaddr\(29);
  m_awaddr(27 downto 0) <= \^m_awaddr\(27 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
axi_ctrl_logic: entity work.design_1_ps_axil_0_0_axi_ctrl_logic
     port map (
      D(28) => bk_lm_rstart,
      D(27 downto 0) => bk_lm_raddr(27 downto 0),
      E(0) => bk_lm_wstart,
      \FSM_sequential_axi_state[1]_i_3_0\ => ls_n_6,
      \FSM_sequential_axi_state_reg[0]_0\ => axi_ctrl_logic_n_76,
      Q(0) => axi_state(2),
      \aa_regs[0][0]_i_4_0\(3) => ls_n_87,
      \aa_regs[0][0]_i_4_0\(2) => ls_n_88,
      \aa_regs[0][0]_i_4_0\(1) => ls_n_89,
      \aa_regs[0][0]_i_4_0\(0) => ls_n_90,
      \aa_regs_reg[0][0]_0\(0) => ls_n_11,
      \aa_regs_reg[1][0]_0\ => ls_n_30,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      axi_reset_n_0 => axi_ctrl_logic_n_4,
      \bk_lm_waddr_reg[29]_0\(28) => bk_lm_waddr(29),
      \bk_lm_waddr_reg[29]_0\(27 downto 0) => bk_lm_waddr(27 downto 0),
      \bk_lm_waddr_reg[29]_1\ => ls_n_3,
      \bk_lm_wdata_reg[31]_0\(31 downto 0) => bk_lm_wdata(31 downto 0),
      \bk_lm_wstrb_reg[3]_0\(3 downto 0) => bk_lm_wstrb(3 downto 0),
      bk_ls_addr(14 downto 0) => bk_ls_addr(14 downto 0),
      \bk_ls_rdata_reg[31]_0\(31 downto 0) => bk_ls_rdata(31 downto 0),
      bk_ls_valid => bk_ls_valid,
      bk_ls_wdata(14) => bk_ls_wdata(28),
      bk_ls_wdata(13 downto 0) => bk_ls_wdata(13 downto 0),
      bk_ls_wstrb(0) => bk_ls_wstrb(0),
      \bk_sm_data_reg[14]_0\ => ls_n_29,
      \bk_sm_data_reg[27]_0\(13) => ls_n_73,
      \bk_sm_data_reg[27]_0\(12) => ls_n_74,
      \bk_sm_data_reg[27]_0\(11) => ls_n_75,
      \bk_sm_data_reg[27]_0\(10) => ls_n_76,
      \bk_sm_data_reg[27]_0\(9) => ls_n_77,
      \bk_sm_data_reg[27]_0\(8) => ls_n_78,
      \bk_sm_data_reg[27]_0\(7) => ls_n_79,
      \bk_sm_data_reg[27]_0\(6) => ls_n_80,
      \bk_sm_data_reg[27]_0\(5) => ls_n_81,
      \bk_sm_data_reg[27]_0\(4) => ls_n_82,
      \bk_sm_data_reg[27]_0\(3) => ls_n_83,
      \bk_sm_data_reg[27]_0\(2) => ls_n_84,
      \bk_sm_data_reg[27]_0\(1) => ls_n_85,
      \bk_sm_data_reg[27]_0\(0) => ls_n_86,
      \bk_sm_data_reg[29]_0\ => ls_n_31,
      \bk_sm_data_reg[30]_0\ => ls_n_36,
      \bk_sm_data_reg[31]_0\(31 downto 0) => bk_sm_data(31 downto 0),
      \bk_sm_data_reg[31]_1\(30 downto 14) => bk_lm_rdata(31 downto 15),
      \bk_sm_data_reg[31]_1\(13 downto 0) => bk_lm_rdata(13 downto 0),
      \bk_sm_data_reg[31]_2\ => ls_n_37,
      bk_sm_ready => bk_sm_ready,
      \bk_sm_user_reg[1]_0\(1 downto 0) => bk_sm_user(1 downto 0),
      \bk_sm_user_reg[1]_1\ => lm_n_0,
      bk_sm_valid => bk_sm_valid,
      bk_ss_ready => bk_ss_ready,
      bk_ss_valid => bk_ss_valid,
      \cache_rdata_reg[31]\ => ls_n_1,
      \cache_rdata_reg[31]_0\ => ls_n_0,
      cache_wdone_reg => ls_n_2,
      \data_return_reg[0]_0\ => ls_n_145,
      \data_return_reg[24]_0\ => ls_n_9,
      \data_return_reg[24]_1\ => ls_n_146,
      do_nothing1 => do_nothing1,
      \first_ss_tdata_reg[0]_0\(0) => ls_n_143,
      \first_ss_tdata_reg[31]_0\(2 downto 0) => wstrb_ss(3 downto 1),
      \first_ss_tdata_reg[31]_1\(31 downto 0) => data_ss(31 downto 0),
      \first_ss_tdata_reg[31]_2\(31 downto 0) => bk_ss_data(31 downto 0),
      \first_ss_tuser_reg[0]_0\ => axi_ctrl_logic_n_2,
      \first_ss_tuser_reg[0]_1\ => axi_ctrl_logic_n_81,
      \first_ss_tuser_reg[1]_0\(1 downto 0) => bk_ss_user(1 downto 0),
      have_sent_sm_reg_0 => axi_ctrl_logic_n_40,
      have_sent_sm_reg_1 => axi_ctrl_logic_n_41,
      mb_irq => mb_irq,
      \mb_regs_reg[1][31]_0\(31) => ls_n_41,
      \mb_regs_reg[1][31]_0\(30) => ls_n_42,
      \mb_regs_reg[1][31]_0\(29) => ls_n_43,
      \mb_regs_reg[1][31]_0\(28) => ls_n_44,
      \mb_regs_reg[1][31]_0\(27) => ls_n_45,
      \mb_regs_reg[1][31]_0\(26) => ls_n_46,
      \mb_regs_reg[1][31]_0\(25) => ls_n_47,
      \mb_regs_reg[1][31]_0\(24) => ls_n_48,
      \mb_regs_reg[1][31]_0\(23) => ls_n_49,
      \mb_regs_reg[1][31]_0\(22) => ls_n_50,
      \mb_regs_reg[1][31]_0\(21) => ls_n_51,
      \mb_regs_reg[1][31]_0\(20) => ls_n_52,
      \mb_regs_reg[1][31]_0\(19) => ls_n_53,
      \mb_regs_reg[1][31]_0\(18) => ls_n_54,
      \mb_regs_reg[1][31]_0\(17) => ls_n_55,
      \mb_regs_reg[1][31]_0\(16) => ls_n_56,
      \mb_regs_reg[1][31]_0\(15) => ls_n_57,
      \mb_regs_reg[1][31]_0\(14) => ls_n_58,
      \mb_regs_reg[1][31]_0\(13) => ls_n_59,
      \mb_regs_reg[1][31]_0\(12) => ls_n_60,
      \mb_regs_reg[1][31]_0\(11) => ls_n_61,
      \mb_regs_reg[1][31]_0\(10) => ls_n_62,
      \mb_regs_reg[1][31]_0\(9) => ls_n_63,
      \mb_regs_reg[1][31]_0\(8) => ls_n_64,
      \mb_regs_reg[1][31]_0\(7) => ls_n_65,
      \mb_regs_reg[1][31]_0\(6) => ls_n_66,
      \mb_regs_reg[1][31]_0\(5) => ls_n_67,
      \mb_regs_reg[1][31]_0\(4) => ls_n_68,
      \mb_regs_reg[1][31]_0\(3) => ls_n_69,
      \mb_regs_reg[1][31]_0\(2) => ls_n_70,
      \mb_regs_reg[1][31]_0\(1) => ls_n_71,
      \mb_regs_reg[1][31]_0\(0) => ls_n_72,
      \mb_regs_reg[2][31]_0\(3 downto 0) => cache_strb(3 downto 0),
      \mb_regs_reg[7][16]_0\ => ls_n_39,
      \mb_regs_reg[7][31]_0\ => ls_n_38,
      \mb_regs_reg[7][8]_0\ => ls_n_40,
      next_ss => next_ss,
      next_ss_reg_0 => axi_ctrl_logic_n_78,
      next_ss_reg_1(0) => cache_rdone0,
      next_ss_reg_2 => axi_ctrl_logic_n_80,
      \sm_data_cnt_reg[1]_0\ => axi_ctrl_logic_n_43,
      ss_wr_data_done_reg_0 => ls_n_148,
      ss_wr_data_done_reg_1 => ls_n_4,
      sync_trig_sm_rd_reg_0 => ls_n_144,
      sync_trig_sm_wr_reg_0 => ls_n_7,
      sync_trig_sm_wr_reg_1 => ls_n_10,
      trig_sm_wr0 => trig_sm_wr0,
      trig_sm_wr143_out => trig_sm_wr143_out,
      wait_rd_data_back_reg_0 => ls_n_28,
      wr_mb => wr_mb,
      wr_mb050_out => wr_mb050_out
    );
lm: entity work.design_1_ps_axil_0_0_axilite_master
     port map (
      D(28) => bk_lm_rstart,
      D(27 downto 0) => bk_lm_raddr(27 downto 0),
      E(0) => bk_lm_wstart,
      Q(1) => m_wvalid,
      Q(0) => m_awvalid,
      axi_clk => axi_clk,
      \bk_rdata_reg[31]_0\(31 downto 0) => bk_lm_rdata(31 downto 0),
      \bk_sm_user_reg[1]\ => axi_ctrl_logic_n_40,
      \cache_raddr_reg[29]_0\ => axi_ctrl_logic_n_4,
      cache_rstart_reg_0 => lm_n_0,
      \cache_strb_reg[3]_0\(3 downto 0) => bk_lm_wstrb(3 downto 0),
      \cache_waddr_reg[29]_0\(28) => bk_lm_waddr(29),
      \cache_waddr_reg[29]_0\(27 downto 0) => bk_lm_waddr(27 downto 0),
      \cache_wdata_reg[31]_0\(31 downto 0) => bk_lm_wdata(31 downto 0),
      m_araddr(28) => \^m_araddr\(29),
      m_araddr(27 downto 0) => \^m_araddr\(27 downto 0),
      m_arready => m_arready,
      m_arvalid => m_arvalid,
      m_awaddr(28) => \^m_awaddr\(29),
      m_awaddr(27 downto 0) => \^m_awaddr\(27 downto 0),
      m_awready => m_awready,
      m_rdata(31 downto 0) => m_rdata(31 downto 0),
      m_rready => m_rready,
      m_rvalid => m_rvalid,
      m_wdata(31 downto 0) => m_wdata(31 downto 0),
      m_wready => m_wready,
      m_wstrb(3 downto 0) => m_wstrb(3 downto 0)
    );
ls: entity work.design_1_ps_axil_0_0_axilite_slave
     port map (
      D(31 downto 0) => bk_ls_rdata(31 downto 0),
      E(0) => cache_rdone0,
      \FSM_onehot_axi_rd_state_reg[1]_0\(0) => s_arready,
      \FSM_sequential_axi_state_reg[2]\(0) => ls_n_143,
      \FSM_sequential_axi_wr_state_reg[1]_0\(0) => s_wready,
      Q(3 downto 0) => cache_strb(3 downto 0),
      axi_clk => axi_clk,
      bk_ls_addr(14 downto 0) => bk_ls_addr(14 downto 0),
      bk_ls_valid => bk_ls_valid,
      bk_ls_wdata(14) => bk_ls_wdata(28),
      bk_ls_wdata(13 downto 0) => bk_ls_wdata(13 downto 0),
      bk_ls_wstrb(0) => bk_ls_wstrb(0),
      \bk_sm_data_reg[14]\ => axi_ctrl_logic_n_43,
      \bk_sm_data_reg[14]_0\ => axi_ctrl_logic_n_41,
      \bk_sm_data_reg[14]_1\(0) => bk_lm_rdata(14),
      bk_ss_valid => bk_ss_valid,
      bk_valid_reg => ls_n_3,
      cache_rdone_reg_0 => ls_n_1,
      cache_rdone_reg_1 => ls_n_9,
      cache_rdone_reg_2 => ls_n_28,
      cache_rdone_reg_3(3) => ls_n_87,
      cache_rdone_reg_3(2) => ls_n_88,
      cache_rdone_reg_3(1) => ls_n_89,
      cache_rdone_reg_3(0) => ls_n_90,
      cache_rdone_reg_4 => ls_n_144,
      cache_rstart_reg_0 => ls_n_0,
      cache_rstart_reg_1 => ls_n_4,
      cache_rstart_reg_2 => ls_n_10,
      \cache_strb_reg[1]_0\ => ls_n_31,
      \cache_strb_reg[2]_0\ => ls_n_36,
      \cache_strb_reg[3]_0\ => ls_n_37,
      \cache_strb_reg[3]_1\ => axi_ctrl_logic_n_4,
      \cache_wdata_reg[14]_0\ => ls_n_29,
      \cache_wdata_reg[27]_0\(13) => ls_n_73,
      \cache_wdata_reg[27]_0\(12) => ls_n_74,
      \cache_wdata_reg[27]_0\(11) => ls_n_75,
      \cache_wdata_reg[27]_0\(10) => ls_n_76,
      \cache_wdata_reg[27]_0\(9) => ls_n_77,
      \cache_wdata_reg[27]_0\(8) => ls_n_78,
      \cache_wdata_reg[27]_0\(7) => ls_n_79,
      \cache_wdata_reg[27]_0\(6) => ls_n_80,
      \cache_wdata_reg[27]_0\(5) => ls_n_81,
      \cache_wdata_reg[27]_0\(4) => ls_n_82,
      \cache_wdata_reg[27]_0\(3) => ls_n_83,
      \cache_wdata_reg[27]_0\(2) => ls_n_84,
      \cache_wdata_reg[27]_0\(1) => ls_n_85,
      \cache_wdata_reg[27]_0\(0) => ls_n_86,
      cache_wdone_reg_0 => ls_n_38,
      cache_wdone_reg_1 => ls_n_39,
      cache_wdone_reg_2 => ls_n_40,
      cache_wdone_reg_3 => axi_ctrl_logic_n_80,
      cache_wstart_reg_0 => ls_n_2,
      cache_wstart_reg_1 => ls_n_30,
      cc_aa_enable => cc_aa_enable,
      do_nothing1 => do_nothing1,
      do_nothing_reg => axi_ctrl_logic_n_78,
      do_nothing_reg_0 => axi_ctrl_logic_n_81,
      \first_ss_tdata_reg[0]\(0) => axi_state(2),
      \first_ss_tdata_reg[0]_0\ => axi_ctrl_logic_n_76,
      \mb_regs_reg[1][31]\(31 downto 0) => data_ss(31 downto 0),
      \mb_regs_reg[7][31]\(2 downto 0) => wstrb_ss(3 downto 1),
      next_ss => next_ss,
      next_ss_reg => ls_n_6,
      next_ss_reg_0(0) => ls_n_11,
      next_ss_reg_1(31) => ls_n_41,
      next_ss_reg_1(30) => ls_n_42,
      next_ss_reg_1(29) => ls_n_43,
      next_ss_reg_1(28) => ls_n_44,
      next_ss_reg_1(27) => ls_n_45,
      next_ss_reg_1(26) => ls_n_46,
      next_ss_reg_1(25) => ls_n_47,
      next_ss_reg_1(24) => ls_n_48,
      next_ss_reg_1(23) => ls_n_49,
      next_ss_reg_1(22) => ls_n_50,
      next_ss_reg_1(21) => ls_n_51,
      next_ss_reg_1(20) => ls_n_52,
      next_ss_reg_1(19) => ls_n_53,
      next_ss_reg_1(18) => ls_n_54,
      next_ss_reg_1(17) => ls_n_55,
      next_ss_reg_1(16) => ls_n_56,
      next_ss_reg_1(15) => ls_n_57,
      next_ss_reg_1(14) => ls_n_58,
      next_ss_reg_1(13) => ls_n_59,
      next_ss_reg_1(12) => ls_n_60,
      next_ss_reg_1(11) => ls_n_61,
      next_ss_reg_1(10) => ls_n_62,
      next_ss_reg_1(9) => ls_n_63,
      next_ss_reg_1(8) => ls_n_64,
      next_ss_reg_1(7) => ls_n_65,
      next_ss_reg_1(6) => ls_n_66,
      next_ss_reg_1(5) => ls_n_67,
      next_ss_reg_1(4) => ls_n_68,
      next_ss_reg_1(3) => ls_n_69,
      next_ss_reg_1(2) => ls_n_70,
      next_ss_reg_1(1) => ls_n_71,
      next_ss_reg_1(0) => ls_n_72,
      next_ss_reg_2 => ls_n_145,
      next_ss_reg_3 => ls_n_146,
      next_ss_reg_4 => ls_n_148,
      s_araddr(14 downto 0) => s_araddr(14 downto 0),
      s_arvalid => s_arvalid,
      s_awaddr(14 downto 0) => s_awaddr(14 downto 0),
      s_awready => s_awready,
      s_awvalid => s_awvalid,
      s_rdata(31 downto 0) => s_rdata(31 downto 0),
      s_rready => s_rready,
      s_rvalid => s_rvalid,
      s_wdata(31 downto 0) => s_wdata(31 downto 0),
      s_wstrb(3 downto 0) => s_wstrb(3 downto 0),
      s_wvalid => s_wvalid,
      trig_sm_rd_reg_i_3_0 => ls_n_7,
      trig_sm_wr0 => trig_sm_wr0,
      trig_sm_wr143_out => trig_sm_wr143_out,
      wr_mb => wr_mb,
      wr_mb050_out => wr_mb050_out,
      wr_mb_reg => axi_ctrl_logic_n_2
    );
sm: entity work.design_1_ps_axil_0_0_axis_master
     port map (
      D(31 downto 0) => bk_sm_data(31 downto 0),
      aa_as_tdata(31 downto 0) => aa_as_tdata(31 downto 0),
      aa_as_tuser(1 downto 0) => aa_as_tuser(1 downto 0),
      aa_as_tvalid => aa_as_tvalid,
      as_aa_tready => as_aa_tready,
      axis_clk => axis_clk,
      \axis_tdata_reg[31]_0\ => ss_n_2,
      \axis_tuser_reg[1]_0\(1 downto 0) => bk_sm_user(1 downto 0),
      bk_sm_ready => bk_sm_ready,
      bk_sm_valid => bk_sm_valid
    );
ss: entity work.design_1_ps_axil_0_0_axis_slave
     port map (
      Q(31 downto 0) => bk_ss_data(31 downto 0),
      aa_as_tready => aa_as_tready,
      as_aa_tdata(31 downto 0) => as_aa_tdata(31 downto 0),
      as_aa_tuser(1 downto 0) => as_aa_tuser(1 downto 0),
      as_aa_tvalid => as_aa_tvalid,
      axis_clk => axis_clk,
      axis_rst_n => axis_rst_n,
      axis_rst_n_0 => ss_n_2,
      bk_ss_ready => bk_ss_ready,
      bk_ss_valid => bk_ss_valid,
      \bk_user_reg[1]_0\(1 downto 0) => bk_ss_user(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_IO_SERDES is
  port (
    axi_reset_n_0 : out STD_LOGIC;
    \is_as_tready_out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_as_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rx_sync_fifo_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_sync_fifo_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_sync_fifo_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_as_tupsb : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rx_sync_fifo_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    caravel_mprj_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    is_ioclk : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    axis_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rxen_ctl_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_awvalid : in STD_LOGIC;
    is_enable_o : in STD_LOGIC;
    s_wvalid : in STD_LOGIC;
    aa_enable_o : in STD_LOGIC;
    s_rdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    as_enable_o : in STD_LOGIC;
    as_is_tvalid : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    txen_ctl_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \pre_as_is_tdata_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pre_as_is_tstrb_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pre_as_is_tkeep_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pre_as_is_tid_tuser_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    as_is_tupsb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_IO_SERDES : entity is "IO_SERDES";
end design_1_ps_axil_0_0_IO_SERDES;

architecture STRUCTURE of design_1_ps_axil_0_0_IO_SERDES is
  signal Serial_Data_Out_tdata110_in : STD_LOGIC;
  signal Serial_Data_Out_tdata112_in : STD_LOGIC;
  signal Serial_Data_Out_tdata114_in : STD_LOGIC;
  signal Serial_Data_Out_tdata12_in : STD_LOGIC;
  signal Serial_Data_Out_tdata14_in : STD_LOGIC;
  signal Serial_Data_Out_tdata16_in : STD_LOGIC;
  signal Serial_Data_Out_tdata18_in : STD_LOGIC;
  signal \Serial_Data_Out_tdata1__4\ : STD_LOGIC;
  signal \Serial_Data_Out_tid_tuser0__2\ : STD_LOGIC;
  signal \Serial_Data_Out_tkeep0__2\ : STD_LOGIC;
  signal \Serial_Data_Out_tstrb0__2\ : STD_LOGIC;
  signal \Serial_Data_Out_tupsb_4_10__2\ : STD_LOGIC;
  signal \Serial_Data_Out_tupsb_tlast_tvalid_tready0__2\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \as_is_tdata_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal as_is_tid_tuser_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_is_tkeep_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_is_tstrb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_is_tupsb_4_1_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_is_tupsb_tlast_tvalid_tready_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_is_tupsb_tlast_tvalid_tready_buf_0 : STD_LOGIC;
  signal axi_rdata2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^axi_reset_n_0\ : STD_LOGIC;
  signal fsic_coreclk_phase_cnt_0_n_1 : STD_LOGIC;
  signal fsic_io_serdes_rx_fc_n_0 : STD_LOGIC;
  signal fsic_io_serdes_rx_fc_n_2 : STD_LOGIC;
  signal fsic_io_serdes_rx_fc_n_3 : STD_LOGIC;
  signal \genblk2[7].fsic_io_serdes_rx_tdata_n_0\ : STD_LOGIC;
  signal \^is_as_tready_out_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC;
  signal pre_as_is_tdata_buf : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pre_as_is_tdata_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal pre_as_is_tid_tuser_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_as_is_tkeep_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_as_is_tstrb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_as_is_tupsb_4_1_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_as_is_tupsb_tlast_tvalid_tready_buf : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal rx_received_data : STD_LOGIC;
  signal rxen_ctl : STD_LOGIC;
  signal rxen_ctl_i_1_n_0 : STD_LOGIC;
  signal rxen_ctl_i_3_n_0 : STD_LOGIC;
  signal rxen_ctl_i_4_n_0 : STD_LOGIC;
  signal rxen_i_1_n_0 : STD_LOGIC;
  signal rxen_reg_n_0 : STD_LOGIC;
  signal tx_shift_phase_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tx_shift_phase_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_shift_phase_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal txen : STD_LOGIC;
  signal txen_ctl_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \caravel_mprj_out[10]_INST_0\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \caravel_mprj_out[11]_INST_0\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \caravel_mprj_out[12]_INST_0\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \caravel_mprj_out[13]_INST_0\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \caravel_mprj_out[14]_INST_0\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \caravel_mprj_out[15]_INST_0\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \caravel_mprj_out[16]_INST_0\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \caravel_mprj_out[17]_INST_0\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \caravel_mprj_out[18]_INST_0\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \caravel_mprj_out[19]_INST_0\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \caravel_mprj_out[20]_INST_0\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \caravel_mprj_out[21]_INST_0\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \caravel_mprj_out[8]_INST_0\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \caravel_mprj_out[9]_INST_0\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of rxen_ctl_i_1 : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \tx_shift_phase_cnt[0]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \tx_shift_phase_cnt[1]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of txen_ctl_i_1 : label is "soft_lutpair653";
begin
  axi_reset_n_0 <= \^axi_reset_n_0\;
  \is_as_tready_out_reg[0]_0\(0) <= \^is_as_tready_out_reg[0]_0\(0);
\as_is_tdata_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(0),
      Q => \as_is_tdata_buf_reg_n_0_[0]\
    );
\as_is_tdata_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(10),
      Q => \as_is_tdata_buf_reg_n_0_[10]\
    );
\as_is_tdata_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(11),
      Q => \as_is_tdata_buf_reg_n_0_[11]\
    );
\as_is_tdata_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(12),
      Q => \as_is_tdata_buf_reg_n_0_[12]\
    );
\as_is_tdata_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(13),
      Q => \as_is_tdata_buf_reg_n_0_[13]\
    );
\as_is_tdata_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(14),
      Q => \as_is_tdata_buf_reg_n_0_[14]\
    );
\as_is_tdata_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(15),
      Q => \as_is_tdata_buf_reg_n_0_[15]\
    );
\as_is_tdata_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(16),
      Q => \as_is_tdata_buf_reg_n_0_[16]\
    );
\as_is_tdata_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(17),
      Q => \as_is_tdata_buf_reg_n_0_[17]\
    );
\as_is_tdata_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(18),
      Q => \as_is_tdata_buf_reg_n_0_[18]\
    );
\as_is_tdata_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(19),
      Q => \as_is_tdata_buf_reg_n_0_[19]\
    );
\as_is_tdata_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(1),
      Q => \as_is_tdata_buf_reg_n_0_[1]\
    );
\as_is_tdata_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(20),
      Q => \as_is_tdata_buf_reg_n_0_[20]\
    );
\as_is_tdata_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(21),
      Q => \as_is_tdata_buf_reg_n_0_[21]\
    );
\as_is_tdata_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(22),
      Q => \as_is_tdata_buf_reg_n_0_[22]\
    );
\as_is_tdata_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(23),
      Q => \as_is_tdata_buf_reg_n_0_[23]\
    );
\as_is_tdata_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(24),
      Q => \as_is_tdata_buf_reg_n_0_[24]\
    );
\as_is_tdata_buf_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(25),
      Q => \as_is_tdata_buf_reg_n_0_[25]\
    );
\as_is_tdata_buf_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(26),
      Q => \as_is_tdata_buf_reg_n_0_[26]\
    );
\as_is_tdata_buf_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(27),
      Q => \as_is_tdata_buf_reg_n_0_[27]\
    );
\as_is_tdata_buf_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(28),
      Q => \as_is_tdata_buf_reg_n_0_[28]\
    );
\as_is_tdata_buf_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(29),
      Q => \as_is_tdata_buf_reg_n_0_[29]\
    );
\as_is_tdata_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(2),
      Q => \as_is_tdata_buf_reg_n_0_[2]\
    );
\as_is_tdata_buf_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(30),
      Q => \as_is_tdata_buf_reg_n_0_[30]\
    );
\as_is_tdata_buf_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(31),
      Q => \as_is_tdata_buf_reg_n_0_[31]\
    );
\as_is_tdata_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(3),
      Q => \as_is_tdata_buf_reg_n_0_[3]\
    );
\as_is_tdata_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(4),
      Q => \as_is_tdata_buf_reg_n_0_[4]\
    );
\as_is_tdata_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(5),
      Q => \as_is_tdata_buf_reg_n_0_[5]\
    );
\as_is_tdata_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(6),
      Q => \as_is_tdata_buf_reg_n_0_[6]\
    );
\as_is_tdata_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(7),
      Q => \as_is_tdata_buf_reg_n_0_[7]\
    );
\as_is_tdata_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(8),
      Q => \as_is_tdata_buf_reg_n_0_[8]\
    );
\as_is_tdata_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tdata_buf(9),
      Q => \as_is_tdata_buf_reg_n_0_[9]\
    );
\as_is_tid_tuser_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tid_tuser_buf(0),
      Q => as_is_tid_tuser_buf(0)
    );
\as_is_tid_tuser_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tid_tuser_buf(1),
      Q => as_is_tid_tuser_buf(1)
    );
\as_is_tid_tuser_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tid_tuser_buf(2),
      Q => as_is_tid_tuser_buf(2)
    );
\as_is_tid_tuser_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tid_tuser_buf(3),
      Q => as_is_tid_tuser_buf(3)
    );
\as_is_tkeep_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tkeep_buf(0),
      Q => as_is_tkeep_buf(0)
    );
\as_is_tkeep_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tkeep_buf(1),
      Q => as_is_tkeep_buf(1)
    );
\as_is_tkeep_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tkeep_buf(2),
      Q => as_is_tkeep_buf(2)
    );
\as_is_tkeep_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tkeep_buf(3),
      Q => as_is_tkeep_buf(3)
    );
\as_is_tstrb_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tstrb_buf(0),
      Q => as_is_tstrb_buf(0)
    );
\as_is_tstrb_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tstrb_buf(1),
      Q => as_is_tstrb_buf(1)
    );
\as_is_tstrb_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tstrb_buf(2),
      Q => as_is_tstrb_buf(2)
    );
\as_is_tstrb_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tstrb_buf(3),
      Q => as_is_tstrb_buf(3)
    );
\as_is_tupsb_4_1_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tupsb_4_1_buf(0),
      Q => as_is_tupsb_4_1_buf(0)
    );
\as_is_tupsb_4_1_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tupsb_4_1_buf(1),
      Q => as_is_tupsb_4_1_buf(1)
    );
\as_is_tupsb_4_1_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tupsb_4_1_buf(2),
      Q => as_is_tupsb_4_1_buf(2)
    );
\as_is_tupsb_4_1_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => pre_as_is_tupsb_4_1_buf(3),
      Q => as_is_tupsb_4_1_buf(3)
    );
\as_is_tupsb_tlast_tvalid_tready_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[0]\,
      Q => as_is_tupsb_tlast_tvalid_tready_buf(0)
    );
\as_is_tupsb_tlast_tvalid_tready_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1]\,
      Q => as_is_tupsb_tlast_tvalid_tready_buf(1)
    );
\as_is_tupsb_tlast_tvalid_tready_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[2]\,
      Q => as_is_tupsb_tlast_tvalid_tready_buf(2)
    );
\as_is_tupsb_tlast_tvalid_tready_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => is_ioclk,
      CE => as_is_tupsb_tlast_tvalid_tready_buf_0,
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[3]\,
      Q => as_is_tupsb_tlast_tvalid_tready_buf(3)
    );
\caravel_mprj_out[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Serial_Data_Out_tdata14_in,
      I1 => txen,
      O => caravel_mprj_out(2)
    );
\caravel_mprj_out[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \as_is_tdata_buf_reg_n_0_[9]\,
      I1 => \as_is_tdata_buf_reg_n_0_[8]\,
      I2 => \as_is_tdata_buf_reg_n_0_[11]\,
      I3 => tx_shift_phase_cnt(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => \as_is_tdata_buf_reg_n_0_[10]\,
      O => Serial_Data_Out_tdata14_in
    );
\caravel_mprj_out[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Serial_Data_Out_tdata16_in,
      I1 => txen,
      O => caravel_mprj_out(3)
    );
\caravel_mprj_out[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \as_is_tdata_buf_reg_n_0_[13]\,
      I1 => \as_is_tdata_buf_reg_n_0_[12]\,
      I2 => \as_is_tdata_buf_reg_n_0_[15]\,
      I3 => tx_shift_phase_cnt(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => \as_is_tdata_buf_reg_n_0_[14]\,
      O => Serial_Data_Out_tdata16_in
    );
\caravel_mprj_out[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Serial_Data_Out_tdata18_in,
      I1 => txen,
      O => caravel_mprj_out(4)
    );
\caravel_mprj_out[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \as_is_tdata_buf_reg_n_0_[17]\,
      I1 => \as_is_tdata_buf_reg_n_0_[16]\,
      I2 => \as_is_tdata_buf_reg_n_0_[19]\,
      I3 => tx_shift_phase_cnt(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => \as_is_tdata_buf_reg_n_0_[18]\,
      O => Serial_Data_Out_tdata18_in
    );
\caravel_mprj_out[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Serial_Data_Out_tdata110_in,
      I1 => txen,
      O => caravel_mprj_out(5)
    );
\caravel_mprj_out[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \as_is_tdata_buf_reg_n_0_[21]\,
      I1 => \as_is_tdata_buf_reg_n_0_[20]\,
      I2 => \as_is_tdata_buf_reg_n_0_[23]\,
      I3 => tx_shift_phase_cnt(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => \as_is_tdata_buf_reg_n_0_[22]\,
      O => Serial_Data_Out_tdata110_in
    );
\caravel_mprj_out[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Serial_Data_Out_tdata112_in,
      I1 => txen,
      O => caravel_mprj_out(6)
    );
\caravel_mprj_out[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \as_is_tdata_buf_reg_n_0_[25]\,
      I1 => \as_is_tdata_buf_reg_n_0_[24]\,
      I2 => \as_is_tdata_buf_reg_n_0_[27]\,
      I3 => tx_shift_phase_cnt(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => \as_is_tdata_buf_reg_n_0_[26]\,
      O => Serial_Data_Out_tdata112_in
    );
\caravel_mprj_out[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Serial_Data_Out_tdata114_in,
      I1 => txen,
      O => caravel_mprj_out(7)
    );
\caravel_mprj_out[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \as_is_tdata_buf_reg_n_0_[29]\,
      I1 => \as_is_tdata_buf_reg_n_0_[28]\,
      I2 => \as_is_tdata_buf_reg_n_0_[31]\,
      I3 => tx_shift_phase_cnt(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => \as_is_tdata_buf_reg_n_0_[30]\,
      O => Serial_Data_Out_tdata114_in
    );
\caravel_mprj_out[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Serial_Data_Out_tstrb0__2\,
      I1 => txen,
      O => caravel_mprj_out(8)
    );
\caravel_mprj_out[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => as_is_tstrb_buf(3),
      I1 => as_is_tstrb_buf(2),
      I2 => tx_shift_phase_cnt(1),
      I3 => as_is_tstrb_buf(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => as_is_tstrb_buf(0),
      O => \Serial_Data_Out_tstrb0__2\
    );
\caravel_mprj_out[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Serial_Data_Out_tkeep0__2\,
      I1 => txen,
      O => caravel_mprj_out(9)
    );
\caravel_mprj_out[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => as_is_tkeep_buf(3),
      I1 => as_is_tkeep_buf(2),
      I2 => tx_shift_phase_cnt(1),
      I3 => as_is_tkeep_buf(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => as_is_tkeep_buf(0),
      O => \Serial_Data_Out_tkeep0__2\
    );
\caravel_mprj_out[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Serial_Data_Out_tid_tuser0__2\,
      I1 => txen,
      O => caravel_mprj_out(10)
    );
\caravel_mprj_out[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => as_is_tid_tuser_buf(3),
      I1 => as_is_tid_tuser_buf(2),
      I2 => tx_shift_phase_cnt(1),
      I3 => as_is_tid_tuser_buf(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => as_is_tid_tuser_buf(0),
      O => \Serial_Data_Out_tid_tuser0__2\
    );
\caravel_mprj_out[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Serial_Data_Out_tupsb_tlast_tvalid_tready0__2\,
      I1 => txen,
      O => caravel_mprj_out(11)
    );
\caravel_mprj_out[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => as_is_tupsb_tlast_tvalid_tready_buf(3),
      I1 => as_is_tupsb_tlast_tvalid_tready_buf(2),
      I2 => tx_shift_phase_cnt(1),
      I3 => as_is_tupsb_tlast_tvalid_tready_buf(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => as_is_tupsb_tlast_tvalid_tready_buf(0),
      O => \Serial_Data_Out_tupsb_tlast_tvalid_tready0__2\
    );
\caravel_mprj_out[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Serial_Data_Out_tupsb_4_10__2\,
      I1 => txen,
      O => caravel_mprj_out(12)
    );
\caravel_mprj_out[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => as_is_tupsb_4_1_buf(3),
      I1 => as_is_tupsb_4_1_buf(2),
      I2 => tx_shift_phase_cnt(1),
      I3 => as_is_tupsb_4_1_buf(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => as_is_tupsb_4_1_buf(0),
      O => \Serial_Data_Out_tupsb_4_10__2\
    );
\caravel_mprj_out[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => is_ioclk,
      I1 => txen,
      O => caravel_mprj_out(13)
    );
\caravel_mprj_out[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Serial_Data_Out_tdata1__4\,
      I1 => txen,
      O => caravel_mprj_out(0)
    );
\caravel_mprj_out[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \as_is_tdata_buf_reg_n_0_[3]\,
      I1 => \as_is_tdata_buf_reg_n_0_[2]\,
      I2 => \as_is_tdata_buf_reg_n_0_[1]\,
      I3 => tx_shift_phase_cnt(0),
      I4 => \as_is_tdata_buf_reg_n_0_[0]\,
      I5 => tx_shift_phase_cnt(1),
      O => \Serial_Data_Out_tdata1__4\
    );
\caravel_mprj_out[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Serial_Data_Out_tdata12_in,
      I1 => txen,
      O => caravel_mprj_out(1)
    );
\caravel_mprj_out[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \as_is_tdata_buf_reg_n_0_[5]\,
      I1 => \as_is_tdata_buf_reg_n_0_[4]\,
      I2 => \as_is_tdata_buf_reg_n_0_[7]\,
      I3 => tx_shift_phase_cnt(1),
      I4 => tx_shift_phase_cnt(0),
      I5 => \as_is_tdata_buf_reg_n_0_[6]\,
      O => Serial_Data_Out_tdata12_in
    );
fsic_coreclk_phase_cnt_0: entity work.design_1_ps_axil_0_0_fsic_coreclk_phase_cnt
     port map (
      E(0) => as_is_tupsb_tlast_tvalid_tready_buf_0,
      axi_rdata2(0) => axi_rdata2(1),
      axis_clk => axis_clk,
      \clk_seq_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0,
      is_ioclk => is_ioclk,
      rx_received_data => rx_received_data,
      txen => txen,
      txen_ctl_reg => fsic_coreclk_phase_cnt_0_n_1
    );
fsic_io_serdes_rx_fc: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx
     port map (
      D(1) => fsic_io_serdes_rx_fc_n_2,
      D(0) => fsic_io_serdes_rx_fc_n_3,
      Q(2) => is_as_tupsb(0),
      Q(1 downto 0) => \rx_sync_fifo_reg[2]\(1 downto 0),
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      axis_rst_n => axis_rst_n,
      axis_rst_n_0 => fsic_io_serdes_rx_fc_n_0,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(11),
      \is_as_tready_out_reg[1]\(0) => \^is_as_tready_out_reg[0]_0\(0),
      is_ioclk => is_ioclk,
      rx_received_data => rx_received_data
    );
fsic_io_serdes_rx_tid_tuser: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_0
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(10),
      is_ioclk => is_ioclk,
      \rx_shift_reg_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0,
      \rx_sync_fifo_reg[3]_0\(3 downto 0) => \rx_sync_fifo_reg[3]_1\(3 downto 0)
    );
fsic_io_serdes_rx_tkeep: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_1
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(9),
      is_ioclk => is_ioclk,
      \rx_shift_reg_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0,
      \rx_sync_fifo_reg[3]_0\(3 downto 0) => \rx_sync_fifo_reg[3]_0\(3 downto 0)
    );
fsic_io_serdes_rx_tstrb: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_2
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(8),
      is_ioclk => is_ioclk,
      \rx_shift_reg_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0,
      \rx_sync_fifo_reg[3]_0\(3 downto 0) => \rx_sync_fifo_reg[3]\(3 downto 0)
    );
fsic_io_serdes_rx_upsb: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_3
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1 downto 0) => caravel_mprj_in(13 downto 12),
      is_as_tupsb(3 downto 0) => is_as_tupsb(4 downto 1),
      is_ioclk => is_ioclk,
      \rx_shift_reg_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0
    );
\genblk2[0].fsic_io_serdes_rx_tdata\: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_4
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(0),
      is_as_tdata(3 downto 0) => is_as_tdata(3 downto 0),
      is_ioclk => is_ioclk,
      \rx_sync_fifo_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0
    );
\genblk2[1].fsic_io_serdes_rx_tdata\: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_5
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(1),
      is_as_tdata(3 downto 0) => is_as_tdata(7 downto 4),
      is_ioclk => is_ioclk,
      \rx_start_delay_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0
    );
\genblk2[2].fsic_io_serdes_rx_tdata\: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_6
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(2),
      is_as_tdata(3 downto 0) => is_as_tdata(11 downto 8),
      is_ioclk => is_ioclk,
      \rx_start_delay_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0
    );
\genblk2[3].fsic_io_serdes_rx_tdata\: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_7
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(3),
      is_as_tdata(3 downto 0) => is_as_tdata(15 downto 12),
      is_ioclk => is_ioclk,
      \rx_start_delay_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0
    );
\genblk2[4].fsic_io_serdes_rx_tdata\: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_8
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(4),
      is_as_tdata(3 downto 0) => is_as_tdata(19 downto 16),
      is_ioclk => is_ioclk,
      \rx_start_delay_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0
    );
\genblk2[5].fsic_io_serdes_rx_tdata\: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_9
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(5),
      is_as_tdata(3 downto 0) => is_as_tdata(23 downto 20),
      is_ioclk => is_ioclk,
      \rx_start_delay_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0
    );
\genblk2[6].fsic_io_serdes_rx_tdata\: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_10
     port map (
      \RxFifo_reg[4]_0\ => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(6),
      is_as_tdata(3 downto 0) => is_as_tdata(27 downto 24),
      is_ioclk => is_ioclk,
      \rx_start_delay_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0
    );
\genblk2[7].fsic_io_serdes_rx_tdata\: entity work.design_1_ps_axil_0_0_fsic_io_serdes_rx_11
     port map (
      axis_rst_n => axis_rst_n,
      axis_rst_n_0 => \genblk2[7].fsic_io_serdes_rx_tdata_n_0\,
      caravel_mprj_in(1) => caravel_mprj_in(13),
      caravel_mprj_in(0) => caravel_mprj_in(7),
      is_as_tdata(3 downto 0) => is_as_tdata(31 downto 28),
      is_ioclk => is_ioclk,
      \rx_start_delay_reg[0]_0\ => fsic_io_serdes_rx_fc_n_0,
      \w_ptr_reg[2]_0\ => rxen_reg_n_0
    );
\is_as_tready_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => fsic_io_serdes_rx_fc_n_3,
      Q => \^is_as_tready_out_reg[0]_0\(0)
    );
\is_as_tready_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => fsic_io_serdes_rx_fc_n_2,
      Q => p_1_in
    );
\pre_as_is_tdata_buf[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => axis_rst_n,
      I1 => txen,
      O => \pre_as_is_tdata_buf[31]_i_1_n_0\
    );
\pre_as_is_tdata_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(0),
      Q => pre_as_is_tdata_buf(0)
    );
\pre_as_is_tdata_buf_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(10),
      Q => pre_as_is_tdata_buf(10)
    );
\pre_as_is_tdata_buf_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(11),
      Q => pre_as_is_tdata_buf(11)
    );
\pre_as_is_tdata_buf_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(12),
      Q => pre_as_is_tdata_buf(12)
    );
\pre_as_is_tdata_buf_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(13),
      Q => pre_as_is_tdata_buf(13)
    );
\pre_as_is_tdata_buf_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(14),
      Q => pre_as_is_tdata_buf(14)
    );
\pre_as_is_tdata_buf_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(15),
      Q => pre_as_is_tdata_buf(15)
    );
\pre_as_is_tdata_buf_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(16),
      Q => pre_as_is_tdata_buf(16)
    );
\pre_as_is_tdata_buf_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(17),
      Q => pre_as_is_tdata_buf(17)
    );
\pre_as_is_tdata_buf_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(18),
      Q => pre_as_is_tdata_buf(18)
    );
\pre_as_is_tdata_buf_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(19),
      Q => pre_as_is_tdata_buf(19)
    );
\pre_as_is_tdata_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(1),
      Q => pre_as_is_tdata_buf(1)
    );
\pre_as_is_tdata_buf_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(20),
      Q => pre_as_is_tdata_buf(20)
    );
\pre_as_is_tdata_buf_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(21),
      Q => pre_as_is_tdata_buf(21)
    );
\pre_as_is_tdata_buf_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(22),
      Q => pre_as_is_tdata_buf(22)
    );
\pre_as_is_tdata_buf_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(23),
      Q => pre_as_is_tdata_buf(23)
    );
\pre_as_is_tdata_buf_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(24),
      Q => pre_as_is_tdata_buf(24)
    );
\pre_as_is_tdata_buf_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(25),
      Q => pre_as_is_tdata_buf(25)
    );
\pre_as_is_tdata_buf_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(26),
      Q => pre_as_is_tdata_buf(26)
    );
\pre_as_is_tdata_buf_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(27),
      Q => pre_as_is_tdata_buf(27)
    );
\pre_as_is_tdata_buf_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(28),
      Q => pre_as_is_tdata_buf(28)
    );
\pre_as_is_tdata_buf_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(29),
      Q => pre_as_is_tdata_buf(29)
    );
\pre_as_is_tdata_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(2),
      Q => pre_as_is_tdata_buf(2)
    );
\pre_as_is_tdata_buf_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(30),
      Q => pre_as_is_tdata_buf(30)
    );
\pre_as_is_tdata_buf_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(31),
      Q => pre_as_is_tdata_buf(31)
    );
\pre_as_is_tdata_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(3),
      Q => pre_as_is_tdata_buf(3)
    );
\pre_as_is_tdata_buf_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(4),
      Q => pre_as_is_tdata_buf(4)
    );
\pre_as_is_tdata_buf_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(5),
      Q => pre_as_is_tdata_buf(5)
    );
\pre_as_is_tdata_buf_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(6),
      Q => pre_as_is_tdata_buf(6)
    );
\pre_as_is_tdata_buf_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(7),
      Q => pre_as_is_tdata_buf(7)
    );
\pre_as_is_tdata_buf_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(8),
      Q => pre_as_is_tdata_buf(8)
    );
\pre_as_is_tdata_buf_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tdata_buf_reg[31]_0\(9),
      Q => pre_as_is_tdata_buf(9)
    );
\pre_as_is_tid_tuser_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tid_tuser_buf_reg[3]_0\(0),
      Q => pre_as_is_tid_tuser_buf(0)
    );
\pre_as_is_tid_tuser_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tid_tuser_buf_reg[3]_0\(1),
      Q => pre_as_is_tid_tuser_buf(1)
    );
\pre_as_is_tid_tuser_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tid_tuser_buf_reg[3]_0\(2),
      Q => pre_as_is_tid_tuser_buf(2)
    );
\pre_as_is_tid_tuser_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tid_tuser_buf_reg[3]_0\(3),
      Q => pre_as_is_tid_tuser_buf(3)
    );
\pre_as_is_tkeep_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tkeep_buf_reg[3]_0\(0),
      Q => pre_as_is_tkeep_buf(0)
    );
\pre_as_is_tkeep_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tkeep_buf_reg[3]_0\(1),
      Q => pre_as_is_tkeep_buf(1)
    );
\pre_as_is_tkeep_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tkeep_buf_reg[3]_0\(2),
      Q => pre_as_is_tkeep_buf(2)
    );
\pre_as_is_tkeep_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tkeep_buf_reg[3]_0\(3),
      Q => pre_as_is_tkeep_buf(3)
    );
\pre_as_is_tstrb_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tstrb_buf_reg[3]_0\(0),
      Q => pre_as_is_tstrb_buf(0)
    );
\pre_as_is_tstrb_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tstrb_buf_reg[3]_0\(1),
      Q => pre_as_is_tstrb_buf(1)
    );
\pre_as_is_tstrb_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tstrb_buf_reg[3]_0\(2),
      Q => pre_as_is_tstrb_buf(2)
    );
\pre_as_is_tstrb_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tstrb_buf_reg[3]_0\(3),
      Q => pre_as_is_tstrb_buf(3)
    );
\pre_as_is_tupsb_4_1_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => as_is_tupsb(1),
      Q => pre_as_is_tupsb_4_1_buf(0)
    );
\pre_as_is_tupsb_4_1_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => as_is_tupsb(2),
      Q => pre_as_is_tupsb_4_1_buf(1)
    );
\pre_as_is_tupsb_4_1_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => as_is_tupsb(3),
      Q => pre_as_is_tupsb_4_1_buf(2)
    );
\pre_as_is_tupsb_4_1_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => as_is_tupsb(4),
      Q => pre_as_is_tupsb_4_1_buf(3)
    );
\pre_as_is_tupsb_tlast_tvalid_tready_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in,
      I1 => as_is_tvalid,
      O => pre_as_is_tupsb_tlast_tvalid_tready_buf(1)
    );
\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0\(0),
      Q => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[0]\
    );
\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => pre_as_is_tupsb_tlast_tvalid_tready_buf(1),
      Q => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1]\
    );
\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0\(1),
      Q => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[2]\
    );
\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axis_clk,
      CE => '1',
      CLR => \pre_as_is_tdata_buf[31]_i_1_n_0\,
      D => as_is_tupsb(0),
      Q => \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[3]\
    );
\ps_axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => is_enable_o,
      I1 => axi_rdata2(0),
      I2 => aa_enable_o,
      I3 => s_rdata(0),
      I4 => axi_rdata(0),
      I5 => as_enable_o,
      O => D(0)
    );
\ps_axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => is_enable_o,
      I1 => axi_rdata2(1),
      I2 => aa_enable_o,
      I3 => s_rdata(1),
      I4 => axi_rdata(1),
      I5 => as_enable_o,
      O => D(1)
    );
rxen_ctl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txen_ctl_reg_0(0),
      I1 => rxen_ctl,
      I2 => axi_rdata2(0),
      O => rxen_ctl_i_1_n_0
    );
rxen_ctl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => rxen_ctl_i_3_n_0,
      I1 => Q(0),
      I2 => rxen_ctl_reg_0(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => rxen_ctl_i_4_n_0,
      O => rxen_ctl
    );
rxen_ctl_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      O => rxen_ctl_i_3_n_0
    );
rxen_ctl_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => s_awvalid,
      I3 => Q(9),
      I4 => is_enable_o,
      I5 => s_wvalid,
      O => rxen_ctl_i_4_n_0
    );
rxen_ctl_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => rxen_ctl_i_1_n_0,
      Q => axi_rdata2(0)
    );
rxen_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => axi_rdata2(0),
      I1 => rxen_reg_n_0,
      O => rxen_i_1_n_0
    );
rxen_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => '1',
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => rxen_i_1_n_0,
      Q => rxen_reg_n_0
    );
s_axi_arready_o_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_reset_n,
      O => \^axi_reset_n_0\
    );
\tx_shift_phase_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txen,
      I1 => tx_shift_phase_cnt(0),
      O => \tx_shift_phase_cnt[0]_i_1_n_0\
    );
\tx_shift_phase_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tx_shift_phase_cnt(0),
      I1 => txen,
      I2 => tx_shift_phase_cnt(1),
      O => \tx_shift_phase_cnt[1]_i_1_n_0\
    );
\tx_shift_phase_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => '1',
      D => \tx_shift_phase_cnt[0]_i_1_n_0\,
      PRE => fsic_io_serdes_rx_fc_n_0,
      Q => tx_shift_phase_cnt(0)
    );
\tx_shift_phase_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => is_ioclk,
      CE => '1',
      D => \tx_shift_phase_cnt[1]_i_1_n_0\,
      PRE => fsic_io_serdes_rx_fc_n_0,
      Q => tx_shift_phase_cnt(1)
    );
txen_ctl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txen_ctl_reg_0(1),
      I1 => rxen_ctl,
      I2 => axi_rdata2(1),
      O => txen_ctl_i_1_n_0
    );
txen_ctl_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => \^axi_reset_n_0\,
      D => txen_ctl_i_1_n_0,
      Q => axi_rdata2(1)
    );
txen_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => is_ioclk,
      CE => '1',
      CLR => fsic_io_serdes_rx_fc_n_0,
      D => fsic_coreclk_phase_cnt_0_n_1,
      Q => txen
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    sts_clear_c_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    sts_clear_c_dout : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    streamtoparallelwithburst_U0_out_memory_read : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    internal_empty_n_reg_2 : in STD_LOGIC;
    internal_empty_n_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2m_len_c_full_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S : entity is "ladmatr_fifo_w1_d2_S";
end design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S is
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^sts_clear_c_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair585";
begin
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  sts_clear_c_empty_n <= \^sts_clear_c_empty_n\;
U_ladmatr_fifo_w1_d2_S_ram: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S_shiftReg
     port map (
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]_0\,
      axi_clk_m => axi_clk_m,
      sts_clear_c_dout => sts_clear_c_dout,
      \sts_clear_read_reg_255_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \sts_clear_read_reg_255_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^sts_clear_c_empty_n\,
      I3 => streamtoparallelwithburst_U0_out_memory_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__2_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => internal_empty_n_reg_1,
      I2 => internal_empty_n_reg_2,
      I3 => internal_empty_n_reg_3(0),
      I4 => s2m_len_c_full_n,
      O => internal_full_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^sts_clear_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__1_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^internal_full_n_reg_0\,
      I4 => axi_reset_m_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^sts_clear_c_empty_n\,
      I1 => streamtoparallelwithburst_U0_out_memory_read,
      I2 => \^internal_full_n_reg_0\,
      I3 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_2__1_n_0\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => streamtoparallelwithburst_U0_out_memory_read,
      I1 => \^sts_clear_c_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^internal_full_n_reg_0\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^internal_full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^sts_clear_c_empty_n\,
      I1 => streamtoparallelwithburst_U0_out_memory_read,
      I2 => \^internal_full_n_reg_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^internal_full_n_reg_0\,
      I3 => streamtoparallelwithburst_U0_out_memory_read,
      I4 => \^sts_clear_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S is
  port (
    s2m_len_c_empty_n : out STD_LOGIC;
    s2m_len_c_full_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    streamtoparallelwithburst_U0_out_memory_read : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_2\ : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S : entity is "ladmatr_fifo_w32_d2_S";
end design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S is
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^s2m_len_c_empty_n\ : STD_LOGIC;
  signal \^s2m_len_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair533";
begin
  s2m_len_c_empty_n <= \^s2m_len_c_empty_n\;
  s2m_len_c_full_n <= \^s2m_len_c_full_n\;
U_ladmatr_fifo_w32_d2_S_ram: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S_shiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^s2m_len_c_full_n\,
      \SRL_SIG_reg[1][0]_1\(0) => \SRL_SIG_reg[1][0]_1\(0),
      \SRL_SIG_reg[1][0]_2\ => \SRL_SIG_reg[1][0]_0\,
      \SRL_SIG_reg[1][0]_3\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_4\ => \SRL_SIG_reg[1][0]_2\,
      axi_clk_m => axi_clk_m,
      \in_s2m_len_read_reg_250_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \in_s2m_len_read_reg_250_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^s2m_len_c_full_n\,
      I1 => \SRL_SIG_reg[1][0]_2\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \SRL_SIG_reg[1][0]_0\,
      I4 => \SRL_SIG_reg[1][0]_1\(0),
      O => internal_full_n_reg_1(0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^s2m_len_c_empty_n\,
      I3 => streamtoparallelwithburst_U0_out_memory_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__1_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^s2m_len_c_full_n\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => \SRL_SIG_reg[1][0]_1\(0),
      I4 => \SRL_SIG_reg[1][0]_2\,
      O => internal_full_n_reg_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^s2m_len_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__2_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^s2m_len_c_full_n\,
      I4 => axi_reset_m_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^s2m_len_c_empty_n\,
      I1 => streamtoparallelwithburst_U0_out_memory_read,
      I2 => \^s2m_len_c_full_n\,
      I3 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_2__2_n_0\
    );
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => streamtoparallelwithburst_U0_out_memory_read,
      I1 => \^s2m_len_c_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^s2m_len_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^s2m_len_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^s2m_len_c_empty_n\,
      I1 => streamtoparallelwithburst_U0_out_memory_read,
      I2 => \^s2m_len_c_full_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^s2m_len_c_full_n\,
      I3 => streamtoparallelwithburst_U0_out_memory_read,
      I4 => \^s2m_len_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S is
  port (
    count_empty_n : out STD_LOGIC;
    count_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    internal_empty_n_reg_1 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    gmem0_AWREADY : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \tmp_reg_267_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S : entity is "ladmatr_fifo_w32_d8_S";
end design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S is
  signal \^count_empty_n\ : STD_LOGIC;
  signal \^count_full_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__9\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair383";
begin
  count_empty_n <= \^count_empty_n\;
  count_full_n <= \^count_full_n\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
U_ladmatr_fifo_w32_d8_S_ram: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S_shiftReg
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      \ap_CS_fsm_reg[3]\ => \^count_empty_n\,
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => Q(1 downto 0),
      axi_clk_m => axi_clk_m,
      gmem0_AWREADY => gmem0_AWREADY,
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce,
      \tmp_reg_267_reg[31]\(31 downto 0) => \tmp_reg_267_reg[31]\(31 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0E0"
    )
        port map (
      I0 => \^count_empty_n\,
      I1 => \^internal_empty_n_reg_0\,
      I2 => axi_reset_m_n,
      I3 => mOutPtr110_out,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__0_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^count_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => internal_full_n,
      I2 => \^count_full_n\,
      I3 => axi_reset_m_n,
      I4 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^count_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^count_empty_n\,
      I1 => Q(0),
      I2 => internal_empty_n_reg_1,
      O => \^internal_empty_n_reg_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A is
  port (
    buf_empty_n : out STD_LOGIC;
    buf_full_n : out STD_LOGIC;
    empty_n : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \raddr_reg_reg[2]\ : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A : entity is "ladmatr_fifo_w33_d128_A";
end design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A is
  signal \^buf_full_n\ : STD_LOGIC;
  signal \^empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__8_n_0\ : STD_LOGIC;
  signal \full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \full_n_i_3__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_5_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_6_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_4_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_5_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mOutPtr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \mOutPtr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \mOutPtr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \mOutPtr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_mOutPtr_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mOutPtr_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__8\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair311";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mOutPtr_reg[4]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mOutPtr_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mOutPtr_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mOutPtr_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair310";
begin
  buf_full_n <= \^buf_full_n\;
  empty_n <= \^empty_n\;
U_ladmatr_fifo_w33_d128_A_ram: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A_ram
     port map (
      D(6 downto 0) => rnext(6 downto 0),
      Q(6 downto 0) => raddr(6 downto 0),
      SS(0) => SS(0),
      WEBWE(0) => WEBWE(0),
      axi_clk_m => axi_clk_m,
      din(32 downto 0) => din(32 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_2(6 downto 0) => waddr(6 downto 0),
      \raddr_reg_reg[2]_0\ => \raddr_reg_reg[2]\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => dout_vld_reg_0,
      Q => buf_empty_n,
      R => SS(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FFEF00"
    )
        port map (
      I0 => \empty_n_i_2__8_n_0\,
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => full_n_reg_0,
      I4 => \raddr_reg_reg[2]\,
      I5 => \^empty_n\,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(5),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \empty_n_i_2__8_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^empty_n\,
      R => SS(0)
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFDDF5"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => p_1_in,
      I2 => \^buf_full_n\,
      I3 => \raddr_reg_reg[2]\,
      I4 => full_n_reg_0,
      O => \full_n_i_1__8_n_0\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \full_n_i_3__3_n_0\,
      O => p_1_in
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(5),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \full_n_i_3__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \full_n_i_1__8_n_0\,
      Q => \^buf_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[4]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(1),
      O => \mOutPtr[4]_i_2__5_n_0\
    );
\mOutPtr[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(4),
      O => \mOutPtr[4]_i_3__5_n_0\
    );
\mOutPtr[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_4__1_n_0\
    );
\mOutPtr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \mOutPtr[4]_i_5_n_0\
    );
\mOutPtr[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => full_n_reg_0,
      I2 => \raddr_reg_reg[2]\,
      O => \mOutPtr[4]_i_6_n_0\
    );
\mOutPtr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr[7]_i_3_n_0\
    );
\mOutPtr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(5),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr[7]_i_4_n_0\
    );
\mOutPtr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(5),
      O => \mOutPtr[7]_i_5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => mOutPtr_reg(0),
      R => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr_reg[4]_i_1_n_7\,
      Q => mOutPtr_reg(1),
      R => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr_reg[4]_i_1_n_6\,
      Q => mOutPtr_reg(2),
      R => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr_reg[4]_i_1_n_5\,
      Q => mOutPtr_reg(3),
      R => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr_reg[4]_i_1_n_4\,
      Q => mOutPtr_reg(4),
      R => SS(0)
    );
\mOutPtr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mOutPtr_reg[4]_i_1_n_0\,
      CO(2) => \mOutPtr_reg[4]_i_1_n_1\,
      CO(1) => \mOutPtr_reg[4]_i_1_n_2\,
      CO(0) => \mOutPtr_reg[4]_i_1_n_3\,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => \mOutPtr[4]_i_2__5_n_0\,
      O(3) => \mOutPtr_reg[4]_i_1_n_4\,
      O(2) => \mOutPtr_reg[4]_i_1_n_5\,
      O(1) => \mOutPtr_reg[4]_i_1_n_6\,
      O(0) => \mOutPtr_reg[4]_i_1_n_7\,
      S(3) => \mOutPtr[4]_i_3__5_n_0\,
      S(2) => \mOutPtr[4]_i_4__1_n_0\,
      S(1) => \mOutPtr[4]_i_5_n_0\,
      S(0) => \mOutPtr[4]_i_6_n_0\
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr_reg[7]_i_2_n_7\,
      Q => mOutPtr_reg(5),
      R => SS(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr_reg[7]_i_2_n_6\,
      Q => mOutPtr_reg(6),
      R => SS(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => E(0),
      D => \mOutPtr_reg[7]_i_2_n_5\,
      Q => mOutPtr_reg(7),
      R => SS(0)
    );
\mOutPtr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mOutPtr_reg[4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_mOutPtr_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mOutPtr_reg[7]_i_2_n_2\,
      CO(0) => \mOutPtr_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_mOutPtr_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \mOutPtr_reg[7]_i_2_n_5\,
      O(1) => \mOutPtr_reg[7]_i_2_n_6\,
      O(0) => \mOutPtr_reg[7]_i_2_n_7\,
      S(3) => '0',
      S(2) => \mOutPtr[7]_i_3_n_0\,
      S(1) => \mOutPtr[7]_i_4_n_0\,
      S(0) => \mOutPtr[7]_i_5_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SS(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SS(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SS(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SS(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SS(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SS(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SS(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[6]_i_2_n_0\,
      I1 => waddr(0),
      I2 => waddr(4),
      I3 => waddr(3),
      I4 => waddr(6),
      I5 => waddr(5),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \waddr[2]_i_2_n_0\,
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA0"
    )
        port map (
      I0 => waddr(0),
      I1 => \waddr[2]_i_2_n_0\,
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(6),
      I3 => waddr(5),
      O => \waddr[2]_i_2_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(5),
      I2 => waddr(4),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(0),
      I5 => waddr(3),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[6]_i_2_n_0\,
      I1 => waddr(6),
      I2 => waddr(5),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(4),
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(4),
      I5 => waddr(3),
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(4),
      I2 => \waddr[6]_i_2_n_0\,
      I3 => waddr(5),
      I4 => waddr(0),
      I5 => waddr(6),
      O => \waddr[6]_i_1__0_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(2),
      O => \waddr[6]_i_2_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => SS(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => SS(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => SS(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => SS(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[4]_i_1_n_0\,
      Q => waddr(4),
      R => SS(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[5]_i_1_n_0\,
      Q => waddr(5),
      R => SS(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[6]_i_1__0_n_0\,
      Q => waddr(6),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    outbuf_c_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    axi_clk_m : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    streamtoparallelwithburst_U0_out_memory_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_reset_m_n : in STD_LOGIC;
    \out_memory_read_reg_245_reg[1]\ : in STD_LOGIC;
    \out_memory_read_reg_245_reg[1]_0\ : in STD_LOGIC;
    \out_memory_read_reg_245_reg[1]_1\ : in STD_LOGIC;
    \out_memory_read_reg_245_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S : entity is "ladmatr_fifo_w64_d3_S";
end design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S is
  signal internal_empty_n : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \^outbuf_c_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair531";
begin
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  outbuf_c_empty_n <= \^outbuf_c_empty_n\;
U_ladmatr_fifo_w64_d3_S_ram: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S_shiftReg
     port map (
      axi_clk_m => axi_clk_m,
      \in\(62 downto 0) => \in\(62 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(62 downto 0) => \out\(62 downto 0),
      \out_memory_read_reg_245_reg[1]\ => \^internal_full_n_reg_0\,
      \out_memory_read_reg_245_reg[1]_0\ => \out_memory_read_reg_245_reg[1]\,
      \out_memory_read_reg_245_reg[1]_1\ => \out_memory_read_reg_245_reg[1]_0\,
      \out_memory_read_reg_245_reg[1]_2\ => \out_memory_read_reg_245_reg[1]_1\,
      \out_memory_read_reg_245_reg[1]_3\ => \out_memory_read_reg_245_reg[1]_2\
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA08AA08AA08"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \^internal_full_n_reg_0\,
      I2 => internal_empty_n_reg_0,
      I3 => \^outbuf_c_empty_n\,
      I4 => streamtoparallelwithburst_U0_out_memory_read,
      I5 => internal_empty_n,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^outbuf_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => axi_reset_m_n,
      I2 => streamtoparallelwithburst_U0_out_memory_read,
      I3 => \^outbuf_c_empty_n\,
      I4 => internal_empty_n_reg_0,
      I5 => \^internal_full_n_reg_0\,
      O => internal_full_n_i_1_n_0
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^internal_full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^outbuf_c_empty_n\,
      I1 => streamtoparallelwithburst_U0_out_memory_read,
      I2 => \^internal_full_n_reg_0\,
      I3 => internal_empty_n_reg_0,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => internal_empty_n_reg_0,
      I2 => \^internal_full_n_reg_0\,
      I3 => streamtoparallelwithburst_U0_out_memory_read,
      I4 => \^outbuf_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => streamtoparallelwithburst_U0_out_memory_read,
      I4 => \^outbuf_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__8_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \mOutPtr[2]_i_1__8_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1 is
  port (
    din : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_reg_167_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    in_len_V00_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    matched : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    and_ln47_1_fu_186_p2 : in STD_LOGIC;
    inStreamTop_TLAST_int_regslice : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_fu_168_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_fu_168_p2_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_fu_168_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_fu_168_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1065_fu_174_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_fu_237_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_fu_237_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_fu_237_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_fu_237_p2_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_reg_284_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_reg_284_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_reg_284_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_reg_284_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg : in STD_LOGIC;
    \mOutPtr_reg[7]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    buf_full_n : in STD_LOGIC;
    count_full_n : in STD_LOGIC;
    \mOutPtr[3]_i_4\ : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    ap_sig_allocacmp_in_len_V_load_12 : in STD_LOGIC;
    \tmp_data_V_reg_262_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1 : entity is "ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1";
end design_1_ps_axil_0_0_ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal and_ln47_1_reg_276 : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_11001111_out : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0 : STD_LOGIC;
  signal ap_sig_allocacmp_count_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal count_fu_66 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_fu_661__0\ : STD_LOGIC;
  signal \^empty_reg_167_reg[21]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\ : STD_LOGIC;
  signal \icmp_ln1065_fu_174_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1065_fu_174_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1065_fu_174_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1065_fu_174_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1065_fu_174_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1065_fu_174_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1065_fu_174_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2 : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_1_fu_237_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1073_1_fu_237_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1073_1_reg_284 : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1073_fu_168_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1073_fu_168_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1073_fu_168_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1073_fu_168_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1073_fu_168_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2 : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln56_fu_227_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln56_fu_227_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln56_reg_280 : STD_LOGIC;
  signal matched_load_reg_272 : STD_LOGIC;
  signal tmp_fu_217_p4 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_icmp_ln1065_fu_174_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1065_fu_174_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1073_1_fu_237_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_1_fu_237_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_1_fu_237_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_1_fu_237_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1073_fu_168_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_fu_168_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_fu_168_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1073_fu_168_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_fu_227_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln56_fu_227_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln56_fu_227_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln56_fu_227_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln56_fu_227_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \count_4_reg_110[3]_i_7\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \count_fu_66[0]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_i_1 : label is "soft_lutpair388";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1073_1_fu_237_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_1_fu_237_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1073_fu_168_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_fu_168_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_fu_168_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1073_fu_168_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_fu_227_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln56_fu_227_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln56_fu_227_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln56_fu_227_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
  \empty_reg_167_reg[21]\(0) <= \^empty_reg_167_reg[21]\(0);
  full_n_reg <= \^full_n_reg\;
  grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg <= \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\;
\SRL_SIG_reg[7][0]_srl8_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => count_full_n,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln56_reg_280,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => shiftReg_ce
    );
\and_ln47_1_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln47_1_fu_186_p2,
      Q => and_ln47_1_reg_276,
      R => '0'
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA0C"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I2 => icmp_ln1073_1_fu_237_p2,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\count_4_reg_110[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      O => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\
    );
\count_4_reg_110[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln1073_1_reg_284,
      O => \count_fu_661__0\
    );
\count_4_reg_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \^q\(0),
      R => '0'
    );
\count_4_reg_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(6),
      Q => \^q\(10),
      R => '0'
    );
\count_4_reg_110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(7),
      Q => \^q\(11),
      R => '0'
    );
\count_4_reg_110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(8),
      Q => \^q\(12),
      R => '0'
    );
\count_4_reg_110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(9),
      Q => \^q\(13),
      R => '0'
    );
\count_4_reg_110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(10),
      Q => \^q\(14),
      R => '0'
    );
\count_4_reg_110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(11),
      Q => \^q\(15),
      R => '0'
    );
\count_4_reg_110_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(12),
      Q => \^q\(16),
      R => '0'
    );
\count_4_reg_110_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(13),
      Q => \^q\(17),
      R => '0'
    );
\count_4_reg_110_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(14),
      Q => \^q\(18),
      R => '0'
    );
\count_4_reg_110_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(15),
      Q => \^q\(19),
      R => '0'
    );
\count_4_reg_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \^q\(1),
      R => '0'
    );
\count_4_reg_110_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(16),
      Q => \^q\(20),
      R => '0'
    );
\count_4_reg_110_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(17),
      Q => \^q\(21),
      R => '0'
    );
\count_4_reg_110_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(18),
      Q => \^q\(22),
      R => '0'
    );
\count_4_reg_110_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(19),
      Q => \^q\(23),
      R => '0'
    );
\count_4_reg_110_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(20),
      Q => \^q\(24),
      R => '0'
    );
\count_4_reg_110_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(21),
      Q => \^q\(25),
      R => '0'
    );
\count_4_reg_110_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(22),
      Q => \^q\(26),
      R => '0'
    );
\count_4_reg_110_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(23),
      Q => \^q\(27),
      R => '0'
    );
\count_4_reg_110_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(24),
      Q => \^q\(28),
      R => '0'
    );
\count_4_reg_110_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(25),
      Q => \^q\(29),
      R => '0'
    );
\count_4_reg_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^q\(2),
      R => '0'
    );
\count_4_reg_110_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(26),
      Q => \^q\(30),
      R => '0'
    );
\count_4_reg_110_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(27),
      Q => \^q\(31),
      R => '0'
    );
\count_4_reg_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^q\(3),
      R => '0'
    );
\count_4_reg_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(0),
      Q => \^q\(4),
      R => '0'
    );
\count_4_reg_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(1),
      Q => \^q\(5),
      R => '0'
    );
\count_4_reg_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(2),
      Q => \^q\(6),
      R => '0'
    );
\count_4_reg_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(3),
      Q => \^q\(7),
      R => '0'
    );
\count_4_reg_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(4),
      Q => \^q\(8),
      R => '0'
    );
\count_4_reg_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      D => tmp_fu_217_p4(5),
      Q => \^q\(9),
      R => '0'
    );
\count_fu_66[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(0),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(0),
      O => ap_sig_allocacmp_count_1(0)
    );
\count_fu_66[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(10),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(10),
      O => ap_sig_allocacmp_count_1(10)
    );
\count_fu_66[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(11),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(11),
      O => ap_sig_allocacmp_count_1(11)
    );
\count_fu_66[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(12),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(12),
      O => ap_sig_allocacmp_count_1(12)
    );
\count_fu_66[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(13),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(13),
      O => ap_sig_allocacmp_count_1(13)
    );
\count_fu_66[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(14),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(14),
      O => ap_sig_allocacmp_count_1(14)
    );
\count_fu_66[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(15),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(15),
      O => ap_sig_allocacmp_count_1(15)
    );
\count_fu_66[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(16),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(16),
      O => ap_sig_allocacmp_count_1(16)
    );
\count_fu_66[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(17),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(17),
      O => ap_sig_allocacmp_count_1(17)
    );
\count_fu_66[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(18),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(18),
      O => ap_sig_allocacmp_count_1(18)
    );
\count_fu_66[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(19),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(19),
      O => ap_sig_allocacmp_count_1(19)
    );
\count_fu_66[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(1),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(1),
      O => ap_sig_allocacmp_count_1(1)
    );
\count_fu_66[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(20),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(20),
      O => ap_sig_allocacmp_count_1(20)
    );
\count_fu_66[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(21),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(21),
      O => ap_sig_allocacmp_count_1(21)
    );
\count_fu_66[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(22),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(22),
      O => ap_sig_allocacmp_count_1(22)
    );
\count_fu_66[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(23),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(23),
      O => ap_sig_allocacmp_count_1(23)
    );
\count_fu_66[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(24),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(24),
      O => ap_sig_allocacmp_count_1(24)
    );
\count_fu_66[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(25),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(25),
      O => ap_sig_allocacmp_count_1(25)
    );
\count_fu_66[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(26),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(26),
      O => ap_sig_allocacmp_count_1(26)
    );
\count_fu_66[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(27),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(27),
      O => ap_sig_allocacmp_count_1(27)
    );
\count_fu_66[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(28),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(28),
      O => ap_sig_allocacmp_count_1(28)
    );
\count_fu_66[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(29),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(29),
      O => ap_sig_allocacmp_count_1(29)
    );
\count_fu_66[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(2),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(2),
      O => ap_sig_allocacmp_count_1(2)
    );
\count_fu_66[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(30),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(30),
      O => ap_sig_allocacmp_count_1(30)
    );
\count_fu_66[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(31),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(31),
      O => ap_sig_allocacmp_count_1(31)
    );
\count_fu_66[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(3),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(3),
      O => ap_sig_allocacmp_count_1(3)
    );
\count_fu_66[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(4),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(4),
      O => ap_sig_allocacmp_count_1(4)
    );
\count_fu_66[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(5),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(5),
      O => ap_sig_allocacmp_count_1(5)
    );
\count_fu_66[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(6),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(6),
      O => ap_sig_allocacmp_count_1(6)
    );
\count_fu_66[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(7),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(7),
      O => ap_sig_allocacmp_count_1(7)
    );
\count_fu_66[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(8),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(8),
      O => ap_sig_allocacmp_count_1(8)
    );
\count_fu_66[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^q\(9),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1073_1_reg_284,
      I4 => count_fu_66(9),
      O => ap_sig_allocacmp_count_1(9)
    );
\count_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(0),
      Q => count_fu_66(0),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(10),
      Q => count_fu_66(10),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(11),
      Q => count_fu_66(11),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(12),
      Q => count_fu_66(12),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(13),
      Q => count_fu_66(13),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(14),
      Q => count_fu_66(14),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(15),
      Q => count_fu_66(15),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(16),
      Q => count_fu_66(16),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(17),
      Q => count_fu_66(17),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(18),
      Q => count_fu_66(18),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(19),
      Q => count_fu_66(19),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(1),
      Q => count_fu_66(1),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(20),
      Q => count_fu_66(20),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(21),
      Q => count_fu_66(21),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(22),
      Q => count_fu_66(22),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(23),
      Q => count_fu_66(23),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(24),
      Q => count_fu_66(24),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(25),
      Q => count_fu_66(25),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(26),
      Q => count_fu_66(26),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(27),
      Q => count_fu_66(27),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(28),
      Q => count_fu_66(28),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(29),
      Q => count_fu_66(29),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(2),
      Q => count_fu_66(2),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(30),
      Q => count_fu_66(30),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(31),
      Q => count_fu_66(31),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(3),
      Q => count_fu_66(3),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(4),
      Q => count_fu_66(4),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(5),
      Q => count_fu_66(5),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(6),
      Q => count_fu_66(6),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(7),
      Q => count_fu_66(7),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(8),
      Q => count_fu_66(8),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\count_fu_66_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_count_1(9),
      Q => count_fu_66(9),
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\empty_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF57FFFFFFFFFF"
    )
        port map (
      I0 => buf_full_n,
      I1 => matched_load_reg_272,
      I2 => and_ln47_1_reg_276,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => \^full_n_reg\
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init_14
     port map (
      \B_V_data_1_state_reg[0]\ => \^ap_block_pp0_stage0_11001__0\,
      D(1 downto 0) => D(1 downto 0),
      Q(31 downto 0) => \^q\(31 downto 0),
      SS(0) => SS(0),
      and_ln47_1_reg_276 => and_ln47_1_reg_276,
      \ap_CS_fsm_reg[3]\(2 downto 0) => \ap_CS_fsm_reg[3]\(2 downto 0),
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm[3]_i_2_n_0\,
      \ap_CS_fsm_reg[3]_1\ => \ap_CS_fsm_reg[3]_0\,
      ap_block_pp0_stage0_11001111_out => ap_block_pp0_stage0_11001111_out,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_sig_allocacmp_in_len_V_load_12 => ap_sig_allocacmp_in_len_V_load_12,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      buf_full_n => buf_full_n,
      count_fu_66(31 downto 0) => count_fu_66(31 downto 0),
      \count_fu_661__0\ => \count_fu_661__0\,
      \count_fu_66_reg[31]\(31 downto 4) => tmp_fu_217_p4(27 downto 0),
      \count_fu_66_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_33,
      \count_fu_66_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_34,
      \count_fu_66_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      \count_fu_66_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      count_full_n => count_full_n,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_0,
      icmp_ln1073_1_reg_284 => icmp_ln1073_1_reg_284,
      icmp_ln56_reg_280 => icmp_ln56_reg_280,
      matched_load_reg_272 => matched_load_reg_272
    );
grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => icmp_ln1073_1_fu_237_p2,
      I3 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln1065_fu_174_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1065_fu_174_p2_carry_n_0,
      CO(2) => icmp_ln1065_fu_174_p2_carry_n_1,
      CO(1) => icmp_ln1065_fu_174_p2_carry_n_2,
      CO(0) => icmp_ln1065_fu_174_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1065_fu_174_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln1065_fu_174_p2_carry__0_0\(3 downto 0)
    );
\icmp_ln1065_fu_174_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1065_fu_174_p2_carry_n_0,
      CO(3) => \^empty_reg_167_reg[21]\(0),
      CO(2) => \icmp_ln1065_fu_174_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1065_fu_174_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1065_fu_174_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1065_fu_174_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \in_len_V_reg[0]_1\(3 downto 0)
    );
icmp_ln1073_1_fu_237_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1073_1_fu_237_p2_carry_n_0,
      CO(2) => icmp_ln1073_1_fu_237_p2_carry_n_1,
      CO(1) => icmp_ln1073_1_fu_237_p2_carry_n_2,
      CO(0) => icmp_ln1073_1_fu_237_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1073_1_fu_237_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln1073_1_fu_237_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln1073_1_fu_237_p2_carry__0_1\(3 downto 0)
    );
\icmp_ln1073_1_fu_237_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1073_1_fu_237_p2_carry_n_0,
      CO(3) => \icmp_ln1073_1_fu_237_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1073_1_fu_237_p2_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln1073_1_fu_237_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln1073_1_fu_237_p2_carry__1_1\(3 downto 0)
    );
\icmp_ln1073_1_fu_237_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_1_fu_237_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1073_1_fu_237_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1073_1_reg_284_reg[0]_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln1073_1_fu_237_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln1073_1_reg_284_reg[0]_1\(3 downto 0)
    );
\icmp_ln1073_1_fu_237_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_1_fu_237_p2_carry__1_n_0\,
      CO(3) => icmp_ln1073_1_fu_237_p2,
      CO(2) => \icmp_ln1073_1_fu_237_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1073_1_fu_237_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1073_1_fu_237_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1073_1_reg_284_reg[0]_2\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln1073_1_fu_237_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln1073_1_reg_284_reg[0]_3\(3 downto 0)
    );
\icmp_ln1073_1_reg_284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1073_1_fu_237_p2,
      Q => icmp_ln1073_1_reg_284,
      R => '0'
    );
icmp_ln1073_fu_168_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1073_fu_168_p2_carry_n_0,
      CO(2) => icmp_ln1073_fu_168_p2_carry_n_1,
      CO(1) => icmp_ln1073_fu_168_p2_carry_n_2,
      CO(0) => icmp_ln1073_fu_168_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln1073_fu_168_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\icmp_ln1073_fu_168_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1073_fu_168_p2_carry_n_0,
      CO(3) => \icmp_ln1073_fu_168_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1073_fu_168_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1073_fu_168_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1073_fu_168_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1073_fu_168_p2_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln1073_fu_168_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln1073_fu_168_p2_carry__1_1\(3 downto 0)
    );
\icmp_ln1073_fu_168_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_fu_168_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1073_fu_168_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1073_fu_168_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1073_fu_168_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1073_fu_168_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1073_fu_168_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln1073_fu_168_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln1073_fu_168_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln1073_fu_168_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1073_fu_168_p2_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln1073_fu_168_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1073_fu_168_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1073_fu_168_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in_len_V_reg[0]\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln1073_fu_168_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \in_len_V_reg[0]_0\(3 downto 0)
    );
icmp_ln56_fu_227_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_fu_227_p2_carry_n_0,
      CO(2) => icmp_ln56_fu_227_p2_carry_n_1,
      CO(1) => icmp_ln56_fu_227_p2_carry_n_2,
      CO(0) => icmp_ln56_fu_227_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln56_fu_227_p2_carry_i_1_n_0,
      DI(2) => icmp_ln56_fu_227_p2_carry_i_2_n_0,
      DI(1) => icmp_ln56_fu_227_p2_carry_i_3_n_0,
      DI(0) => icmp_ln56_fu_227_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln56_fu_227_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln56_fu_227_p2_carry_i_5_n_0,
      S(2) => icmp_ln56_fu_227_p2_carry_i_6_n_0,
      S(1) => icmp_ln56_fu_227_p2_carry_i_7_n_0,
      S(0) => icmp_ln56_fu_227_p2_carry_i_8_n_0
    );
\icmp_ln56_fu_227_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln56_fu_227_p2_carry_n_0,
      CO(3) => \icmp_ln56_fu_227_p2_carry__0_n_0\,
      CO(2) => \icmp_ln56_fu_227_p2_carry__0_n_1\,
      CO(1) => \icmp_ln56_fu_227_p2_carry__0_n_2\,
      CO(0) => \icmp_ln56_fu_227_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln56_fu_227_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln56_fu_227_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln56_fu_227_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln56_fu_227_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln56_fu_227_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln56_fu_227_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln56_fu_227_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln56_fu_227_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln56_fu_227_p2_carry__0_i_8_n_0\
    );
\icmp_ln56_fu_227_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(14),
      I1 => tmp_fu_217_p4(15),
      O => \icmp_ln56_fu_227_p2_carry__0_i_1_n_0\
    );
\icmp_ln56_fu_227_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(12),
      I1 => tmp_fu_217_p4(13),
      O => \icmp_ln56_fu_227_p2_carry__0_i_2_n_0\
    );
\icmp_ln56_fu_227_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(10),
      I1 => tmp_fu_217_p4(11),
      O => \icmp_ln56_fu_227_p2_carry__0_i_3_n_0\
    );
\icmp_ln56_fu_227_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(8),
      I1 => tmp_fu_217_p4(9),
      O => \icmp_ln56_fu_227_p2_carry__0_i_4_n_0\
    );
\icmp_ln56_fu_227_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(14),
      I1 => tmp_fu_217_p4(15),
      O => \icmp_ln56_fu_227_p2_carry__0_i_5_n_0\
    );
\icmp_ln56_fu_227_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(12),
      I1 => tmp_fu_217_p4(13),
      O => \icmp_ln56_fu_227_p2_carry__0_i_6_n_0\
    );
\icmp_ln56_fu_227_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(10),
      I1 => tmp_fu_217_p4(11),
      O => \icmp_ln56_fu_227_p2_carry__0_i_7_n_0\
    );
\icmp_ln56_fu_227_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(8),
      I1 => tmp_fu_217_p4(9),
      O => \icmp_ln56_fu_227_p2_carry__0_i_8_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln56_fu_227_p2_carry__0_n_0\,
      CO(3) => \icmp_ln56_fu_227_p2_carry__1_n_0\,
      CO(2) => \icmp_ln56_fu_227_p2_carry__1_n_1\,
      CO(1) => \icmp_ln56_fu_227_p2_carry__1_n_2\,
      CO(0) => \icmp_ln56_fu_227_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln56_fu_227_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln56_fu_227_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln56_fu_227_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln56_fu_227_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln56_fu_227_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln56_fu_227_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln56_fu_227_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln56_fu_227_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln56_fu_227_p2_carry__1_i_8_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(22),
      I1 => tmp_fu_217_p4(23),
      O => \icmp_ln56_fu_227_p2_carry__1_i_1_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(20),
      I1 => tmp_fu_217_p4(21),
      O => \icmp_ln56_fu_227_p2_carry__1_i_2_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(18),
      I1 => tmp_fu_217_p4(19),
      O => \icmp_ln56_fu_227_p2_carry__1_i_3_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(16),
      I1 => tmp_fu_217_p4(17),
      O => \icmp_ln56_fu_227_p2_carry__1_i_4_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(22),
      I1 => tmp_fu_217_p4(23),
      O => \icmp_ln56_fu_227_p2_carry__1_i_5_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(20),
      I1 => tmp_fu_217_p4(21),
      O => \icmp_ln56_fu_227_p2_carry__1_i_6_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(18),
      I1 => tmp_fu_217_p4(19),
      O => \icmp_ln56_fu_227_p2_carry__1_i_7_n_0\
    );
\icmp_ln56_fu_227_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(16),
      I1 => tmp_fu_217_p4(17),
      O => \icmp_ln56_fu_227_p2_carry__1_i_8_n_0\
    );
\icmp_ln56_fu_227_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln56_fu_227_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_icmp_ln56_fu_227_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln56_fu_227_p2,
      CO(0) => \icmp_ln56_fu_227_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln56_fu_227_p2_carry__2_i_1_n_0\,
      DI(0) => \icmp_ln56_fu_227_p2_carry__2_i_2_n_0\,
      O(3 downto 0) => \NLW_icmp_ln56_fu_227_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln56_fu_227_p2_carry__2_i_3_n_0\,
      S(0) => \icmp_ln56_fu_227_p2_carry__2_i_4_n_0\
    );
\icmp_ln56_fu_227_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_217_p4(26),
      I1 => tmp_fu_217_p4(27),
      O => \icmp_ln56_fu_227_p2_carry__2_i_1_n_0\
    );
\icmp_ln56_fu_227_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(24),
      I1 => tmp_fu_217_p4(25),
      O => \icmp_ln56_fu_227_p2_carry__2_i_2_n_0\
    );
\icmp_ln56_fu_227_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(26),
      I1 => tmp_fu_217_p4(27),
      O => \icmp_ln56_fu_227_p2_carry__2_i_3_n_0\
    );
\icmp_ln56_fu_227_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(24),
      I1 => tmp_fu_217_p4(25),
      O => \icmp_ln56_fu_227_p2_carry__2_i_4_n_0\
    );
icmp_ln56_fu_227_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(6),
      I1 => tmp_fu_217_p4(7),
      O => icmp_ln56_fu_227_p2_carry_i_1_n_0
    );
icmp_ln56_fu_227_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(4),
      I1 => tmp_fu_217_p4(5),
      O => icmp_ln56_fu_227_p2_carry_i_2_n_0
    );
icmp_ln56_fu_227_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(2),
      I1 => tmp_fu_217_p4(3),
      O => icmp_ln56_fu_227_p2_carry_i_3_n_0
    );
icmp_ln56_fu_227_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_fu_217_p4(0),
      I1 => tmp_fu_217_p4(1),
      O => icmp_ln56_fu_227_p2_carry_i_4_n_0
    );
icmp_ln56_fu_227_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(6),
      I1 => tmp_fu_217_p4(7),
      O => icmp_ln56_fu_227_p2_carry_i_5_n_0
    );
icmp_ln56_fu_227_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(4),
      I1 => tmp_fu_217_p4(5),
      O => icmp_ln56_fu_227_p2_carry_i_6_n_0
    );
icmp_ln56_fu_227_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(2),
      I1 => tmp_fu_217_p4(3),
      O => icmp_ln56_fu_227_p2_carry_i_7_n_0
    );
icmp_ln56_fu_227_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_217_p4(0),
      I1 => tmp_fu_217_p4(1),
      O => icmp_ln56_fu_227_p2_carry_i_8_n_0
    );
\icmp_ln56_reg_280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln56_fu_227_p2,
      Q => icmp_ln56_reg_280,
      R => '0'
    );
\in_len_V[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \^grp_getinstream_pipeline_vitis_loop_44_1_fu_118_ap_start_reg_reg\,
      I1 => \^co\(0),
      I2 => \^empty_reg_167_reg[21]\(0),
      I3 => matched,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => in_len_V00_out
    );
\mOutPtr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => icmp_ln56_reg_280,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_11001111_out,
      I4 => \mOutPtr[3]_i_4\,
      I5 => count_full_n,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^full_n_reg\,
      I1 => \mOutPtr_reg[7]\,
      O => E(0)
    );
\matched_load_reg_272[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      O => ap_block_pp0_stage0_subdone
    );
\matched_load_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => matched,
      Q => matched_load_reg_272,
      R => '0'
    );
mem_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => and_ln47_1_reg_276,
      I4 => matched_load_reg_272,
      I5 => buf_full_n,
      O => WEBWE(0)
    );
\tmp_data_V_reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(0),
      Q => din(0),
      R => '0'
    );
\tmp_data_V_reg_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(10),
      Q => din(10),
      R => '0'
    );
\tmp_data_V_reg_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(11),
      Q => din(11),
      R => '0'
    );
\tmp_data_V_reg_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(12),
      Q => din(12),
      R => '0'
    );
\tmp_data_V_reg_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(13),
      Q => din(13),
      R => '0'
    );
\tmp_data_V_reg_262_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(14),
      Q => din(14),
      R => '0'
    );
\tmp_data_V_reg_262_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(15),
      Q => din(15),
      R => '0'
    );
\tmp_data_V_reg_262_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(16),
      Q => din(16),
      R => '0'
    );
\tmp_data_V_reg_262_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(17),
      Q => din(17),
      R => '0'
    );
\tmp_data_V_reg_262_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(18),
      Q => din(18),
      R => '0'
    );
\tmp_data_V_reg_262_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(19),
      Q => din(19),
      R => '0'
    );
\tmp_data_V_reg_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(1),
      Q => din(1),
      R => '0'
    );
\tmp_data_V_reg_262_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(20),
      Q => din(20),
      R => '0'
    );
\tmp_data_V_reg_262_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(21),
      Q => din(21),
      R => '0'
    );
\tmp_data_V_reg_262_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(22),
      Q => din(22),
      R => '0'
    );
\tmp_data_V_reg_262_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(23),
      Q => din(23),
      R => '0'
    );
\tmp_data_V_reg_262_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(24),
      Q => din(24),
      R => '0'
    );
\tmp_data_V_reg_262_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(25),
      Q => din(25),
      R => '0'
    );
\tmp_data_V_reg_262_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(26),
      Q => din(26),
      R => '0'
    );
\tmp_data_V_reg_262_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(27),
      Q => din(27),
      R => '0'
    );
\tmp_data_V_reg_262_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(28),
      Q => din(28),
      R => '0'
    );
\tmp_data_V_reg_262_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(29),
      Q => din(29),
      R => '0'
    );
\tmp_data_V_reg_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(2),
      Q => din(2),
      R => '0'
    );
\tmp_data_V_reg_262_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(30),
      Q => din(30),
      R => '0'
    );
\tmp_data_V_reg_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(31),
      Q => din(31),
      R => '0'
    );
\tmp_data_V_reg_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(3),
      Q => din(3),
      R => '0'
    );
\tmp_data_V_reg_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(4),
      Q => din(4),
      R => '0'
    );
\tmp_data_V_reg_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(5),
      Q => din(5),
      R => '0'
    );
\tmp_data_V_reg_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(6),
      Q => din(6),
      R => '0'
    );
\tmp_data_V_reg_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(7),
      Q => din(7),
      R => '0'
    );
\tmp_data_V_reg_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(8),
      Q => din(8),
      R => '0'
    );
\tmp_data_V_reg_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_data_V_reg_262_reg[31]_0\(9),
      Q => din(9),
      R => '0'
    );
\tmp_last_V_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_block_pp0_stage0_subdone,
      D => inStreamTop_TLAST_int_regslice,
      Q => din(32),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo is
  port (
    wreq_valid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    valid_length : out STD_LOGIC;
    \dout_reg[92]\ : out STD_LOGIC_VECTOR ( 90 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[70]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[66]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[78]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[82]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[86]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[90]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[93]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_valid_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 93 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo : entity is "ladmatr_gmem0_m_axi_fifo";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo is
  signal dout_vld_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wreq_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \raddr[3]_i_3\ : label is "soft_lutpair518";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
  wreq_valid <= \^wreq_valid\;
U_fifo_srl: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      axi_clk_m => axi_clk_m,
      \dout_reg[0]_0\ => \^full_n_reg_0\,
      \dout_reg[66]_0\(2 downto 0) => \dout_reg[66]\(2 downto 0),
      \dout_reg[70]_0\(3 downto 0) => \dout_reg[70]\(3 downto 0),
      \dout_reg[78]_0\(3 downto 0) => \dout_reg[78]\(3 downto 0),
      \dout_reg[82]_0\(3 downto 0) => \dout_reg[82]\(3 downto 0),
      \dout_reg[86]_0\(3 downto 0) => \dout_reg[86]\(3 downto 0),
      \dout_reg[90]_0\(3 downto 0) => \dout_reg[90]\(3 downto 0),
      \dout_reg[92]_0\(90 downto 0) => \dout_reg[92]\(90 downto 0),
      \dout_reg[93]_0\(2 downto 0) => \dout_reg[93]\(2 downto 0),
      \dout_reg[95]_0\ => empty_n_reg_n_0,
      \dout_reg[95]_1\ => \^wreq_valid\,
      \dout_reg[95]_2\(3 downto 0) => raddr_reg(3 downto 0),
      \in\(93 downto 0) => \in\(93 downto 0),
      tmp_valid_reg => tmp_valid_reg,
      tmp_valid_reg_0 => tmp_valid_reg_0,
      valid_length => valid_length,
      wrsp_ready => wrsp_ready
    );
dout_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => AWREADY_Dummy,
      I2 => tmp_valid_reg_0,
      I3 => \^wreq_valid\,
      I4 => wrsp_ready,
      O => dout_vld_i_1_n_0
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => dout_vld_i_1_n_0,
      Q => \^wreq_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => empty_n_i_2_n_0,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => empty_n_i_2_n_0
    );
empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007070"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => Q(0),
      I2 => empty_n_reg_n_0,
      I3 => next_wreq,
      I4 => \^wreq_valid\,
      O => p_8_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => p_1_in,
      I2 => \^full_n_reg_0\,
      I3 => p_12_in,
      I4 => p_8_in,
      O => full_n_i_1_n_0
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      O => p_1_in
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => p_12_in,
      O => \mOutPtr[3]_i_1_n_0\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => \^wreq_valid\,
      I1 => next_wreq,
      I2 => empty_n_reg_n_0,
      I3 => Q(0),
      I4 => \^full_n_reg_0\,
      O => \mOutPtr[4]_i_1_n_0\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => p_12_in,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_2_n_0\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => next_wreq,
      I2 => \^wreq_valid\,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[3]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[4]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => empty_n_reg_n_0,
      I3 => p_12_in,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      O => \raddr[2]_i_1_n_0\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0FFFEF0F0F"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => raddr_reg(3),
      I2 => \raddr[3]_i_3_n_0\,
      I3 => raddr_reg(2),
      I4 => p_8_in,
      I5 => raddr_reg(0),
      O => \raddr[3]_i_1_n_0\
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAA95"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2_n_0\
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^full_n_reg_0\,
      I2 => \^wreq_valid\,
      I3 => next_wreq,
      I4 => empty_n_reg_n_0,
      O => \raddr[3]_i_3_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[0]_i_1_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[1]_i_1_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[2]_i_1_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[3]_i_2_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized0\ is
  port (
    WVALID_Dummy : out STD_LOGIC;
    gmem0_WREADY : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \raddr_reg_reg[5]\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized0\ : entity is "ladmatr_gmem0_m_axi_fifo";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized0\ is
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \^gmem0_wready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_3\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_3__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_5\ : label is "soft_lutpair513";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  gmem0_WREADY <= \^gmem0_wready\;
U_fifo_mem: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_mem
     port map (
      Q(5) => \waddr_reg_n_0_[5]\,
      Q(4) => \waddr_reg_n_0_[4]\,
      Q(3) => \waddr_reg_n_0_[3]\,
      Q(2) => \waddr_reg_n_0_[2]\,
      Q(1) => \waddr_reg_n_0_[1]\,
      Q(0) => \waddr_reg_n_0_[0]\,
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      axi_clk_m => axi_clk_m,
      din(31 downto 0) => din(31 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_2 => mem_reg_1,
      raddr(5 downto 0) => raddr(5 downto 0),
      \raddr_reg_reg[5]_0\ => \raddr_reg_reg[5]\,
      rnext(5 downto 0) => rnext(5 downto 0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => dout_vld_reg_0,
      Q => WVALID_Dummy,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr[6]_i_3__0_n_0\,
      O => \empty_n_i_2__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF5F5DD"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \full_n_i_2__0_n_0\,
      I2 => \^gmem0_wready\,
      I3 => full_n_reg_0,
      I4 => \raddr_reg_reg[5]\,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => full_n_i_4_n_0,
      I2 => \mOutPtr_reg_n_0_[5]\,
      I3 => \mOutPtr_reg_n_0_[6]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__0_n_0\
    );
full_n_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      O => full_n_i_4_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^gmem0_wready\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[3]_i_1__1_n_0\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FF00FF00FE01"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[4]_i_1__1_n_0\
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00013FFEC001"
    )
        port map (
      I0 => \mOutPtr[5]_i_2__0_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[5]\,
      I5 => \mOutPtr[5]_i_3_n_0\,
      O => \mOutPtr[5]_i_1_n_0\
    );
\mOutPtr[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_2__0_n_0\
    );
\mOutPtr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_3_n_0\
    );
\mOutPtr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00013FFEC001"
    )
        port map (
      I0 => \mOutPtr[6]_i_3__0_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[6]\,
      I5 => \mOutPtr[6]_i_5_n_0\,
      O => \mOutPtr[6]_i_2_n_0\
    );
\mOutPtr[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[6]_i_3__0_n_0\
    );
\mOutPtr[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[6]_i_5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[3]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[4]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[5]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[6]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => \waddr[0]_i_1__0_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700FF00FF00FF0"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A2A5AAA5AAA5AAA"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C4C6CCC6CCC6CCC"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F80007FFF8000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFFFF80000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[5]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[0]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[2]_i_1_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[3]_i_1_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[4]_i_1_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => WEBWE(0),
      D => \waddr[5]_i_1_n_0\,
      Q => \waddr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1\ is
  port (
    next_wreq : out STD_LOGIC;
    \dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    \push__0\ : out STD_LOGIC;
    \resp_ready__1\ : out STD_LOGIC;
    valid_length : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_reset_m_n : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    \tmp_addr_reg[63]\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1\ : entity is "ladmatr_gmem0_m_axi_fifo";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1\ is
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_16 : STD_LOGIC;
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair526";
begin
  wrsp_ready <= \^wrsp_ready\;
U_fifo_srl: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(2) => U_fifo_srl_n_7,
      D(1) => U_fifo_srl_n_8,
      D(0) => U_fifo_srl_n_9,
      E(0) => U_fifo_srl_n_5,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0 => U_fifo_srl_n_2,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      dout_vld_reg => empty_n_reg_n_0,
      dout_vld_reg_0(0) => dout_vld_reg_0(0),
      dout_vld_reg_1 => dout_vld_reg_1,
      empty_n_reg => U_fifo_srl_n_16,
      full_n_reg => next_wreq,
      full_n_reg_0 => \push__0\,
      full_n_reg_1 => \full_n_i_2__1_n_0\,
      last_resp => last_resp,
      \mOutPtr_reg[0]\(3) => U_fifo_srl_n_11,
      \mOutPtr_reg[0]\(2) => U_fifo_srl_n_12,
      \mOutPtr_reg[0]\(1) => U_fifo_srl_n_13,
      \mOutPtr_reg[0]\(0) => U_fifo_srl_n_14,
      \mOutPtr_reg[4]\(4) => \mOutPtr_reg_n_0_[4]\,
      \mOutPtr_reg[4]\(3) => \mOutPtr_reg_n_0_[3]\,
      \mOutPtr_reg[4]\(2) => \mOutPtr_reg_n_0_[2]\,
      \mOutPtr_reg[4]\(1) => \mOutPtr_reg_n_0_[1]\,
      \mOutPtr_reg[4]\(0) => \mOutPtr_reg_n_0_[0]\,
      need_wrsp => need_wrsp,
      p_12_in => p_12_in,
      p_8_in => p_8_in,
      \raddr_reg[1]\(0) => U_fifo_srl_n_10,
      \resp_ready__1\ => \resp_ready__1\,
      \tmp_addr_reg[63]\ => \^wrsp_ready\,
      \tmp_addr_reg[63]_0\ => \tmp_addr_reg[63]\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_valid => wrsp_valid
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => U_fifo_srl_n_16,
      Q => wrsp_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => U_fifo_srl_n_2,
      Q => \^wrsp_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_5,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_14,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_13,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_12,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_11,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__0_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_10,
      D => \raddr[0]_i_1__0_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_10,
      D => U_fifo_srl_n_9,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_10,
      D => U_fifo_srl_n_8,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_10,
      D => U_fifo_srl_n_7,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1_12\ is
  port (
    last_resp : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    fifo_resp_ready : out STD_LOGIC;
    axi_reset_m_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_14_in : out STD_LOGIC;
    axi_reset_m_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_reset_m_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.last_loop__6\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \sect_len_buf_reg[8]\ : in STD_LOGIC;
    \sect_len_buf_reg[8]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_burst_ready : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[3]\ : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1_12\ : entity is "ladmatr_gmem0_m_axi_fifo";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1_12\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1_12\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__7_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal \full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3__2_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \empty_n_i_2__7\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__5\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__5\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__2\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \start_addr[63]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair424";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  fifo_resp_ready <= \^fifo_resp_ready\;
  next_wreq <= \^next_wreq\;
  p_14_in <= \^p_14_in\;
U_fifo_srl: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0_13\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      axi_clk_m => axi_clk_m,
      \could_multi_bursts.last_loop__6\ => \could_multi_bursts.last_loop__6\,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => \^fifo_resp_ready\,
      \dout_reg[0]_2\ => \could_multi_bursts.sect_handling_reg_0\,
      \dout_reg[0]_3\ => \could_multi_bursts.loop_cnt_reg[3]\,
      dout_vld_reg => empty_n_reg_n_0,
      dout_vld_reg_0(0) => dout_vld_reg_1(0),
      dout_vld_reg_1 => \^dout_vld_reg_0\,
      empty_n_reg => U_fifo_srl_n_1,
      fifo_burst_ready => fifo_burst_ready,
      last_resp => last_resp,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
\could_multi_bursts.awlen_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => \^fifo_resp_ready\,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.loop_cnt_reg[3]\,
      I4 => AWREADY_Dummy_0,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => axi_reset_m_n,
      O => axi_reset_m_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => \could_multi_bursts.last_loop__6\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => wreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => U_fifo_srl_n_1,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => \empty_n_i_2__7_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__7_n_0\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000070707070"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => empty_n_reg_n_0,
      I3 => dout_vld_reg_1(0),
      I4 => \resp_ready__1\,
      I5 => \^dout_vld_reg_0\,
      O => p_8_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \full_n_i_2__7_n_0\,
      I2 => \^fifo_resp_ready\,
      I3 => p_12_in,
      I4 => p_8_in,
      O => \full_n_i_1__7_n_0\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__7_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \full_n_i_1__7_n_0\,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__5_n_0\
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__5_n_0\
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFD500D500D500"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => \resp_ready__1\,
      I2 => dout_vld_reg_1(0),
      I3 => empty_n_reg_n_0,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => \^fifo_resp_ready\,
      O => \mOutPtr[4]_i_1__3_n_0\
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_2__3_n_0\
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F55000000000000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => dout_vld_reg_1(0),
      I2 => \resp_ready__1\,
      I3 => \^dout_vld_reg_0\,
      I4 => \^fifo_resp_ready\,
      I5 => \^could_multi_bursts.next_loop\,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[2]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[3]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[4]_i_2__3_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__4_n_0\
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => empty_n_reg_n_0,
      I3 => p_12_in,
      O => \raddr[1]_i_1__2_n_0\
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      O => \raddr[2]_i_1__2_n_0\
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0FFFEF0F0F"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => raddr_reg(3),
      I2 => \raddr[3]_i_3__2_n_0\,
      I3 => raddr_reg(2),
      I4 => p_8_in,
      I5 => raddr_reg(0),
      O => \raddr[3]_i_1__2_n_0\
    );
\raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAA95"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__2_n_0\
    );
\raddr[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_0,
      O => \raddr[3]_i_3__2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[0]_i_1__4_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[1]_i_1__2_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[2]_i_1__2_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[3]_i_2__2_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_14_in\,
      I2 => axi_reset_m_n,
      O => axi_reset_m_n_1(0)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_wreq\,
      I1 => \^p_14_in\,
      O => E(0)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[8]_0\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => wreq_handling_reg_1,
      O => \^p_14_in\
    );
\start_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => wreq_handling_reg_0(0),
      I2 => wreq_handling_reg_1,
      I3 => Q(0),
      O => \^next_wreq\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => \^p_14_in\,
      I2 => wreq_handling_reg_0(0),
      I3 => Q(0),
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized4\ is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    axi_reset_m_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.last_loop__6\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \len_cnt_reg[7]\ : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_len_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[4]_0\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \mOutPtr_reg[4]_1\ : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized4\ : entity is "ladmatr_gmem0_m_axi_fifo";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized4\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized4\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal U_fifo_srl_n_21 : STD_LOGIC;
  signal U_fifo_srl_n_23 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \^burst_valid\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair420";
begin
  burst_valid <= \^burst_valid\;
  fifo_burst_ready <= \^fifo_burst_ready\;
U_fifo_srl: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized2\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      D(2) => U_fifo_srl_n_4,
      D(1) => U_fifo_srl_n_5,
      D(0) => U_fifo_srl_n_6,
      E(0) => U_fifo_srl_n_2,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      WLAST_Dummy_reg => WLAST_Dummy_reg,
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => WVALID_Dummy_reg,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0(0) => axi_reset_m_n_0(0),
      axi_reset_m_n_1 => U_fifo_srl_n_1,
      \could_multi_bursts.loop_cnt_reg[0]\ => \could_multi_bursts.loop_cnt_reg[0]\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \dout_reg[5]_0\(7 downto 0) => Q(7 downto 0),
      dout_vld_reg(0) => E(0),
      dout_vld_reg_0 => empty_n_reg_n_0,
      empty_n_reg => U_fifo_srl_n_21,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg(0) => U_fifo_srl_n_23,
      full_n_reg_0 => \full_n_i_2__4_n_0\,
      \in\(5 downto 0) => \in\(5 downto 0),
      \len_cnt_reg[7]\ => \^burst_valid\,
      \len_cnt_reg[7]_0\ => \len_cnt_reg[7]\,
      \mOutPtr_reg[0]\(3) => U_fifo_srl_n_8,
      \mOutPtr_reg[0]\(2) => U_fifo_srl_n_9,
      \mOutPtr_reg[0]\(1) => U_fifo_srl_n_10,
      \mOutPtr_reg[0]\(0) => U_fifo_srl_n_11,
      \mOutPtr_reg[4]\ => \^fifo_burst_ready\,
      \mOutPtr_reg[4]_0\(4) => \mOutPtr_reg_n_0_[4]\,
      \mOutPtr_reg[4]_0\(3) => \mOutPtr_reg_n_0_[3]\,
      \mOutPtr_reg[4]_0\(2) => \mOutPtr_reg_n_0_[2]\,
      \mOutPtr_reg[4]_0\(1) => \mOutPtr_reg_n_0_[1]\,
      \mOutPtr_reg[4]_0\(0) => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[4]_1\ => \mOutPtr_reg[4]_0\,
      \mOutPtr_reg[4]_2\ => \mOutPtr_reg[4]_1\,
      p_12_in => p_12_in,
      p_8_in => p_8_in,
      \sect_len_buf_reg[7]\ => \could_multi_bursts.last_loop__6\,
      \sect_len_buf_reg[8]\(9 downto 0) => \sect_len_buf_reg[8]\(9 downto 0),
      \sect_len_buf_reg[8]_0\(3 downto 0) => \sect_len_buf_reg[8]_0\(3 downto 0)
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000EAAA"
    )
        port map (
      I0 => \mOutPtr_reg[4]_1\,
      I1 => \^fifo_burst_ready\,
      I2 => fifo_resp_ready,
      I3 => \mOutPtr_reg[4]_0\,
      I4 => AWREADY_Dummy_0,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEEEAE"
    )
        port map (
      I0 => mem_reg,
      I1 => WVALID_Dummy,
      I2 => \^burst_valid\,
      I3 => \len_cnt_reg[7]\,
      I4 => WREADY_Dummy,
      O => empty_n_reg_1
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => U_fifo_srl_n_21,
      Q => \^burst_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => \empty_n_i_2__4_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__4_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => U_fifo_srl_n_1,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_23,
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_23,
      D => U_fifo_srl_n_11,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_23,
      D => U_fifo_srl_n_10,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_23,
      D => U_fifo_srl_n_9,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_23,
      D => U_fifo_srl_n_8,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2FFFFFFFF"
    )
        port map (
      I0 => mem_reg,
      I1 => WVALID_Dummy,
      I2 => \^burst_valid\,
      I3 => \len_cnt_reg[7]\,
      I4 => WREADY_Dummy,
      I5 => axi_reset_m_n,
      O => empty_n_reg_0
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_2,
      D => \raddr[0]_i_1__1_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_6,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_5,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_4,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized5\ is
  port (
    req_fifo_valid : out STD_LOGIC;
    axi_reset_m_n_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 67 downto 0 );
    axi_clk_m : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    \dout_reg[2]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized5\ : entity is "ladmatr_gmem0_m_axi_fifo";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized5\ is
  signal \^axi_reset_m_n_0\ : STD_LOGIC;
  signal \dout_vld_i_1__4_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__5_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3__3_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^req_fifo_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__5\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__6\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__6\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__3\ : label is "soft_lutpair463";
begin
  axi_reset_m_n_0 <= \^axi_reset_m_n_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  req_fifo_valid <= \^req_fifo_valid\;
U_fifo_srl: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized3\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => \^axi_reset_m_n_0\,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      \dout_reg[2]_0\ => \^full_n_reg_0\,
      \dout_reg[2]_1\ => \dout_reg[2]\,
      \dout_reg[69]_0\(67 downto 0) => Q(67 downto 0),
      \dout_reg[69]_1\ => \^req_fifo_valid\,
      \dout_reg[69]_2\ => empty_n_reg_n_0,
      \in\(67 downto 0) => \in\(67 downto 0),
      \req_en__0\ => \req_en__0\,
      rs_req_ready => rs_req_ready
    );
\dout_vld_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => \^req_fifo_valid\,
      I1 => empty_n_reg_n_0,
      I2 => \req_en__0\,
      I3 => rs_req_ready,
      O => \dout_vld_i_1__4_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \dout_vld_i_1__4_n_0\,
      Q => \^req_fifo_valid\,
      R => \^axi_reset_m_n_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => \empty_n_i_2__5_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__5_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^axi_reset_m_n_0\
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \full_n_i_2__5_n_0\,
      I2 => \^full_n_reg_0\,
      I3 => p_12_in,
      I4 => p_8_in,
      O => \full_n_i_1__5_n_0\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__5_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \full_n_i_1__5_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__6_n_0\
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__6_n_0\
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_12_in,
      I1 => p_8_in,
      O => \mOutPtr[4]_i_1__4_n_0\
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_2__4_n_0\
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F55000000000000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \req_en__0\,
      I2 => rs_req_ready,
      I3 => \^req_fifo_valid\,
      I4 => \^full_n_reg_0\,
      I5 => \dout_reg[2]\,
      O => p_12_in
    );
\mOutPtr[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000070707070"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \dout_reg[2]\,
      I2 => empty_n_reg_n_0,
      I3 => \req_en__0\,
      I4 => rs_req_ready,
      I5 => \^req_fifo_valid\,
      O => p_8_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => \^axi_reset_m_n_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => \^axi_reset_m_n_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[2]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => \^axi_reset_m_n_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[3]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => \^axi_reset_m_n_0\
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[4]_i_2__4_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => \^axi_reset_m_n_0\
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__2_n_0\
    );
\raddr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => empty_n_reg_n_0,
      I3 => p_12_in,
      O => \raddr[1]_i_1__3_n_0\
    );
\raddr[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      O => \raddr[2]_i_1__3_n_0\
    );
\raddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0FFFEF0F0F"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => raddr_reg(3),
      I2 => \raddr[3]_i_3__3_n_0\,
      I3 => raddr_reg(2),
      I4 => p_8_in,
      I5 => raddr_reg(0),
      O => \raddr[3]_i_1__3_n_0\
    );
\raddr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAA95"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__3_n_0\
    );
\raddr[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \dout_reg[2]\,
      I1 => \^full_n_reg_0\,
      I2 => \^req_fifo_valid\,
      I3 => rs_req_ready,
      I4 => \req_en__0\,
      I5 => empty_n_reg_n_0,
      O => \raddr[3]_i_3__3_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[0]_i_1__2_n_0\,
      Q => raddr_reg(0),
      R => \^axi_reset_m_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[1]_i_1__3_n_0\,
      Q => raddr_reg(1),
      R => \^axi_reset_m_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[2]_i_1__3_n_0\,
      Q => raddr_reg(2),
      R => \^axi_reset_m_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[3]_i_2__3_n_0\,
      Q => raddr_reg(3),
      R => \^axi_reset_m_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized6\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    axi_reset_m_n_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \req_en__0\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ladma_mm_wvalid : out STD_LOGIC;
    WLAST_Dummy_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_3 : out STD_LOGIC;
    \dout_reg[36]_0\ : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    \last_cnt_reg[0]\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    req_fifo_valid : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    flying_req_reg : in STD_LOGIC;
    \raddr_reg_reg[5]\ : in STD_LOGIC;
    ladma_mm_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized6\ : entity is "ladmatr_gmem0_m_axi_fifo";
end \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized6\;

architecture STRUCTURE of \design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized6\ is
  signal U_fifo_srl_n_41 : STD_LOGIC;
  signal \dout_vld_i_1__5_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__6_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \full_n_i_2__6_n_0\ : STD_LOGIC;
  signal \full_n_i_3__2_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_6_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_7_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in_0 : STD_LOGIC;
  signal \raddr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_4_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WVALID_Dummy_i_1 : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \empty_n_i_2__6\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__7\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__7\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2__1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_3__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_3\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_5__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_6\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__4\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__4\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \raddr[4]_i_2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_4\ : label is "soft_lutpair456";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized4\
     port map (
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      S(0) => S(0),
      WLAST_Dummy_reg(0) => WLAST_Dummy_reg(0),
      axi_clk_m => axi_clk_m,
      \dout_reg[36]_0\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      \dout_reg[36]_1\ => empty_n_reg_n_0,
      \dout_reg[36]_2\(5 downto 0) => raddr_reg(5 downto 0),
      \dout_reg[36]_3\ => \dout_reg[36]_0\,
      dout_vld_reg => dout_vld_reg_0,
      fifo_valid => fifo_valid,
      flying_req_reg => flying_req_reg,
      \in\(36 downto 0) => \in\(36 downto 0),
      ladma_mm_wready => ladma_mm_wready,
      \last_cnt_reg[0]\ => \^full_n_reg_0\,
      \last_cnt_reg[0]_0\ => \last_cnt_reg[0]\,
      \last_cnt_reg[5]\ => U_fifo_srl_n_41,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
WVALID_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[0]\,
      I2 => burst_valid,
      I3 => WVALID_Dummy,
      O => full_n_reg_3
    );
\dout_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEEECEEECEEEEEEE"
    )
        port map (
      I0 => fifo_valid,
      I1 => empty_n_reg_n_0,
      I2 => ladma_mm_wready,
      I3 => flying_req_reg,
      I4 => Q(0),
      I5 => U_fifo_srl_n_41,
      O => \dout_vld_i_1__5_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \dout_vld_i_1__5_n_0\,
      Q => fifo_valid,
      R => \dout_reg[36]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \empty_n_i_2__6_n_0\,
      I1 => p_8_in_0,
      I2 => p_12_in,
      I3 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr[6]_i_5__0_n_0\,
      O => \empty_n_i_2__6_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \dout_reg[36]_0\
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \full_n_i_2__6_n_0\,
      I2 => \^full_n_reg_0\,
      I3 => p_12_in,
      I4 => p_8_in_0,
      O => \full_n_i_1__6_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \full_n_i_3__2_n_0\,
      I2 => \mOutPtr_reg_n_0_[5]\,
      I3 => \mOutPtr_reg_n_0_[6]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__6_n_0\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      O => \full_n_i_3__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \full_n_i_1__6_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
ladma_mm_wvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => fifo_valid,
      I1 => U_fifo_srl_n_41,
      I2 => Q(0),
      I3 => flying_req_reg,
      O => ladma_mm_wvalid
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__7_n_0\
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => p_12_in,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[3]_i_1__7_n_0\
    );
\mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FF00FF00FE01"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => p_12_in,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[4]_i_1__5_n_0\
    );
\mOutPtr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00013FFEC001"
    )
        port map (
      I0 => \mOutPtr[5]_i_2__1_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[5]\,
      I5 => \mOutPtr[5]_i_3__0_n_0\,
      O => \mOutPtr[5]_i_1__1_n_0\
    );
\mOutPtr[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_2__1_n_0\
    );
\mOutPtr[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_3__0_n_0\
    );
\mOutPtr[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_12_in,
      I1 => p_8_in_0,
      O => \mOutPtr[6]_i_1__0_n_0\
    );
\mOutPtr[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00013FFEC001"
    )
        port map (
      I0 => \mOutPtr[6]_i_5__0_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[6]\,
      I5 => \mOutPtr[6]_i_6_n_0\,
      O => \mOutPtr[6]_i_2__0_n_0\
    );
\mOutPtr[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mOutPtr[6]_i_7_n_0\,
      I1 => \^full_n_reg_0\,
      I2 => \last_cnt_reg[0]\,
      O => p_12_in
    );
\mOutPtr[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[0]\,
      I2 => \mOutPtr[6]_i_7_n_0\,
      O => p_8_in_0
    );
\mOutPtr[6]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[6]_i_5__0_n_0\
    );
\mOutPtr[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[6]_i_6_n_0\
    );
\mOutPtr[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAAFFFFFFFF"
    )
        port map (
      I0 => fifo_valid,
      I1 => U_fifo_srl_n_41,
      I2 => Q(0),
      I3 => flying_req_reg,
      I4 => ladma_mm_wready,
      I5 => empty_n_reg_n_0,
      O => \mOutPtr[6]_i_7_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[2]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[3]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[4]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[5]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[5]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[6]_i_2__0_n_0\,
      Q => \mOutPtr_reg_n_0_[6]\,
      R => \dout_reg[36]_0\
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[0]\,
      I2 => burst_valid,
      I3 => WVALID_Dummy,
      I4 => axi_reset_m_n,
      O => full_n_reg_1
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10555555"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \^full_n_reg_0\,
      I2 => \last_cnt_reg[0]\,
      I3 => burst_valid,
      I4 => WVALID_Dummy,
      O => axi_reset_m_n_0
    );
\raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__3_n_0\
    );
\raddr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => empty_n_reg_n_0,
      I3 => p_12_in,
      O => \raddr[1]_i_1__4_n_0\
    );
\raddr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      O => \raddr[2]_i_1__4_n_0\
    );
\raddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAA95"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_1__4_n_0\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAA6"
    )
        port map (
      I0 => raddr_reg(4),
      I1 => \raddr[4]_i_2_n_0\,
      I2 => raddr_reg(1),
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(3),
      O => \raddr[4]_i_1_n_0\
    );
\raddr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \last_cnt_reg[0]\,
      I1 => \^full_n_reg_0\,
      I2 => \mOutPtr[6]_i_7_n_0\,
      I3 => empty_n_reg_n_0,
      O => \raddr[4]_i_2_n_0\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCCCC8"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => p_8_in_0,
      I2 => raddr_reg(4),
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => \raddr[5]_i_3_n_0\,
      O => \raddr[5]_i_1_n_0\
    );
\raddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => raddr_reg(5),
      I1 => raddr_reg(1),
      I2 => \raddr[5]_i_4_n_0\,
      I3 => raddr_reg(2),
      I4 => raddr_reg(3),
      I5 => raddr_reg(4),
      O => \raddr[5]_i_2_n_0\
    );
\raddr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000FFFA0000CCC"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => raddr_reg(5),
      I2 => \^full_n_reg_0\,
      I3 => \last_cnt_reg[0]\,
      I4 => \mOutPtr[6]_i_7_n_0\,
      I5 => raddr_reg(1),
      O => \raddr[5]_i_3_n_0\
    );
\raddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B222222222222222"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => \last_cnt_reg[0]\,
      I3 => \^full_n_reg_0\,
      I4 => \mOutPtr[6]_i_7_n_0\,
      I5 => empty_n_reg_n_0,
      O => \raddr[5]_i_4_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[0]_i_1__3_n_0\,
      Q => raddr_reg(0),
      R => \dout_reg[36]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[1]_i_1__4_n_0\,
      Q => raddr_reg(1),
      R => \dout_reg[36]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[2]_i_1__4_n_0\,
      Q => raddr_reg(2),
      R => \dout_reg[36]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[3]_i_1__4_n_0\,
      Q => raddr_reg(3),
      R => \dout_reg[36]_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[4]_i_1_n_0\,
      Q => raddr_reg(4),
      R => \dout_reg[36]_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => \raddr[5]_i_1_n_0\,
      D => \raddr[5]_i_2_n_0\,
      Q => raddr_reg(5),
      R => \dout_reg[36]_0\
    );
\raddr_reg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FF0000"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[0]\,
      I2 => burst_valid,
      I3 => WVALID_Dummy,
      I4 => \raddr_reg_reg[5]\,
      O => full_n_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_load is
  port (
    RREADY_Dummy : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_load : entity is "ladmatr_gmem0_m_axi_load";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_load;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_load is
begin
buff_rdata: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized3\
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      full_n_reg_0 => RREADY_Dummy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_read is
  port (
    s_ready_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    ladma_mm_rvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_read : entity is "ladmatr_gmem0_m_axi_read";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_read;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_read is
begin
rs_rdata: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized2\
     port map (
      Q(0) => Q(0),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => SR(0),
      axi_clk_m => axi_clk_m,
      ladma_mm_rvalid => ladma_mm_rvalid,
      s_ready_t_reg_0 => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is
  port (
    axi_reset_m_n_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_m : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    gmem0_WREADY : in STD_LOGIC;
    buf_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n : in STD_LOGIC;
    pop : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 : entity is "ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2";
end design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is
  signal add_ln15_fu_110_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln15_fu_110_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__3_n_3\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__4_n_0\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__4_n_1\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__4_n_2\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__4_n_3\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__5_n_0\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__5_n_1\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__5_n_2\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__5_n_3\ : STD_LOGIC;
  signal \add_ln15_fu_110_p2_carry__6_n_3\ : STD_LOGIC;
  signal add_ln15_fu_110_p2_carry_n_0 : STD_LOGIC;
  signal add_ln15_fu_110_p2_carry_n_1 : STD_LOGIC;
  signal add_ln15_fu_110_p2_carry_n_2 : STD_LOGIC;
  signal add_ln15_fu_110_p2_carry_n_3 : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal \i_fu_62[30]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[11]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[12]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[13]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[14]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[15]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[16]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[17]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[18]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[19]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[20]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[21]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[22]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[23]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[24]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[25]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[26]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[27]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[28]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[29]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[30]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_fu_62_reg_n_0_[9]\ : STD_LOGIC;
  signal icmp_ln15_fu_104_p2 : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln15_fu_104_p2_carry__1_n_3\ : STD_LOGIC;
  signal icmp_ln15_fu_104_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln15_fu_104_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln15_fu_104_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln15_fu_104_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln15_reg_142[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln15_reg_142_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_add_ln15_fu_110_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln15_fu_110_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_icmp_ln15_fu_104_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln15_fu_104_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln15_fu_104_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln15_fu_104_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln15_fu_110_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln15_fu_110_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln15_fu_110_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln15_fu_110_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln15_fu_110_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln15_fu_110_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln15_fu_110_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln15_fu_110_p2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg_i_1 : label is "soft_lutpair536";
begin
  dout_vld_reg <= \^dout_vld_reg\;
add_ln15_fu_110_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln15_fu_110_p2_carry_n_0,
      CO(2) => add_ln15_fu_110_p2_carry_n_1,
      CO(1) => add_ln15_fu_110_p2_carry_n_2,
      CO(0) => add_ln15_fu_110_p2_carry_n_3,
      CYINIT => ap_sig_allocacmp_i_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln15_fu_110_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_i_1(4 downto 1)
    );
\add_ln15_fu_110_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln15_fu_110_p2_carry_n_0,
      CO(3) => \add_ln15_fu_110_p2_carry__0_n_0\,
      CO(2) => \add_ln15_fu_110_p2_carry__0_n_1\,
      CO(1) => \add_ln15_fu_110_p2_carry__0_n_2\,
      CO(0) => \add_ln15_fu_110_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln15_fu_110_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_i_1(8 downto 5)
    );
\add_ln15_fu_110_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln15_fu_110_p2_carry__0_n_0\,
      CO(3) => \add_ln15_fu_110_p2_carry__1_n_0\,
      CO(2) => \add_ln15_fu_110_p2_carry__1_n_1\,
      CO(1) => \add_ln15_fu_110_p2_carry__1_n_2\,
      CO(0) => \add_ln15_fu_110_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln15_fu_110_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_i_1(12 downto 9)
    );
\add_ln15_fu_110_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln15_fu_110_p2_carry__1_n_0\,
      CO(3) => \add_ln15_fu_110_p2_carry__2_n_0\,
      CO(2) => \add_ln15_fu_110_p2_carry__2_n_1\,
      CO(1) => \add_ln15_fu_110_p2_carry__2_n_2\,
      CO(0) => \add_ln15_fu_110_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln15_fu_110_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_i_1(16 downto 13)
    );
\add_ln15_fu_110_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln15_fu_110_p2_carry__2_n_0\,
      CO(3) => \add_ln15_fu_110_p2_carry__3_n_0\,
      CO(2) => \add_ln15_fu_110_p2_carry__3_n_1\,
      CO(1) => \add_ln15_fu_110_p2_carry__3_n_2\,
      CO(0) => \add_ln15_fu_110_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln15_fu_110_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_i_1(20 downto 17)
    );
\add_ln15_fu_110_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln15_fu_110_p2_carry__3_n_0\,
      CO(3) => \add_ln15_fu_110_p2_carry__4_n_0\,
      CO(2) => \add_ln15_fu_110_p2_carry__4_n_1\,
      CO(1) => \add_ln15_fu_110_p2_carry__4_n_2\,
      CO(0) => \add_ln15_fu_110_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln15_fu_110_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_i_1(24 downto 21)
    );
\add_ln15_fu_110_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln15_fu_110_p2_carry__4_n_0\,
      CO(3) => \add_ln15_fu_110_p2_carry__5_n_0\,
      CO(2) => \add_ln15_fu_110_p2_carry__5_n_1\,
      CO(1) => \add_ln15_fu_110_p2_carry__5_n_2\,
      CO(0) => \add_ln15_fu_110_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln15_fu_110_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_i_1(28 downto 25)
    );
\add_ln15_fu_110_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln15_fu_110_p2_carry__5_n_0\,
      CO(3 downto 1) => \NLW_add_ln15_fu_110_p2_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln15_fu_110_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln15_fu_110_p2_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln15_fu_110_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => ap_sig_allocacmp_i_1(30 downto 29)
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEA2A2AEFFA2A2"
    )
        port map (
      I0 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => gmem0_WREADY,
      I3 => buf_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln15_reg_142_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808AA880808"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => gmem0_WREADY,
      I3 => buf_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln15_reg_142_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I1 => icmp_ln15_fu_104_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\dout_vld_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEECEEEEEEEEEE"
    )
        port map (
      I0 => buf_empty_n,
      I1 => empty_n,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln15_reg_142_reg_n_0_[0]\,
      I5 => \ap_CS_fsm_reg[6]\(1),
      O => dout_vld_reg_0
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln15_fu_104_p2,
      D(1 downto 0) => D(1 downto 0),
      Q(30 downto 0) => Q(30 downto 0),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_0,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_1,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_2,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_3,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[6]\(1 downto 0) => \ap_CS_fsm_reg[6]\(1 downto 0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_done_cache_reg_0 => \icmp_ln15_reg_142_reg_n_0_[0]\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0(0) => add_ln15_fu_110_p2(0),
      ap_sig_allocacmp_i_1(30 downto 0) => ap_sig_allocacmp_i_1(30 downto 0),
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      buf_empty_n => buf_empty_n,
      gmem0_WREADY => gmem0_WREADY,
      grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      \i_fu_62_reg[21]\(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      \i_fu_62_reg[21]\(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      \i_fu_62_reg[21]\(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      \i_fu_62_reg[21]\(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      \i_fu_62_reg[30]\(30) => \i_fu_62_reg_n_0_[30]\,
      \i_fu_62_reg[30]\(29) => \i_fu_62_reg_n_0_[29]\,
      \i_fu_62_reg[30]\(28) => \i_fu_62_reg_n_0_[28]\,
      \i_fu_62_reg[30]\(27) => \i_fu_62_reg_n_0_[27]\,
      \i_fu_62_reg[30]\(26) => \i_fu_62_reg_n_0_[26]\,
      \i_fu_62_reg[30]\(25) => \i_fu_62_reg_n_0_[25]\,
      \i_fu_62_reg[30]\(24) => \i_fu_62_reg_n_0_[24]\,
      \i_fu_62_reg[30]\(23) => \i_fu_62_reg_n_0_[23]\,
      \i_fu_62_reg[30]\(22) => \i_fu_62_reg_n_0_[22]\,
      \i_fu_62_reg[30]\(21) => \i_fu_62_reg_n_0_[21]\,
      \i_fu_62_reg[30]\(20) => \i_fu_62_reg_n_0_[20]\,
      \i_fu_62_reg[30]\(19) => \i_fu_62_reg_n_0_[19]\,
      \i_fu_62_reg[30]\(18) => \i_fu_62_reg_n_0_[18]\,
      \i_fu_62_reg[30]\(17) => \i_fu_62_reg_n_0_[17]\,
      \i_fu_62_reg[30]\(16) => \i_fu_62_reg_n_0_[16]\,
      \i_fu_62_reg[30]\(15) => \i_fu_62_reg_n_0_[15]\,
      \i_fu_62_reg[30]\(14) => \i_fu_62_reg_n_0_[14]\,
      \i_fu_62_reg[30]\(13) => \i_fu_62_reg_n_0_[13]\,
      \i_fu_62_reg[30]\(12) => \i_fu_62_reg_n_0_[12]\,
      \i_fu_62_reg[30]\(11) => \i_fu_62_reg_n_0_[11]\,
      \i_fu_62_reg[30]\(10) => \i_fu_62_reg_n_0_[10]\,
      \i_fu_62_reg[30]\(9) => \i_fu_62_reg_n_0_[9]\,
      \i_fu_62_reg[30]\(8) => \i_fu_62_reg_n_0_[8]\,
      \i_fu_62_reg[30]\(7) => \i_fu_62_reg_n_0_[7]\,
      \i_fu_62_reg[30]\(6) => \i_fu_62_reg_n_0_[6]\,
      \i_fu_62_reg[30]\(5) => \i_fu_62_reg_n_0_[5]\,
      \i_fu_62_reg[30]\(4) => \i_fu_62_reg_n_0_[4]\,
      \i_fu_62_reg[30]\(3) => \i_fu_62_reg_n_0_[3]\,
      \i_fu_62_reg[30]\(2) => \i_fu_62_reg_n_0_[2]\,
      \i_fu_62_reg[30]\(1) => \i_fu_62_reg_n_0_[1]\,
      \i_fu_62_reg[30]\(0) => \i_fu_62_reg_n_0_[0]\,
      \i_fu_62_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_5,
      \i_fu_62_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_6,
      \i_fu_62_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_7,
      \i_fu_62_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_8
    );
full_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F7FF"
    )
        port map (
      I0 => gmem0_WREADY,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => \ap_CS_fsm_reg[6]\(1),
      I4 => \ap_CS_fsm_reg[6]\(0),
      O => full_n_reg
    );
grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\(0),
      I1 => icmp_ln15_fu_104_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      O => \ap_CS_fsm_reg[4]\
    );
\i_fu_62[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln15_fu_104_p2,
      I1 => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => \i_fu_62[30]_i_2_n_0\
    );
\i_fu_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(0),
      Q => \i_fu_62_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(10),
      Q => \i_fu_62_reg_n_0_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(11),
      Q => \i_fu_62_reg_n_0_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(12),
      Q => \i_fu_62_reg_n_0_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(13),
      Q => \i_fu_62_reg_n_0_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(14),
      Q => \i_fu_62_reg_n_0_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(15),
      Q => \i_fu_62_reg_n_0_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(16),
      Q => \i_fu_62_reg_n_0_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(17),
      Q => \i_fu_62_reg_n_0_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(18),
      Q => \i_fu_62_reg_n_0_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(19),
      Q => \i_fu_62_reg_n_0_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(1),
      Q => \i_fu_62_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(20),
      Q => \i_fu_62_reg_n_0_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(21),
      Q => \i_fu_62_reg_n_0_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(22),
      Q => \i_fu_62_reg_n_0_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(23),
      Q => \i_fu_62_reg_n_0_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(24),
      Q => \i_fu_62_reg_n_0_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(25),
      Q => \i_fu_62_reg_n_0_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(26),
      Q => \i_fu_62_reg_n_0_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(27),
      Q => \i_fu_62_reg_n_0_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(28),
      Q => \i_fu_62_reg_n_0_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(29),
      Q => \i_fu_62_reg_n_0_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(2),
      Q => \i_fu_62_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(30),
      Q => \i_fu_62_reg_n_0_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(3),
      Q => \i_fu_62_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(4),
      Q => \i_fu_62_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(5),
      Q => \i_fu_62_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(6),
      Q => \i_fu_62_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(7),
      Q => \i_fu_62_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(8),
      Q => \i_fu_62_reg_n_0_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\i_fu_62_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \i_fu_62[30]_i_2_n_0\,
      D => add_ln15_fu_110_p2(9),
      Q => \i_fu_62_reg_n_0_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
icmp_ln15_fu_104_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln15_fu_104_p2_carry_n_0,
      CO(2) => icmp_ln15_fu_104_p2_carry_n_1,
      CO(1) => icmp_ln15_fu_104_p2_carry_n_2,
      CO(0) => icmp_ln15_fu_104_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln15_fu_104_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_5,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_6,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_7,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_8
    );
\icmp_ln15_fu_104_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln15_fu_104_p2_carry_n_0,
      CO(3) => \icmp_ln15_fu_104_p2_carry__0_n_0\,
      CO(2) => \icmp_ln15_fu_104_p2_carry__0_n_1\,
      CO(1) => \icmp_ln15_fu_104_p2_carry__0_n_2\,
      CO(0) => \icmp_ln15_fu_104_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln15_fu_104_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_43
    );
\icmp_ln15_fu_104_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln15_fu_104_p2_carry__0_n_0\,
      CO(3) => \NLW_icmp_ln15_fu_104_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln15_fu_104_p2,
      CO(1) => \icmp_ln15_fu_104_p2_carry__1_n_2\,
      CO(0) => \icmp_ln15_fu_104_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln15_fu_104_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => flow_control_loop_pipe_sequential_init_U_n_0,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_1,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_2
    );
\icmp_ln15_reg_142[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEA200A2A2"
    )
        port map (
      I0 => icmp_ln15_fu_104_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => gmem0_WREADY,
      I3 => buf_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln15_reg_142_reg_n_0_[0]\,
      O => \icmp_ln15_reg_142[0]_i_1_n_0\
    );
\icmp_ln15_reg_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \icmp_ln15_reg_142[0]_i_1_n_0\,
      Q => \icmp_ln15_reg_142_reg_n_0_[0]\,
      R => '0'
    );
\mOutPtr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAA6AAA6AAAAA"
    )
        port map (
      I0 => pop,
      I1 => gmem0_WREADY,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[6]\(1),
      I5 => \ap_CS_fsm_reg[6]\(0),
      O => full_n_reg_0(0)
    );
\mOutPtr[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\(0),
      I1 => \ap_CS_fsm_reg[6]\(1),
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => gmem0_WREADY,
      I5 => pop,
      O => mOutPtr18_out
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => \^dout_vld_reg\,
      O => axi_reset_m_n_0
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D0DD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => gmem0_WREADY,
      I2 => buf_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln15_reg_142_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\(0),
      I1 => \ap_CS_fsm_reg[6]\(1),
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => gmem0_WREADY,
      O => WEBWE(0)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AAFFFFFFFF"
    )
        port map (
      I0 => buf_empty_n,
      I1 => \ap_CS_fsm_reg[6]\(1),
      I2 => \icmp_ln15_reg_142_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => empty_n,
      O => \^dout_vld_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_getinstream is
  port (
    din : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    getinstream_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_clk_m : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_fu_168_p2_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_fu_168_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_fu_168_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_fu_168_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_len_V_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_fu_237_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_fu_237_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_fu_237_p2_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_fu_237_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_reg_284_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_reg_284_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_reg_284_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1073_1_reg_284_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    as_ad_tvalid : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    int_ap_ready_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[7]\ : in STD_LOGIC;
    buf_full_n : in STD_LOGIC;
    count_full_n : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    getinstream_U0_sts_clear : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_2\ : in STD_LOGIC;
    s2m_len_c_full_n : in STD_LOGIC;
    as_ad_tlast : in STD_LOGIC;
    \empty_reg_167_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_A_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_getinstream : entity is "ladmatr_getinstream";
end design_1_ps_axil_0_0_ladmatr_getinstream;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_getinstream is
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal and_ln47_1_fu_186_p2 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_sig_allocacmp_in_len_V_load_12 : STD_LOGIC;
  signal empty_reg_167 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg : STD_LOGIC;
  signal grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_68 : STD_LOGIC;
  signal grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_77 : STD_LOGIC;
  signal icmp_ln1065_fu_174_p2 : STD_LOGIC;
  signal icmp_ln1073_fu_168_p2 : STD_LOGIC;
  signal inStreamTop_TLAST_int_regslice : STD_LOGIC;
  signal inStreamTop_TREADY_int_regslice : STD_LOGIC;
  signal in_len_V0 : STD_LOGIC;
  signal in_len_V00_out : STD_LOGIC;
  signal matched : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal regslice_both_inStreamTop_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_64 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_65 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_66 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_67 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_68 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_69 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_70 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_71 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_72 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_73 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_74 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_75 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_76 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_77 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_78 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_79 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_80 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_81 : STD_LOGIC;
  signal regslice_both_inStreamTop_V_data_V_U_n_82 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
  \out\(31 downto 0) <= \^out\(31 downto 0);
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \ap_CS_fsm_reg[0]_1\,
      I2 => int_ap_ready_reg,
      I3 => \ap_CS_fsm_reg[0]_2\,
      I4 => s2m_len_c_full_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => D(0),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => SS(0)
    );
\empty_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(0),
      Q => empty_reg_167(0),
      R => '0'
    );
\empty_reg_167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(10),
      Q => empty_reg_167(10),
      R => '0'
    );
\empty_reg_167_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(11),
      Q => empty_reg_167(11),
      R => '0'
    );
\empty_reg_167_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(12),
      Q => empty_reg_167(12),
      R => '0'
    );
\empty_reg_167_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(13),
      Q => empty_reg_167(13),
      R => '0'
    );
\empty_reg_167_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(14),
      Q => empty_reg_167(14),
      R => '0'
    );
\empty_reg_167_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(15),
      Q => empty_reg_167(15),
      R => '0'
    );
\empty_reg_167_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(16),
      Q => empty_reg_167(16),
      R => '0'
    );
\empty_reg_167_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(17),
      Q => empty_reg_167(17),
      R => '0'
    );
\empty_reg_167_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(18),
      Q => empty_reg_167(18),
      R => '0'
    );
\empty_reg_167_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(19),
      Q => empty_reg_167(19),
      R => '0'
    );
\empty_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(1),
      Q => empty_reg_167(1),
      R => '0'
    );
\empty_reg_167_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(20),
      Q => empty_reg_167(20),
      R => '0'
    );
\empty_reg_167_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(21),
      Q => empty_reg_167(21),
      R => '0'
    );
\empty_reg_167_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(22),
      Q => empty_reg_167(22),
      R => '0'
    );
\empty_reg_167_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(23),
      Q => empty_reg_167(23),
      R => '0'
    );
\empty_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(2),
      Q => empty_reg_167(2),
      R => '0'
    );
\empty_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(3),
      Q => empty_reg_167(3),
      R => '0'
    );
\empty_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(4),
      Q => empty_reg_167(4),
      R => '0'
    );
\empty_reg_167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(5),
      Q => empty_reg_167(5),
      R => '0'
    );
\empty_reg_167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(6),
      Q => empty_reg_167(6),
      R => '0'
    );
\empty_reg_167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(7),
      Q => empty_reg_167(7),
      R => '0'
    );
\empty_reg_167_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(8),
      Q => empty_reg_167(8),
      R => '0'
    );
\empty_reg_167_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \empty_reg_167_reg[23]_0\(9),
      Q => empty_reg_167(9),
      R => '0'
    );
grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118: entity work.design_1_ps_axil_0_0_ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1
     port map (
      CO(0) => icmp_ln1073_fu_168_p2,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      DI(3 downto 0) => DI(3 downto 0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SS(0) => SS(0),
      WEBWE(0) => WEBWE(0),
      and_ln47_1_fu_186_p2 => and_ln47_1_fu_186_p2,
      \ap_CS_fsm_reg[1]\ => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_77,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\(2) => \^ap_cs_fsm_reg[3]_0\(1),
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[3]_0\ => \^b_v_data_1_state_reg[0]\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_sig_allocacmp_in_len_V_load_12 => ap_sig_allocacmp_in_len_V_load_12,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      buf_full_n => buf_full_n,
      count_full_n => count_full_n,
      din(32 downto 0) => din(32 downto 0),
      \empty_reg_167_reg[21]\(0) => icmp_ln1065_fu_174_p2,
      full_n_reg => full_n_reg,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_68,
      \icmp_ln1065_fu_174_p2_carry__0_0\(3) => regslice_both_inStreamTop_V_data_V_U_n_10,
      \icmp_ln1065_fu_174_p2_carry__0_0\(2) => regslice_both_inStreamTop_V_data_V_U_n_11,
      \icmp_ln1065_fu_174_p2_carry__0_0\(1) => regslice_both_inStreamTop_V_data_V_U_n_12,
      \icmp_ln1065_fu_174_p2_carry__0_0\(0) => regslice_both_inStreamTop_V_data_V_U_n_13,
      \icmp_ln1073_1_fu_237_p2_carry__0_0\(3 downto 0) => \icmp_ln1073_1_fu_237_p2_carry__0\(3 downto 0),
      \icmp_ln1073_1_fu_237_p2_carry__0_1\(3 downto 0) => \icmp_ln1073_1_fu_237_p2_carry__0_0\(3 downto 0),
      \icmp_ln1073_1_fu_237_p2_carry__1_0\(3 downto 0) => \icmp_ln1073_1_fu_237_p2_carry__1\(3 downto 0),
      \icmp_ln1073_1_fu_237_p2_carry__1_1\(3 downto 0) => \icmp_ln1073_1_fu_237_p2_carry__1_0\(3 downto 0),
      \icmp_ln1073_1_reg_284_reg[0]_0\(3 downto 0) => \icmp_ln1073_1_reg_284_reg[0]\(3 downto 0),
      \icmp_ln1073_1_reg_284_reg[0]_1\(3 downto 0) => \icmp_ln1073_1_reg_284_reg[0]_0\(3 downto 0),
      \icmp_ln1073_1_reg_284_reg[0]_2\(3 downto 0) => \icmp_ln1073_1_reg_284_reg[0]_1\(3 downto 0),
      \icmp_ln1073_1_reg_284_reg[0]_3\(3 downto 0) => \icmp_ln1073_1_reg_284_reg[0]_2\(3 downto 0),
      \icmp_ln1073_fu_168_p2_carry__1_0\(3 downto 0) => \icmp_ln1073_fu_168_p2_carry__1\(3 downto 0),
      \icmp_ln1073_fu_168_p2_carry__1_1\(3 downto 0) => \icmp_ln1073_fu_168_p2_carry__1_0\(3 downto 0),
      \icmp_ln1073_fu_168_p2_carry__2_0\(3 downto 0) => \icmp_ln1073_fu_168_p2_carry__2\(3 downto 0),
      \icmp_ln1073_fu_168_p2_carry__2_1\(3 downto 0) => \icmp_ln1073_fu_168_p2_carry__2_0\(3 downto 0),
      inStreamTop_TLAST_int_regslice => inStreamTop_TLAST_int_regslice,
      in_len_V00_out => in_len_V00_out,
      \in_len_V_reg[0]\(3 downto 0) => \in_len_V_reg[0]_0\(3 downto 0),
      \in_len_V_reg[0]_0\(3 downto 0) => \in_len_V_reg[0]_1\(3 downto 0),
      \in_len_V_reg[0]_1\(3) => regslice_both_inStreamTop_V_data_V_U_n_46,
      \in_len_V_reg[0]_1\(2) => regslice_both_inStreamTop_V_data_V_U_n_47,
      \in_len_V_reg[0]_1\(1) => regslice_both_inStreamTop_V_data_V_U_n_48,
      \in_len_V_reg[0]_1\(0) => regslice_both_inStreamTop_V_data_V_U_n_49,
      \mOutPtr[3]_i_4\ => regslice_both_inStreamTop_V_data_V_U_n_50,
      \mOutPtr_reg[7]\ => \mOutPtr_reg[7]\,
      matched => matched,
      shiftReg_ce => shiftReg_ce,
      \tmp_data_V_reg_262_reg[31]_0\(31) => regslice_both_inStreamTop_V_data_V_U_n_14,
      \tmp_data_V_reg_262_reg[31]_0\(30) => regslice_both_inStreamTop_V_data_V_U_n_15,
      \tmp_data_V_reg_262_reg[31]_0\(29) => regslice_both_inStreamTop_V_data_V_U_n_16,
      \tmp_data_V_reg_262_reg[31]_0\(28) => regslice_both_inStreamTop_V_data_V_U_n_17,
      \tmp_data_V_reg_262_reg[31]_0\(27) => regslice_both_inStreamTop_V_data_V_U_n_18,
      \tmp_data_V_reg_262_reg[31]_0\(26) => regslice_both_inStreamTop_V_data_V_U_n_19,
      \tmp_data_V_reg_262_reg[31]_0\(25) => regslice_both_inStreamTop_V_data_V_U_n_20,
      \tmp_data_V_reg_262_reg[31]_0\(24) => regslice_both_inStreamTop_V_data_V_U_n_21,
      \tmp_data_V_reg_262_reg[31]_0\(23) => regslice_both_inStreamTop_V_data_V_U_n_22,
      \tmp_data_V_reg_262_reg[31]_0\(22) => regslice_both_inStreamTop_V_data_V_U_n_23,
      \tmp_data_V_reg_262_reg[31]_0\(21) => regslice_both_inStreamTop_V_data_V_U_n_24,
      \tmp_data_V_reg_262_reg[31]_0\(20) => regslice_both_inStreamTop_V_data_V_U_n_25,
      \tmp_data_V_reg_262_reg[31]_0\(19) => regslice_both_inStreamTop_V_data_V_U_n_26,
      \tmp_data_V_reg_262_reg[31]_0\(18) => regslice_both_inStreamTop_V_data_V_U_n_27,
      \tmp_data_V_reg_262_reg[31]_0\(17) => regslice_both_inStreamTop_V_data_V_U_n_28,
      \tmp_data_V_reg_262_reg[31]_0\(16) => regslice_both_inStreamTop_V_data_V_U_n_29,
      \tmp_data_V_reg_262_reg[31]_0\(15) => regslice_both_inStreamTop_V_data_V_U_n_30,
      \tmp_data_V_reg_262_reg[31]_0\(14) => regslice_both_inStreamTop_V_data_V_U_n_31,
      \tmp_data_V_reg_262_reg[31]_0\(13) => regslice_both_inStreamTop_V_data_V_U_n_32,
      \tmp_data_V_reg_262_reg[31]_0\(12) => regslice_both_inStreamTop_V_data_V_U_n_33,
      \tmp_data_V_reg_262_reg[31]_0\(11) => regslice_both_inStreamTop_V_data_V_U_n_34,
      \tmp_data_V_reg_262_reg[31]_0\(10) => regslice_both_inStreamTop_V_data_V_U_n_35,
      \tmp_data_V_reg_262_reg[31]_0\(9) => regslice_both_inStreamTop_V_data_V_U_n_36,
      \tmp_data_V_reg_262_reg[31]_0\(8) => regslice_both_inStreamTop_V_data_V_U_n_37,
      \tmp_data_V_reg_262_reg[31]_0\(7) => regslice_both_inStreamTop_V_data_V_U_n_38,
      \tmp_data_V_reg_262_reg[31]_0\(6) => regslice_both_inStreamTop_V_data_V_U_n_39,
      \tmp_data_V_reg_262_reg[31]_0\(5) => regslice_both_inStreamTop_V_data_V_U_n_40,
      \tmp_data_V_reg_262_reg[31]_0\(4) => regslice_both_inStreamTop_V_data_V_U_n_41,
      \tmp_data_V_reg_262_reg[31]_0\(3) => regslice_both_inStreamTop_V_data_V_U_n_42,
      \tmp_data_V_reg_262_reg[31]_0\(2) => regslice_both_inStreamTop_V_data_V_U_n_43,
      \tmp_data_V_reg_262_reg[31]_0\(1) => regslice_both_inStreamTop_V_data_V_U_n_44,
      \tmp_data_V_reg_262_reg[31]_0\(0) => regslice_both_inStreamTop_V_data_V_U_n_45
    );
grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_77,
      Q => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      R => SS(0)
    );
\in_len_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_54,
      Q => \^out\(0),
      R => in_len_V0
    );
\in_len_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_60,
      Q => \^out\(10),
      R => in_len_V0
    );
\in_len_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_59,
      Q => \^out\(11),
      R => in_len_V0
    );
\in_len_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_66,
      Q => \^out\(12),
      R => in_len_V0
    );
\in_len_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_65,
      Q => \^out\(13),
      R => in_len_V0
    );
\in_len_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_64,
      Q => \^out\(14),
      R => in_len_V0
    );
\in_len_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_63,
      Q => \^out\(15),
      R => in_len_V0
    );
\in_len_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_70,
      Q => \^out\(16),
      R => in_len_V0
    );
\in_len_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_69,
      Q => \^out\(17),
      R => in_len_V0
    );
\in_len_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_68,
      Q => \^out\(18),
      R => in_len_V0
    );
\in_len_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_67,
      Q => \^out\(19),
      R => in_len_V0
    );
\in_len_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_53,
      Q => \^out\(1),
      R => in_len_V0
    );
\in_len_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_74,
      Q => \^out\(20),
      R => in_len_V0
    );
\in_len_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_73,
      Q => \^out\(21),
      R => in_len_V0
    );
\in_len_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_72,
      Q => \^out\(22),
      R => in_len_V0
    );
\in_len_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_71,
      Q => \^out\(23),
      R => in_len_V0
    );
\in_len_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_78,
      Q => \^out\(24),
      R => in_len_V0
    );
\in_len_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_77,
      Q => \^out\(25),
      R => in_len_V0
    );
\in_len_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_76,
      Q => \^out\(26),
      R => in_len_V0
    );
\in_len_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_75,
      Q => \^out\(27),
      R => in_len_V0
    );
\in_len_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_82,
      Q => \^out\(28),
      R => in_len_V0
    );
\in_len_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_81,
      Q => \^out\(29),
      R => in_len_V0
    );
\in_len_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_52,
      Q => \^out\(2),
      R => in_len_V0
    );
\in_len_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_80,
      Q => \^out\(30),
      R => in_len_V0
    );
\in_len_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_79,
      Q => \^out\(31),
      R => in_len_V0
    );
\in_len_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_51,
      Q => \^out\(3),
      R => in_len_V0
    );
\in_len_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_58,
      Q => \^out\(4),
      R => in_len_V0
    );
\in_len_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_57,
      Q => \^out\(5),
      R => in_len_V0
    );
\in_len_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_56,
      Q => \^out\(6),
      R => in_len_V0
    );
\in_len_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_55,
      Q => \^out\(7),
      R => in_len_V0
    );
\in_len_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_62,
      Q => \^out\(8),
      R => in_len_V0
    );
\in_len_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => in_len_V00_out,
      D => regslice_both_inStreamTop_V_data_V_U_n_61,
      Q => \^out\(9),
      R => in_len_V0
    );
\matched_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => regslice_both_inStreamTop_V_data_V_U_n_3,
      Q => matched,
      R => '0'
    );
regslice_both_inStreamTop_V_data_V_U: entity work.design_1_ps_axil_0_0_ladmatr_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[31]_0\(31 downto 0) => \B_V_data_1_payload_A_reg[31]\(31 downto 0),
      \B_V_data_1_payload_B_reg[31]_0\(31) => regslice_both_inStreamTop_V_data_V_U_n_14,
      \B_V_data_1_payload_B_reg[31]_0\(30) => regslice_both_inStreamTop_V_data_V_U_n_15,
      \B_V_data_1_payload_B_reg[31]_0\(29) => regslice_both_inStreamTop_V_data_V_U_n_16,
      \B_V_data_1_payload_B_reg[31]_0\(28) => regslice_both_inStreamTop_V_data_V_U_n_17,
      \B_V_data_1_payload_B_reg[31]_0\(27) => regslice_both_inStreamTop_V_data_V_U_n_18,
      \B_V_data_1_payload_B_reg[31]_0\(26) => regslice_both_inStreamTop_V_data_V_U_n_19,
      \B_V_data_1_payload_B_reg[31]_0\(25) => regslice_both_inStreamTop_V_data_V_U_n_20,
      \B_V_data_1_payload_B_reg[31]_0\(24) => regslice_both_inStreamTop_V_data_V_U_n_21,
      \B_V_data_1_payload_B_reg[31]_0\(23) => regslice_both_inStreamTop_V_data_V_U_n_22,
      \B_V_data_1_payload_B_reg[31]_0\(22) => regslice_both_inStreamTop_V_data_V_U_n_23,
      \B_V_data_1_payload_B_reg[31]_0\(21) => regslice_both_inStreamTop_V_data_V_U_n_24,
      \B_V_data_1_payload_B_reg[31]_0\(20) => regslice_both_inStreamTop_V_data_V_U_n_25,
      \B_V_data_1_payload_B_reg[31]_0\(19) => regslice_both_inStreamTop_V_data_V_U_n_26,
      \B_V_data_1_payload_B_reg[31]_0\(18) => regslice_both_inStreamTop_V_data_V_U_n_27,
      \B_V_data_1_payload_B_reg[31]_0\(17) => regslice_both_inStreamTop_V_data_V_U_n_28,
      \B_V_data_1_payload_B_reg[31]_0\(16) => regslice_both_inStreamTop_V_data_V_U_n_29,
      \B_V_data_1_payload_B_reg[31]_0\(15) => regslice_both_inStreamTop_V_data_V_U_n_30,
      \B_V_data_1_payload_B_reg[31]_0\(14) => regslice_both_inStreamTop_V_data_V_U_n_31,
      \B_V_data_1_payload_B_reg[31]_0\(13) => regslice_both_inStreamTop_V_data_V_U_n_32,
      \B_V_data_1_payload_B_reg[31]_0\(12) => regslice_both_inStreamTop_V_data_V_U_n_33,
      \B_V_data_1_payload_B_reg[31]_0\(11) => regslice_both_inStreamTop_V_data_V_U_n_34,
      \B_V_data_1_payload_B_reg[31]_0\(10) => regslice_both_inStreamTop_V_data_V_U_n_35,
      \B_V_data_1_payload_B_reg[31]_0\(9) => regslice_both_inStreamTop_V_data_V_U_n_36,
      \B_V_data_1_payload_B_reg[31]_0\(8) => regslice_both_inStreamTop_V_data_V_U_n_37,
      \B_V_data_1_payload_B_reg[31]_0\(7) => regslice_both_inStreamTop_V_data_V_U_n_38,
      \B_V_data_1_payload_B_reg[31]_0\(6) => regslice_both_inStreamTop_V_data_V_U_n_39,
      \B_V_data_1_payload_B_reg[31]_0\(5) => regslice_both_inStreamTop_V_data_V_U_n_40,
      \B_V_data_1_payload_B_reg[31]_0\(4) => regslice_both_inStreamTop_V_data_V_U_n_41,
      \B_V_data_1_payload_B_reg[31]_0\(3) => regslice_both_inStreamTop_V_data_V_U_n_42,
      \B_V_data_1_payload_B_reg[31]_0\(2) => regslice_both_inStreamTop_V_data_V_U_n_43,
      \B_V_data_1_payload_B_reg[31]_0\(1) => regslice_both_inStreamTop_V_data_V_U_n_44,
      \B_V_data_1_payload_B_reg[31]_0\(0) => regslice_both_inStreamTop_V_data_V_U_n_45,
      \B_V_data_1_state_reg[0]_0\ => \^b_v_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      \B_V_data_1_state_reg[1]_1\ => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_68,
      CO(0) => icmp_ln1073_fu_168_p2,
      D(0) => ap_NS_fsm(0),
      DI(0) => \^out\(0),
      O(3) => regslice_both_inStreamTop_V_data_V_U_n_51,
      O(2) => regslice_both_inStreamTop_V_data_V_U_n_52,
      O(1) => regslice_both_inStreamTop_V_data_V_U_n_53,
      O(0) => regslice_both_inStreamTop_V_data_V_U_n_54,
      Q(2) => \^ap_cs_fsm_reg[3]_0\(1),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^ap_cs_fsm_reg[3]_0\(0),
      SS(0) => SS(0),
      and_ln47_1_fu_186_p2 => and_ln47_1_fu_186_p2,
      \and_ln47_1_reg_276_reg[0]\(0) => icmp_ln1065_fu_174_p2,
      \ap_CS_fsm_reg[0]\ => \^ap_cs_fsm_reg[0]_0\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_sig_allocacmp_in_len_V_load_12 => ap_sig_allocacmp_in_len_V_load_12,
      ap_sync_ready => ap_sync_ready,
      as_ad_tvalid => as_ad_tvalid,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      \empty_reg_167_reg[21]\(3) => regslice_both_inStreamTop_V_data_V_U_n_46,
      \empty_reg_167_reg[21]\(2) => regslice_both_inStreamTop_V_data_V_U_n_47,
      \empty_reg_167_reg[21]\(1) => regslice_both_inStreamTop_V_data_V_U_n_48,
      \empty_reg_167_reg[21]\(0) => regslice_both_inStreamTop_V_data_V_U_n_49,
      \empty_reg_167_reg[9]\(3) => regslice_both_inStreamTop_V_data_V_U_n_10,
      \empty_reg_167_reg[9]\(2) => regslice_both_inStreamTop_V_data_V_U_n_11,
      \empty_reg_167_reg[9]\(1) => regslice_both_inStreamTop_V_data_V_U_n_12,
      \empty_reg_167_reg[9]\(0) => regslice_both_inStreamTop_V_data_V_U_n_13,
      getinstream_U0_ap_ready => getinstream_U0_ap_ready,
      getinstream_U0_sts_clear => getinstream_U0_sts_clear,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg => regslice_both_inStreamTop_V_data_V_U_n_50,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31 downto 0),
      \icmp_ln1065_fu_174_p2_carry__0\(23 downto 0) => empty_reg_167(23 downto 0),
      inStreamTop_TREADY_int_regslice => inStreamTop_TREADY_int_regslice,
      in_len_V0 => in_len_V0,
      \in_len_V_reg[11]\(3) => regslice_both_inStreamTop_V_data_V_U_n_59,
      \in_len_V_reg[11]\(2) => regslice_both_inStreamTop_V_data_V_U_n_60,
      \in_len_V_reg[11]\(1) => regslice_both_inStreamTop_V_data_V_U_n_61,
      \in_len_V_reg[11]\(0) => regslice_both_inStreamTop_V_data_V_U_n_62,
      \in_len_V_reg[15]\(3) => regslice_both_inStreamTop_V_data_V_U_n_63,
      \in_len_V_reg[15]\(2) => regslice_both_inStreamTop_V_data_V_U_n_64,
      \in_len_V_reg[15]\(1) => regslice_both_inStreamTop_V_data_V_U_n_65,
      \in_len_V_reg[15]\(0) => regslice_both_inStreamTop_V_data_V_U_n_66,
      \in_len_V_reg[19]\(3) => regslice_both_inStreamTop_V_data_V_U_n_67,
      \in_len_V_reg[19]\(2) => regslice_both_inStreamTop_V_data_V_U_n_68,
      \in_len_V_reg[19]\(1) => regslice_both_inStreamTop_V_data_V_U_n_69,
      \in_len_V_reg[19]\(0) => regslice_both_inStreamTop_V_data_V_U_n_70,
      \in_len_V_reg[23]\(3) => regslice_both_inStreamTop_V_data_V_U_n_71,
      \in_len_V_reg[23]\(2) => regslice_both_inStreamTop_V_data_V_U_n_72,
      \in_len_V_reg[23]\(1) => regslice_both_inStreamTop_V_data_V_U_n_73,
      \in_len_V_reg[23]\(0) => regslice_both_inStreamTop_V_data_V_U_n_74,
      \in_len_V_reg[27]\(3) => regslice_both_inStreamTop_V_data_V_U_n_75,
      \in_len_V_reg[27]\(2) => regslice_both_inStreamTop_V_data_V_U_n_76,
      \in_len_V_reg[27]\(1) => regslice_both_inStreamTop_V_data_V_U_n_77,
      \in_len_V_reg[27]\(0) => regslice_both_inStreamTop_V_data_V_U_n_78,
      \in_len_V_reg[31]\(3) => regslice_both_inStreamTop_V_data_V_U_n_79,
      \in_len_V_reg[31]\(2) => regslice_both_inStreamTop_V_data_V_U_n_80,
      \in_len_V_reg[31]\(1) => regslice_both_inStreamTop_V_data_V_U_n_81,
      \in_len_V_reg[31]\(0) => regslice_both_inStreamTop_V_data_V_U_n_82,
      \in_len_V_reg[7]\(3) => regslice_both_inStreamTop_V_data_V_U_n_55,
      \in_len_V_reg[7]\(2) => regslice_both_inStreamTop_V_data_V_U_n_56,
      \in_len_V_reg[7]\(1) => regslice_both_inStreamTop_V_data_V_U_n_57,
      \in_len_V_reg[7]\(0) => regslice_both_inStreamTop_V_data_V_U_n_58,
      int_ap_ready_reg => int_ap_ready_reg,
      int_ap_ready_reg_0 => int_ap_ready_reg_0,
      int_ap_ready_reg_1 => int_ap_ready_reg_1,
      matched => matched,
      \matched_reg[0]\ => regslice_both_inStreamTop_V_data_V_U_n_3,
      \out\(30 downto 0) => \^out\(31 downto 1)
    );
regslice_both_inStreamTop_V_last_V_U: entity work.\design_1_ps_axil_0_0_ladmatr_regslice_both__parameterized2\
     port map (
      B_V_data_1_sel_rd_reg_0 => \^b_v_data_1_state_reg[0]\,
      B_V_data_1_sel_rd_reg_1 => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_68,
      Q(1) => \^ap_cs_fsm_reg[3]_0\(1),
      Q(0) => ap_CS_fsm_state3,
      SS(0) => SS(0),
      as_ad_tlast => as_ad_tlast,
      as_ad_tvalid => as_ad_tvalid,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      inStreamTop_TLAST_int_regslice => inStreamTop_TLAST_int_regslice,
      inStreamTop_TREADY_int_regslice => inStreamTop_TREADY_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_store is
  port (
    wrsp_type : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    gmem0_WREADY : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \resp_ready__1\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 91 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    axi_clk_m : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \raddr_reg_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AWREADY_Dummy : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    need_wrsp : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 93 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_store : entity is "ladmatr_gmem0_m_axi_store";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_store;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_store is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal fifo_wreq_n_100 : STD_LOGIC;
  signal fifo_wreq_n_101 : STD_LOGIC;
  signal fifo_wreq_n_102 : STD_LOGIC;
  signal fifo_wreq_n_103 : STD_LOGIC;
  signal fifo_wreq_n_104 : STD_LOGIC;
  signal fifo_wreq_n_105 : STD_LOGIC;
  signal fifo_wreq_n_106 : STD_LOGIC;
  signal fifo_wreq_n_107 : STD_LOGIC;
  signal fifo_wreq_n_108 : STD_LOGIC;
  signal fifo_wreq_n_109 : STD_LOGIC;
  signal fifo_wreq_n_110 : STD_LOGIC;
  signal fifo_wreq_n_111 : STD_LOGIC;
  signal fifo_wreq_n_112 : STD_LOGIC;
  signal fifo_wreq_n_113 : STD_LOGIC;
  signal fifo_wreq_n_114 : STD_LOGIC;
  signal fifo_wreq_n_115 : STD_LOGIC;
  signal fifo_wreq_n_116 : STD_LOGIC;
  signal fifo_wreq_n_117 : STD_LOGIC;
  signal fifo_wreq_n_118 : STD_LOGIC;
  signal fifo_wreq_n_119 : STD_LOGIC;
  signal fifo_wreq_n_120 : STD_LOGIC;
  signal fifo_wreq_n_121 : STD_LOGIC;
  signal fifo_wreq_n_122 : STD_LOGIC;
  signal fifo_wreq_n_123 : STD_LOGIC;
  signal fifo_wreq_n_124 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_82 : STD_LOGIC;
  signal fifo_wreq_n_83 : STD_LOGIC;
  signal fifo_wreq_n_84 : STD_LOGIC;
  signal fifo_wreq_n_85 : STD_LOGIC;
  signal fifo_wreq_n_86 : STD_LOGIC;
  signal fifo_wreq_n_87 : STD_LOGIC;
  signal fifo_wreq_n_88 : STD_LOGIC;
  signal fifo_wreq_n_89 : STD_LOGIC;
  signal fifo_wreq_n_90 : STD_LOGIC;
  signal fifo_wreq_n_91 : STD_LOGIC;
  signal fifo_wreq_n_92 : STD_LOGIC;
  signal fifo_wreq_n_93 : STD_LOGIC;
  signal fifo_wreq_n_94 : STD_LOGIC;
  signal fifo_wreq_n_95 : STD_LOGIC;
  signal fifo_wreq_n_96 : STD_LOGIC;
  signal fifo_wreq_n_97 : STD_LOGIC;
  signal fifo_wreq_n_98 : STD_LOGIC;
  signal fifo_wreq_n_99 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal \push__0\ : STD_LOGIC;
  signal tmp_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \tmp_len0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__4_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__4_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__4_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__4_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__5_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__5_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__5_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__5_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__6_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__6_n_3\ : STD_LOGIC;
  signal tmp_len0_carry_n_0 : STD_LOGIC;
  signal tmp_len0_carry_n_1 : STD_LOGIC;
  signal tmp_len0_carry_n_2 : STD_LOGIC;
  signal tmp_len0_carry_n_3 : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal valid_length : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wreq_valid : STD_LOGIC;
  signal wrsp_ready : STD_LOGIC;
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_len0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_len0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_len0_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_len0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_len0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_len0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_len0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_len0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_len0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_len0_carry__6\ : label is 35;
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  ursp_ready <= \^ursp_ready\;
buff_wdata: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized0\
     port map (
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      WVALID_Dummy => WVALID_Dummy,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      din(31 downto 0) => din(31 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      dout_vld_reg_0 => dout_vld_reg_0,
      empty_n_reg_0 => empty_n_reg,
      full_n_reg_0 => full_n_reg_0,
      gmem0_WREADY => gmem0_WREADY,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]\(0),
      mem_reg => mem_reg,
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => mem_reg_1,
      \raddr_reg_reg[5]\ => \raddr_reg_reg[5]\
    );
\data_p2[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => AWREADY_Dummy,
      O => E(0)
    );
fifo_wreq: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      Q(0) => Q(0),
      S(3) => fifo_wreq_n_94,
      S(2) => fifo_wreq_n_95,
      S(1) => fifo_wreq_n_96,
      S(0) => fifo_wreq_n_97,
      SR(0) => SR(0),
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      \dout_reg[66]\(2) => fifo_wreq_n_102,
      \dout_reg[66]\(1) => fifo_wreq_n_103,
      \dout_reg[66]\(0) => fifo_wreq_n_104,
      \dout_reg[70]\(3) => fifo_wreq_n_98,
      \dout_reg[70]\(2) => fifo_wreq_n_99,
      \dout_reg[70]\(1) => fifo_wreq_n_100,
      \dout_reg[70]\(0) => fifo_wreq_n_101,
      \dout_reg[78]\(3) => fifo_wreq_n_105,
      \dout_reg[78]\(2) => fifo_wreq_n_106,
      \dout_reg[78]\(1) => fifo_wreq_n_107,
      \dout_reg[78]\(0) => fifo_wreq_n_108,
      \dout_reg[82]\(3) => fifo_wreq_n_109,
      \dout_reg[82]\(2) => fifo_wreq_n_110,
      \dout_reg[82]\(1) => fifo_wreq_n_111,
      \dout_reg[82]\(0) => fifo_wreq_n_112,
      \dout_reg[86]\(3) => fifo_wreq_n_113,
      \dout_reg[86]\(2) => fifo_wreq_n_114,
      \dout_reg[86]\(1) => fifo_wreq_n_115,
      \dout_reg[86]\(0) => fifo_wreq_n_116,
      \dout_reg[90]\(3) => fifo_wreq_n_117,
      \dout_reg[90]\(2) => fifo_wreq_n_118,
      \dout_reg[90]\(1) => fifo_wreq_n_119,
      \dout_reg[90]\(0) => fifo_wreq_n_120,
      \dout_reg[92]\(90 downto 62) => wreq_len(28 downto 0),
      \dout_reg[92]\(61) => fifo_wreq_n_32,
      \dout_reg[92]\(60) => fifo_wreq_n_33,
      \dout_reg[92]\(59) => fifo_wreq_n_34,
      \dout_reg[92]\(58) => fifo_wreq_n_35,
      \dout_reg[92]\(57) => fifo_wreq_n_36,
      \dout_reg[92]\(56) => fifo_wreq_n_37,
      \dout_reg[92]\(55) => fifo_wreq_n_38,
      \dout_reg[92]\(54) => fifo_wreq_n_39,
      \dout_reg[92]\(53) => fifo_wreq_n_40,
      \dout_reg[92]\(52) => fifo_wreq_n_41,
      \dout_reg[92]\(51) => fifo_wreq_n_42,
      \dout_reg[92]\(50) => fifo_wreq_n_43,
      \dout_reg[92]\(49) => fifo_wreq_n_44,
      \dout_reg[92]\(48) => fifo_wreq_n_45,
      \dout_reg[92]\(47) => fifo_wreq_n_46,
      \dout_reg[92]\(46) => fifo_wreq_n_47,
      \dout_reg[92]\(45) => fifo_wreq_n_48,
      \dout_reg[92]\(44) => fifo_wreq_n_49,
      \dout_reg[92]\(43) => fifo_wreq_n_50,
      \dout_reg[92]\(42) => fifo_wreq_n_51,
      \dout_reg[92]\(41) => fifo_wreq_n_52,
      \dout_reg[92]\(40) => fifo_wreq_n_53,
      \dout_reg[92]\(39) => fifo_wreq_n_54,
      \dout_reg[92]\(38) => fifo_wreq_n_55,
      \dout_reg[92]\(37) => fifo_wreq_n_56,
      \dout_reg[92]\(36) => fifo_wreq_n_57,
      \dout_reg[92]\(35) => fifo_wreq_n_58,
      \dout_reg[92]\(34) => fifo_wreq_n_59,
      \dout_reg[92]\(33) => fifo_wreq_n_60,
      \dout_reg[92]\(32) => fifo_wreq_n_61,
      \dout_reg[92]\(31) => fifo_wreq_n_62,
      \dout_reg[92]\(30) => fifo_wreq_n_63,
      \dout_reg[92]\(29) => fifo_wreq_n_64,
      \dout_reg[92]\(28) => fifo_wreq_n_65,
      \dout_reg[92]\(27) => fifo_wreq_n_66,
      \dout_reg[92]\(26) => fifo_wreq_n_67,
      \dout_reg[92]\(25) => fifo_wreq_n_68,
      \dout_reg[92]\(24) => fifo_wreq_n_69,
      \dout_reg[92]\(23) => fifo_wreq_n_70,
      \dout_reg[92]\(22) => fifo_wreq_n_71,
      \dout_reg[92]\(21) => fifo_wreq_n_72,
      \dout_reg[92]\(20) => fifo_wreq_n_73,
      \dout_reg[92]\(19) => fifo_wreq_n_74,
      \dout_reg[92]\(18) => fifo_wreq_n_75,
      \dout_reg[92]\(17) => fifo_wreq_n_76,
      \dout_reg[92]\(16) => fifo_wreq_n_77,
      \dout_reg[92]\(15) => fifo_wreq_n_78,
      \dout_reg[92]\(14) => fifo_wreq_n_79,
      \dout_reg[92]\(13) => fifo_wreq_n_80,
      \dout_reg[92]\(12) => fifo_wreq_n_81,
      \dout_reg[92]\(11) => fifo_wreq_n_82,
      \dout_reg[92]\(10) => fifo_wreq_n_83,
      \dout_reg[92]\(9) => fifo_wreq_n_84,
      \dout_reg[92]\(8) => fifo_wreq_n_85,
      \dout_reg[92]\(7) => fifo_wreq_n_86,
      \dout_reg[92]\(6) => fifo_wreq_n_87,
      \dout_reg[92]\(5) => fifo_wreq_n_88,
      \dout_reg[92]\(4) => fifo_wreq_n_89,
      \dout_reg[92]\(3) => fifo_wreq_n_90,
      \dout_reg[92]\(2) => fifo_wreq_n_91,
      \dout_reg[92]\(1) => fifo_wreq_n_92,
      \dout_reg[92]\(0) => fifo_wreq_n_93,
      \dout_reg[93]\(2) => fifo_wreq_n_121,
      \dout_reg[93]\(1) => fifo_wreq_n_122,
      \dout_reg[93]\(0) => fifo_wreq_n_123,
      full_n_reg_0 => full_n_reg,
      \in\(93 downto 0) => \in\(93 downto 0),
      next_wreq => next_wreq,
      tmp_valid_reg => fifo_wreq_n_124,
      tmp_valid_reg_0 => \^awvalid_dummy\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      SR(0) => SR(0),
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      \dout_reg[0]\ => wrsp_type,
      dout_vld_reg_0(0) => dout_vld_reg_1(0),
      dout_vld_reg_1 => \^ursp_ready\,
      last_resp => last_resp,
      need_wrsp => need_wrsp,
      next_wreq => next_wreq,
      \push__0\ => \push__0\,
      \resp_ready__1\ => \resp_ready__1\,
      \tmp_addr_reg[63]\ => \^awvalid_dummy\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_85,
      Q => D(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_84,
      Q => D(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_83,
      Q => D(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_82,
      Q => D(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_81,
      Q => D(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_80,
      Q => D(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_79,
      Q => D(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_78,
      Q => D(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_77,
      Q => D(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_76,
      Q => D(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_75,
      Q => D(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_74,
      Q => D(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_73,
      Q => D(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_72,
      Q => D(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_71,
      Q => D(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_70,
      Q => D(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_69,
      Q => D(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_68,
      Q => D(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_67,
      Q => D(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_66,
      Q => D(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_93,
      Q => D(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_65,
      Q => D(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_64,
      Q => D(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_63,
      Q => D(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_62,
      Q => D(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_61,
      Q => D(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_60,
      Q => D(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_59,
      Q => D(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_58,
      Q => D(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_57,
      Q => D(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_56,
      Q => D(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_92,
      Q => D(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_55,
      Q => D(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_54,
      Q => D(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_53,
      Q => D(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_52,
      Q => D(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_51,
      Q => D(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_50,
      Q => D(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_49,
      Q => D(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_48,
      Q => D(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_47,
      Q => D(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_46,
      Q => D(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_91,
      Q => D(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_45,
      Q => D(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_44,
      Q => D(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_43,
      Q => D(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_42,
      Q => D(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_41,
      Q => D(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_40,
      Q => D(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_39,
      Q => D(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_38,
      Q => D(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_37,
      Q => D(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_36,
      Q => D(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_90,
      Q => D(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_35,
      Q => D(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_34,
      Q => D(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_33,
      Q => D(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_32,
      Q => D(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_89,
      Q => D(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_88,
      Q => D(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_87,
      Q => D(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => fifo_wreq_n_86,
      Q => D(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_len0_carry_n_0,
      CO(2) => tmp_len0_carry_n_1,
      CO(1) => tmp_len0_carry_n_2,
      CO(0) => tmp_len0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => wreq_len(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => tmp_len0(4 downto 2),
      O(0) => NLW_tmp_len0_carry_O_UNCONNECTED(0),
      S(3) => fifo_wreq_n_102,
      S(2) => fifo_wreq_n_103,
      S(1) => fifo_wreq_n_104,
      S(0) => '1'
    );
\tmp_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_len0_carry_n_0,
      CO(3) => \tmp_len0_carry__0_n_0\,
      CO(2) => \tmp_len0_carry__0_n_1\,
      CO(1) => \tmp_len0_carry__0_n_2\,
      CO(0) => \tmp_len0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(6 downto 3),
      O(3 downto 0) => tmp_len0(8 downto 5),
      S(3) => fifo_wreq_n_98,
      S(2) => fifo_wreq_n_99,
      S(1) => fifo_wreq_n_100,
      S(0) => fifo_wreq_n_101
    );
\tmp_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__0_n_0\,
      CO(3) => \tmp_len0_carry__1_n_0\,
      CO(2) => \tmp_len0_carry__1_n_1\,
      CO(1) => \tmp_len0_carry__1_n_2\,
      CO(0) => \tmp_len0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(10 downto 7),
      O(3 downto 0) => tmp_len0(12 downto 9),
      S(3) => fifo_wreq_n_94,
      S(2) => fifo_wreq_n_95,
      S(1) => fifo_wreq_n_96,
      S(0) => fifo_wreq_n_97
    );
\tmp_len0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__1_n_0\,
      CO(3) => \tmp_len0_carry__2_n_0\,
      CO(2) => \tmp_len0_carry__2_n_1\,
      CO(1) => \tmp_len0_carry__2_n_2\,
      CO(0) => \tmp_len0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(14 downto 11),
      O(3 downto 0) => tmp_len0(16 downto 13),
      S(3) => fifo_wreq_n_105,
      S(2) => fifo_wreq_n_106,
      S(1) => fifo_wreq_n_107,
      S(0) => fifo_wreq_n_108
    );
\tmp_len0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__2_n_0\,
      CO(3) => \tmp_len0_carry__3_n_0\,
      CO(2) => \tmp_len0_carry__3_n_1\,
      CO(1) => \tmp_len0_carry__3_n_2\,
      CO(0) => \tmp_len0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(18 downto 15),
      O(3 downto 0) => tmp_len0(20 downto 17),
      S(3) => fifo_wreq_n_109,
      S(2) => fifo_wreq_n_110,
      S(1) => fifo_wreq_n_111,
      S(0) => fifo_wreq_n_112
    );
\tmp_len0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__3_n_0\,
      CO(3) => \tmp_len0_carry__4_n_0\,
      CO(2) => \tmp_len0_carry__4_n_1\,
      CO(1) => \tmp_len0_carry__4_n_2\,
      CO(0) => \tmp_len0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(22 downto 19),
      O(3 downto 0) => tmp_len0(24 downto 21),
      S(3) => fifo_wreq_n_113,
      S(2) => fifo_wreq_n_114,
      S(1) => fifo_wreq_n_115,
      S(0) => fifo_wreq_n_116
    );
\tmp_len0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__4_n_0\,
      CO(3) => \tmp_len0_carry__5_n_0\,
      CO(2) => \tmp_len0_carry__5_n_1\,
      CO(1) => \tmp_len0_carry__5_n_2\,
      CO(0) => \tmp_len0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(26 downto 23),
      O(3 downto 0) => tmp_len0(28 downto 25),
      S(3) => fifo_wreq_n_117,
      S(2) => fifo_wreq_n_118,
      S(1) => fifo_wreq_n_119,
      S(0) => fifo_wreq_n_120
    );
\tmp_len0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_tmp_len0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_len0_carry__6_n_2\,
      CO(0) => \tmp_len0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => wreq_len(28 downto 27),
      O(3) => \NLW_tmp_len0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_len0(31 downto 29),
      S(3) => '0',
      S(2) => fifo_wreq_n_121,
      S(1) => fifo_wreq_n_122,
      S(0) => fifo_wreq_n_123
    );
\tmp_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(10),
      Q => D(70),
      R => SR(0)
    );
\tmp_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(11),
      Q => D(71),
      R => SR(0)
    );
\tmp_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(12),
      Q => D(72),
      R => SR(0)
    );
\tmp_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(13),
      Q => D(73),
      R => SR(0)
    );
\tmp_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(14),
      Q => D(74),
      R => SR(0)
    );
\tmp_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(15),
      Q => D(75),
      R => SR(0)
    );
\tmp_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(16),
      Q => D(76),
      R => SR(0)
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(17),
      Q => D(77),
      R => SR(0)
    );
\tmp_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(18),
      Q => D(78),
      R => SR(0)
    );
\tmp_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(19),
      Q => D(79),
      R => SR(0)
    );
\tmp_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(20),
      Q => D(80),
      R => SR(0)
    );
\tmp_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(21),
      Q => D(81),
      R => SR(0)
    );
\tmp_len_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(22),
      Q => D(82),
      R => SR(0)
    );
\tmp_len_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(23),
      Q => D(83),
      R => SR(0)
    );
\tmp_len_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(24),
      Q => D(84),
      R => SR(0)
    );
\tmp_len_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(25),
      Q => D(85),
      R => SR(0)
    );
\tmp_len_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(26),
      Q => D(86),
      R => SR(0)
    );
\tmp_len_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(27),
      Q => D(87),
      R => SR(0)
    );
\tmp_len_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(28),
      Q => D(88),
      R => SR(0)
    );
\tmp_len_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(29),
      Q => D(89),
      R => SR(0)
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(2),
      Q => D(62),
      R => SR(0)
    );
\tmp_len_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(30),
      Q => D(90),
      R => SR(0)
    );
\tmp_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(31),
      Q => D(91),
      R => SR(0)
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(3),
      Q => D(63),
      R => SR(0)
    );
\tmp_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(4),
      Q => D(64),
      R => SR(0)
    );
\tmp_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(5),
      Q => D(65),
      R => SR(0)
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(6),
      Q => D(66),
      R => SR(0)
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(7),
      Q => D(67),
      R => SR(0)
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(8),
      Q => D(68),
      R => SR(0)
    );
\tmp_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => tmp_len0(9),
      Q => D(69),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => fifo_wreq_n_124,
      Q => \^awvalid_dummy\,
      R => SR(0)
    );
user_resp: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized2\
     port map (
      Q(0) => Q(1),
      SR(0) => SR(0),
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      dout_vld_reg_0 => dout_vld_reg,
      p_0_in(0) => p_0_in(0),
      \push__0\ => \push__0\,
      ursp_ready => \^ursp_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_throttle is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy_0 : out STD_LOGIC;
    WREADY_Dummy : out STD_LOGIC;
    axi_reset_m_n_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \last_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_mm_awvalid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ladma_mm_wvalid : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC;
    \data_p1_reg[69]\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    \last_cnt_reg[0]_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \last_cnt_reg[0]_1\ : in STD_LOGIC;
    ladma_mm_awready : in STD_LOGIC;
    \raddr_reg_reg[5]\ : in STD_LOGIC;
    \dout_reg[2]\ : in STD_LOGIC;
    ladma_mm_wready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 67 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 35 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_throttle : entity is "ladmatr_gmem0_m_axi_throttle";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_throttle;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_throttle is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_fifo_n_46 : STD_LOGIC;
  signal data_fifo_n_6 : STD_LOGIC;
  signal flying_req0 : STD_LOGIC;
  signal flying_req_reg_n_0 : STD_LOGIC;
  signal \last_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal last_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \req_en__0\ : STD_LOGIC;
  signal req_fifo_n_10 : STD_LOGIC;
  signal req_fifo_n_11 : STD_LOGIC;
  signal req_fifo_n_12 : STD_LOGIC;
  signal req_fifo_n_13 : STD_LOGIC;
  signal req_fifo_n_14 : STD_LOGIC;
  signal req_fifo_n_15 : STD_LOGIC;
  signal req_fifo_n_16 : STD_LOGIC;
  signal req_fifo_n_17 : STD_LOGIC;
  signal req_fifo_n_18 : STD_LOGIC;
  signal req_fifo_n_19 : STD_LOGIC;
  signal req_fifo_n_20 : STD_LOGIC;
  signal req_fifo_n_21 : STD_LOGIC;
  signal req_fifo_n_22 : STD_LOGIC;
  signal req_fifo_n_23 : STD_LOGIC;
  signal req_fifo_n_24 : STD_LOGIC;
  signal req_fifo_n_25 : STD_LOGIC;
  signal req_fifo_n_26 : STD_LOGIC;
  signal req_fifo_n_27 : STD_LOGIC;
  signal req_fifo_n_28 : STD_LOGIC;
  signal req_fifo_n_29 : STD_LOGIC;
  signal req_fifo_n_3 : STD_LOGIC;
  signal req_fifo_n_30 : STD_LOGIC;
  signal req_fifo_n_31 : STD_LOGIC;
  signal req_fifo_n_32 : STD_LOGIC;
  signal req_fifo_n_33 : STD_LOGIC;
  signal req_fifo_n_34 : STD_LOGIC;
  signal req_fifo_n_35 : STD_LOGIC;
  signal req_fifo_n_36 : STD_LOGIC;
  signal req_fifo_n_37 : STD_LOGIC;
  signal req_fifo_n_38 : STD_LOGIC;
  signal req_fifo_n_39 : STD_LOGIC;
  signal req_fifo_n_4 : STD_LOGIC;
  signal req_fifo_n_40 : STD_LOGIC;
  signal req_fifo_n_41 : STD_LOGIC;
  signal req_fifo_n_42 : STD_LOGIC;
  signal req_fifo_n_43 : STD_LOGIC;
  signal req_fifo_n_44 : STD_LOGIC;
  signal req_fifo_n_45 : STD_LOGIC;
  signal req_fifo_n_46 : STD_LOGIC;
  signal req_fifo_n_47 : STD_LOGIC;
  signal req_fifo_n_48 : STD_LOGIC;
  signal req_fifo_n_49 : STD_LOGIC;
  signal req_fifo_n_5 : STD_LOGIC;
  signal req_fifo_n_50 : STD_LOGIC;
  signal req_fifo_n_51 : STD_LOGIC;
  signal req_fifo_n_52 : STD_LOGIC;
  signal req_fifo_n_53 : STD_LOGIC;
  signal req_fifo_n_54 : STD_LOGIC;
  signal req_fifo_n_55 : STD_LOGIC;
  signal req_fifo_n_56 : STD_LOGIC;
  signal req_fifo_n_57 : STD_LOGIC;
  signal req_fifo_n_58 : STD_LOGIC;
  signal req_fifo_n_59 : STD_LOGIC;
  signal req_fifo_n_6 : STD_LOGIC;
  signal req_fifo_n_60 : STD_LOGIC;
  signal req_fifo_n_61 : STD_LOGIC;
  signal req_fifo_n_62 : STD_LOGIC;
  signal req_fifo_n_63 : STD_LOGIC;
  signal req_fifo_n_64 : STD_LOGIC;
  signal req_fifo_n_65 : STD_LOGIC;
  signal req_fifo_n_66 : STD_LOGIC;
  signal req_fifo_n_67 : STD_LOGIC;
  signal req_fifo_n_68 : STD_LOGIC;
  signal req_fifo_n_69 : STD_LOGIC;
  signal req_fifo_n_7 : STD_LOGIC;
  signal req_fifo_n_70 : STD_LOGIC;
  signal req_fifo_n_8 : STD_LOGIC;
  signal req_fifo_n_9 : STD_LOGIC;
  signal req_fifo_valid : STD_LOGIC;
  signal rs_req_ready : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SR(0) <= \^sr\(0);
data_fifo: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized6\
     port map (
      E(0) => flying_req0,
      Q(6 downto 5) => last_cnt_reg(6 downto 5),
      Q(4 downto 0) => \^q\(4 downto 0),
      S(0) => S(0),
      WLAST_Dummy_reg(0) => data_fifo_n_46,
      WVALID_Dummy => WVALID_Dummy,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0 => axi_reset_m_n_0,
      burst_valid => burst_valid,
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      \dout_reg[36]_0\ => \^sr\(0),
      dout_vld_reg_0 => data_fifo_n_6,
      flying_req_reg => flying_req_reg_n_0,
      full_n_reg_0 => WREADY_Dummy,
      full_n_reg_1 => full_n_reg,
      full_n_reg_2 => full_n_reg_0,
      full_n_reg_3 => full_n_reg_1,
      \in\(36) => \last_cnt_reg[0]_1\,
      \in\(35 downto 0) => dout(35 downto 0),
      ladma_mm_wready => ladma_mm_wready,
      ladma_mm_wvalid => ladma_mm_wvalid,
      \last_cnt_reg[0]\ => \last_cnt_reg[0]_0\,
      \raddr_reg_reg[5]\ => \raddr_reg_reg[5]\,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
flying_req_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => data_fifo_n_6,
      Q => flying_req_reg_n_0,
      R => \^sr\(0)
    );
\last_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \last_cnt[0]_i_1_n_0\
    );
\last_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => data_fifo_n_46,
      D => \last_cnt[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\last_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => data_fifo_n_46,
      D => D(0),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\last_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => data_fifo_n_46,
      D => D(1),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\last_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => data_fifo_n_46,
      D => D(2),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\last_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => data_fifo_n_46,
      D => D(3),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\last_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => data_fifo_n_46,
      D => D(4),
      Q => last_cnt_reg(5),
      R => \^sr\(0)
    );
\last_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => data_fifo_n_46,
      D => D(5),
      Q => last_cnt_reg(6),
      R => \^sr\(0)
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => last_cnt_reg(6),
      I1 => last_cnt_reg(5),
      O => \last_cnt_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => last_cnt_reg(5),
      O => \last_cnt_reg[6]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
req_fifo: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized5\
     port map (
      Q(67) => req_fifo_n_3,
      Q(66) => req_fifo_n_4,
      Q(65) => req_fifo_n_5,
      Q(64) => req_fifo_n_6,
      Q(63) => req_fifo_n_7,
      Q(62) => req_fifo_n_8,
      Q(61) => req_fifo_n_9,
      Q(60) => req_fifo_n_10,
      Q(59) => req_fifo_n_11,
      Q(58) => req_fifo_n_12,
      Q(57) => req_fifo_n_13,
      Q(56) => req_fifo_n_14,
      Q(55) => req_fifo_n_15,
      Q(54) => req_fifo_n_16,
      Q(53) => req_fifo_n_17,
      Q(52) => req_fifo_n_18,
      Q(51) => req_fifo_n_19,
      Q(50) => req_fifo_n_20,
      Q(49) => req_fifo_n_21,
      Q(48) => req_fifo_n_22,
      Q(47) => req_fifo_n_23,
      Q(46) => req_fifo_n_24,
      Q(45) => req_fifo_n_25,
      Q(44) => req_fifo_n_26,
      Q(43) => req_fifo_n_27,
      Q(42) => req_fifo_n_28,
      Q(41) => req_fifo_n_29,
      Q(40) => req_fifo_n_30,
      Q(39) => req_fifo_n_31,
      Q(38) => req_fifo_n_32,
      Q(37) => req_fifo_n_33,
      Q(36) => req_fifo_n_34,
      Q(35) => req_fifo_n_35,
      Q(34) => req_fifo_n_36,
      Q(33) => req_fifo_n_37,
      Q(32) => req_fifo_n_38,
      Q(31) => req_fifo_n_39,
      Q(30) => req_fifo_n_40,
      Q(29) => req_fifo_n_41,
      Q(28) => req_fifo_n_42,
      Q(27) => req_fifo_n_43,
      Q(26) => req_fifo_n_44,
      Q(25) => req_fifo_n_45,
      Q(24) => req_fifo_n_46,
      Q(23) => req_fifo_n_47,
      Q(22) => req_fifo_n_48,
      Q(21) => req_fifo_n_49,
      Q(20) => req_fifo_n_50,
      Q(19) => req_fifo_n_51,
      Q(18) => req_fifo_n_52,
      Q(17) => req_fifo_n_53,
      Q(16) => req_fifo_n_54,
      Q(15) => req_fifo_n_55,
      Q(14) => req_fifo_n_56,
      Q(13) => req_fifo_n_57,
      Q(12) => req_fifo_n_58,
      Q(11) => req_fifo_n_59,
      Q(10) => req_fifo_n_60,
      Q(9) => req_fifo_n_61,
      Q(8) => req_fifo_n_62,
      Q(7) => req_fifo_n_63,
      Q(6) => req_fifo_n_64,
      Q(5) => req_fifo_n_65,
      Q(4) => req_fifo_n_66,
      Q(3) => req_fifo_n_67,
      Q(2) => req_fifo_n_68,
      Q(1) => req_fifo_n_69,
      Q(0) => req_fifo_n_70,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0 => \^sr\(0),
      \dout_reg[2]\ => \dout_reg[2]\,
      full_n_reg_0 => AWREADY_Dummy_0,
      \in\(67 downto 0) => \in\(67 downto 0),
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
rs_req: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized0\
     port map (
      D(67) => req_fifo_n_3,
      D(66) => req_fifo_n_4,
      D(65) => req_fifo_n_5,
      D(64) => req_fifo_n_6,
      D(63) => req_fifo_n_7,
      D(62) => req_fifo_n_8,
      D(61) => req_fifo_n_9,
      D(60) => req_fifo_n_10,
      D(59) => req_fifo_n_11,
      D(58) => req_fifo_n_12,
      D(57) => req_fifo_n_13,
      D(56) => req_fifo_n_14,
      D(55) => req_fifo_n_15,
      D(54) => req_fifo_n_16,
      D(53) => req_fifo_n_17,
      D(52) => req_fifo_n_18,
      D(51) => req_fifo_n_19,
      D(50) => req_fifo_n_20,
      D(49) => req_fifo_n_21,
      D(48) => req_fifo_n_22,
      D(47) => req_fifo_n_23,
      D(46) => req_fifo_n_24,
      D(45) => req_fifo_n_25,
      D(44) => req_fifo_n_26,
      D(43) => req_fifo_n_27,
      D(42) => req_fifo_n_28,
      D(41) => req_fifo_n_29,
      D(40) => req_fifo_n_30,
      D(39) => req_fifo_n_31,
      D(38) => req_fifo_n_32,
      D(37) => req_fifo_n_33,
      D(36) => req_fifo_n_34,
      D(35) => req_fifo_n_35,
      D(34) => req_fifo_n_36,
      D(33) => req_fifo_n_37,
      D(32) => req_fifo_n_38,
      D(31) => req_fifo_n_39,
      D(30) => req_fifo_n_40,
      D(29) => req_fifo_n_41,
      D(28) => req_fifo_n_42,
      D(27) => req_fifo_n_43,
      D(26) => req_fifo_n_44,
      D(25) => req_fifo_n_45,
      D(24) => req_fifo_n_46,
      D(23) => req_fifo_n_47,
      D(22) => req_fifo_n_48,
      D(21) => req_fifo_n_49,
      D(20) => req_fifo_n_50,
      D(19) => req_fifo_n_51,
      D(18) => req_fifo_n_52,
      D(17) => req_fifo_n_53,
      D(16) => req_fifo_n_54,
      D(15) => req_fifo_n_55,
      D(14) => req_fifo_n_56,
      D(13) => req_fifo_n_57,
      D(12) => req_fifo_n_58,
      D(11) => req_fifo_n_59,
      D(10) => req_fifo_n_60,
      D(9) => req_fifo_n_61,
      D(8) => req_fifo_n_62,
      D(7) => req_fifo_n_63,
      D(6) => req_fifo_n_64,
      D(5) => req_fifo_n_65,
      D(4) => req_fifo_n_66,
      D(3) => req_fifo_n_67,
      D(2) => req_fifo_n_68,
      D(1) => req_fifo_n_69,
      D(0) => req_fifo_n_70,
      E(0) => flying_req0,
      SR(0) => \^sr\(0),
      axi_clk_m => axi_clk_m,
      \data_p1_reg[69]_0\(67 downto 0) => \data_p1_reg[69]\(67 downto 0),
      ladma_mm_awready => ladma_mm_awready,
      ladma_mm_awvalid => ladma_mm_awvalid,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    streamtoparallelwithburst_U0_out_memory_read : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 93 downto 0 );
    axi_reset_m_n_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \empty_32_reg_126_reg[0]_0\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sts_clear_c_dout : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem0_AWREADY : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    gmem0_WREADY : in STD_LOGIC;
    buf_empty_n : in STD_LOGIC;
    \int_out_buf_sts_reg[0]\ : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    \mOutPtr_reg[3]\ : in STD_LOGIC;
    count_empty_n : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem0_BVALID : in STD_LOGIC;
    s2m_len_c_empty_n : in STD_LOGIC;
    streamtoparallelwithburst_U0_ap_start : in STD_LOGIC;
    outbuf_c_empty_n : in STD_LOGIC;
    sts_clear_c_empty_n : in STD_LOGIC;
    \tmp_reg_267_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \in_s2m_len_read_reg_250_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_memory_read_reg_245_reg[63]_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst : entity is "ladmatr_streamtoparallelwithburst";
end design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln886_fu_223_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[20]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_22_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_24_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_25_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_26_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_27_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_28_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_29_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_30_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_31_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_32_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_33_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_36_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_37_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_12_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_12_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_21_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_21_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_21_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal empty_32_reg_126 : STD_LOGIC;
  signal \empty_32_reg_126[0]_i_1_n_0\ : STD_LOGIC;
  signal final_s2m_len_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal final_s2m_len_V0 : STD_LOGIC;
  signal \final_s2m_len_V[11]_i_2_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[11]_i_3_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[11]_i_4_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[11]_i_5_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[15]_i_2_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[15]_i_3_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[15]_i_4_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[15]_i_5_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[19]_i_2_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[19]_i_3_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[19]_i_4_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[19]_i_5_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[23]_i_2_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[23]_i_3_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[23]_i_4_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[23]_i_5_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[27]_i_2_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[27]_i_3_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[27]_i_4_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[27]_i_5_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[31]_i_4_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[31]_i_5_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[31]_i_6_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[31]_i_7_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[3]_i_2_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[3]_i_3_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[3]_i_4_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[3]_i_5_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[7]_i_2_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[7]_i_3_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[7]_i_4_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V[7]_i_5_n_0\ : STD_LOGIC;
  signal final_s2m_len_V_load_reg_259 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \final_s2m_len_V_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \final_s2m_len_V_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg : STD_LOGIC;
  signal grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_n_10 : STD_LOGIC;
  signal icmp_ln1073_fu_162_p2 : STD_LOGIC;
  signal \idx_fu_84[0]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[0]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[0]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[0]_i_6_n_0\ : STD_LOGIC;
  signal \idx_fu_84[12]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[12]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[12]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[12]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[16]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[16]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[16]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[16]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[20]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[20]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[20]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[20]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[24]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[24]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[24]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[24]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[28]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[28]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[28]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[28]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[32]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[32]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[32]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[32]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[36]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[36]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[36]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[36]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[40]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[40]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[40]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[40]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[44]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[44]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[44]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[44]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[48]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[48]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[48]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[48]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[4]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[4]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[4]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[52]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[52]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[52]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[52]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[56]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[56]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[56]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[56]_i_5_n_0\ : STD_LOGIC;
  signal \idx_fu_84[60]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[60]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[8]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84[8]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_84[8]_i_4_n_0\ : STD_LOGIC;
  signal \idx_fu_84[8]_i_5_n_0\ : STD_LOGIC;
  signal idx_fu_84_reg : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \idx_fu_84_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \idx_fu_84_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \idx_fu_84_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \idx_fu_84_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \idx_fu_84_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \idx_fu_84_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \idx_fu_84_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \idx_fu_84_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \idx_fu_84_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal in_s2m_len_read_reg_250 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^moutptr110_out\ : STD_LOGIC;
  signal out_memory_read_reg_245 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal \^streamtoparallelwithburst_u0_out_memory_read\ : STD_LOGIC;
  signal sts_clear_read_reg_255 : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[10]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[11]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[12]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[13]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[14]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[15]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[16]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[17]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[18]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[19]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[20]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[21]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[22]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[23]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[24]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[25]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[26]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[27]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[28]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[29]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[30]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[31]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[8]\ : STD_LOGIC;
  signal \tmp_reg_267_reg_n_0_[9]\ : STD_LOGIC;
  signal trunc_ln15_reg_290 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal trunc_ln_reg_279 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal trunc_ln_reg_2790 : STD_LOGIC;
  signal \trunc_ln_reg_279[10]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[10]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[10]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[10]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[14]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[14]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[14]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[14]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[18]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[18]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[18]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[18]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[22]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[22]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[22]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[22]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[26]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[26]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[26]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[26]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[2]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[2]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[2]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[30]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[30]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[30]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[30]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[34]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[34]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[34]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[34]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[38]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[38]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[38]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[38]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[42]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[42]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[42]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[42]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[46]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[46]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[46]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[46]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[50]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[50]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[50]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[50]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[54]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[54]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[54]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[54]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[58]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[58]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[58]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[58]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[61]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[61]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[61]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[6]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[6]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[6]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279[6]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[34]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[34]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[38]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[38]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[42]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[42]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[46]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[46]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[50]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[50]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[54]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[58]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[58]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[61]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[61]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln_reg_279_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[20]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[20]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[20]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[20]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_final_s2m_len_V_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_idx_fu_84_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_idx_fu_84_reg[60]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln_reg_279_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln_reg_279_reg[61]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln_reg_279_reg[61]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair554";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[20]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[20]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[20]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[20]_i_3\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \final_s2m_len_V_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \final_s2m_len_V_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \final_s2m_len_V_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \final_s2m_len_V_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \final_s2m_len_V_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \final_s2m_len_V_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \final_s2m_len_V_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \final_s2m_len_V_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \mem_reg[13][10]_srl14_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \mem_reg[13][11]_srl14_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \mem_reg[13][12]_srl14_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \mem_reg[13][13]_srl14_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \mem_reg[13][14]_srl14_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \mem_reg[13][15]_srl14_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \mem_reg[13][16]_srl14_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \mem_reg[13][17]_srl14_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \mem_reg[13][18]_srl14_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \mem_reg[13][19]_srl14_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \mem_reg[13][1]_srl14_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \mem_reg[13][20]_srl14_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \mem_reg[13][21]_srl14_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \mem_reg[13][22]_srl14_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \mem_reg[13][23]_srl14_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \mem_reg[13][24]_srl14_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \mem_reg[13][25]_srl14_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \mem_reg[13][26]_srl14_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \mem_reg[13][27]_srl14_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \mem_reg[13][28]_srl14_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \mem_reg[13][29]_srl14_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \mem_reg[13][2]_srl14_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \mem_reg[13][30]_srl14_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \mem_reg[13][31]_srl14_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \mem_reg[13][32]_srl14_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \mem_reg[13][33]_srl14_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \mem_reg[13][34]_srl14_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \mem_reg[13][35]_srl14_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \mem_reg[13][36]_srl14_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \mem_reg[13][37]_srl14_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \mem_reg[13][38]_srl14_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \mem_reg[13][39]_srl14_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \mem_reg[13][3]_srl14_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \mem_reg[13][40]_srl14_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \mem_reg[13][41]_srl14_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \mem_reg[13][42]_srl14_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \mem_reg[13][43]_srl14_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \mem_reg[13][44]_srl14_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \mem_reg[13][45]_srl14_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \mem_reg[13][46]_srl14_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \mem_reg[13][47]_srl14_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \mem_reg[13][48]_srl14_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \mem_reg[13][49]_srl14_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \mem_reg[13][4]_srl14_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \mem_reg[13][50]_srl14_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \mem_reg[13][51]_srl14_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \mem_reg[13][52]_srl14_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \mem_reg[13][53]_srl14_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \mem_reg[13][54]_srl14_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \mem_reg[13][55]_srl14_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \mem_reg[13][56]_srl14_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \mem_reg[13][57]_srl14_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \mem_reg[13][58]_srl14_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \mem_reg[13][59]_srl14_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \mem_reg[13][5]_srl14_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \mem_reg[13][60]_srl14_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \mem_reg[13][61]_srl14_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \mem_reg[13][64]_srl14_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \mem_reg[13][65]_srl14_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \mem_reg[13][66]_srl14_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \mem_reg[13][67]_srl14_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \mem_reg[13][68]_srl14_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \mem_reg[13][69]_srl14_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \mem_reg[13][6]_srl14_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \mem_reg[13][70]_srl14_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \mem_reg[13][71]_srl14_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \mem_reg[13][72]_srl14_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \mem_reg[13][73]_srl14_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \mem_reg[13][74]_srl14_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \mem_reg[13][75]_srl14_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \mem_reg[13][76]_srl14_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \mem_reg[13][77]_srl14_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \mem_reg[13][78]_srl14_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \mem_reg[13][79]_srl14_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \mem_reg[13][7]_srl14_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \mem_reg[13][80]_srl14_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \mem_reg[13][81]_srl14_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \mem_reg[13][82]_srl14_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \mem_reg[13][83]_srl14_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \mem_reg[13][84]_srl14_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \mem_reg[13][85]_srl14_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \mem_reg[13][86]_srl14_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \mem_reg[13][87]_srl14_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \mem_reg[13][88]_srl14_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \mem_reg[13][89]_srl14_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \mem_reg[13][8]_srl14_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \mem_reg[13][90]_srl14_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \mem_reg[13][91]_srl14_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \mem_reg[13][92]_srl14_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \mem_reg[13][93]_srl14_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \mem_reg[13][94]_srl14_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \mem_reg[13][95]_srl14_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \mem_reg[13][9]_srl14_i_1\ : label is "soft_lutpair580";
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[61]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln_reg_279_reg[6]_i_1\ : label is 35;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  mOutPtr110_out <= \^moutptr110_out\;
  p_0_in(0) <= \^p_0_in\(0);
  streamtoparallelwithburst_U0_out_memory_read <= \^streamtoparallelwithburst_u0_out_memory_read\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => s2m_len_c_empty_n,
      I3 => streamtoparallelwithburst_U0_ap_start,
      I4 => outbuf_c_empty_n,
      I5 => sts_clear_c_empty_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[18]\,
      I1 => \^q\(3),
      I2 => p_6_in,
      I3 => CO(0),
      I4 => count_empty_n,
      I5 => \^q\(1),
      O => ap_NS_fsm(19)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => \^streamtoparallelwithburst_u0_out_memory_read\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => gmem0_BVALID,
      I4 => \^p_0_in\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => icmp_ln1073_fu_162_p2,
      I1 => ap_CS_fsm_state2,
      O => ap_NS_fsm(20)
    );
\ap_CS_fsm[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(26),
      I1 => final_s2m_len_V(26),
      I2 => in_s2m_len_read_reg_250(27),
      I3 => final_s2m_len_V(27),
      O => \ap_CS_fsm[20]_i_10_n_0\
    );
\ap_CS_fsm[20]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(24),
      I1 => final_s2m_len_V(24),
      I2 => in_s2m_len_read_reg_250(25),
      I3 => final_s2m_len_V(25),
      O => \ap_CS_fsm[20]_i_11_n_0\
    );
\ap_CS_fsm[20]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(22),
      I1 => final_s2m_len_V(22),
      I2 => final_s2m_len_V(23),
      I3 => in_s2m_len_read_reg_250(23),
      O => \ap_CS_fsm[20]_i_13_n_0\
    );
\ap_CS_fsm[20]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(20),
      I1 => final_s2m_len_V(20),
      I2 => final_s2m_len_V(21),
      I3 => in_s2m_len_read_reg_250(21),
      O => \ap_CS_fsm[20]_i_14_n_0\
    );
\ap_CS_fsm[20]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(18),
      I1 => final_s2m_len_V(18),
      I2 => final_s2m_len_V(19),
      I3 => in_s2m_len_read_reg_250(19),
      O => \ap_CS_fsm[20]_i_15_n_0\
    );
\ap_CS_fsm[20]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(16),
      I1 => final_s2m_len_V(16),
      I2 => final_s2m_len_V(17),
      I3 => in_s2m_len_read_reg_250(17),
      O => \ap_CS_fsm[20]_i_16_n_0\
    );
\ap_CS_fsm[20]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(22),
      I1 => final_s2m_len_V(22),
      I2 => in_s2m_len_read_reg_250(23),
      I3 => final_s2m_len_V(23),
      O => \ap_CS_fsm[20]_i_17_n_0\
    );
\ap_CS_fsm[20]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(20),
      I1 => final_s2m_len_V(20),
      I2 => in_s2m_len_read_reg_250(21),
      I3 => final_s2m_len_V(21),
      O => \ap_CS_fsm[20]_i_18_n_0\
    );
\ap_CS_fsm[20]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(18),
      I1 => final_s2m_len_V(18),
      I2 => in_s2m_len_read_reg_250(19),
      I3 => final_s2m_len_V(19),
      O => \ap_CS_fsm[20]_i_19_n_0\
    );
\ap_CS_fsm[20]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(16),
      I1 => final_s2m_len_V(16),
      I2 => in_s2m_len_read_reg_250(17),
      I3 => final_s2m_len_V(17),
      O => \ap_CS_fsm[20]_i_20_n_0\
    );
\ap_CS_fsm[20]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(14),
      I1 => final_s2m_len_V(14),
      I2 => final_s2m_len_V(15),
      I3 => in_s2m_len_read_reg_250(15),
      O => \ap_CS_fsm[20]_i_22_n_0\
    );
\ap_CS_fsm[20]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(12),
      I1 => final_s2m_len_V(12),
      I2 => final_s2m_len_V(13),
      I3 => in_s2m_len_read_reg_250(13),
      O => \ap_CS_fsm[20]_i_23_n_0\
    );
\ap_CS_fsm[20]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(10),
      I1 => final_s2m_len_V(10),
      I2 => final_s2m_len_V(11),
      I3 => in_s2m_len_read_reg_250(11),
      O => \ap_CS_fsm[20]_i_24_n_0\
    );
\ap_CS_fsm[20]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(8),
      I1 => final_s2m_len_V(8),
      I2 => final_s2m_len_V(9),
      I3 => in_s2m_len_read_reg_250(9),
      O => \ap_CS_fsm[20]_i_25_n_0\
    );
\ap_CS_fsm[20]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(14),
      I1 => final_s2m_len_V(14),
      I2 => in_s2m_len_read_reg_250(15),
      I3 => final_s2m_len_V(15),
      O => \ap_CS_fsm[20]_i_26_n_0\
    );
\ap_CS_fsm[20]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(12),
      I1 => final_s2m_len_V(12),
      I2 => in_s2m_len_read_reg_250(13),
      I3 => final_s2m_len_V(13),
      O => \ap_CS_fsm[20]_i_27_n_0\
    );
\ap_CS_fsm[20]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(10),
      I1 => final_s2m_len_V(10),
      I2 => in_s2m_len_read_reg_250(11),
      I3 => final_s2m_len_V(11),
      O => \ap_CS_fsm[20]_i_28_n_0\
    );
\ap_CS_fsm[20]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(8),
      I1 => final_s2m_len_V(8),
      I2 => in_s2m_len_read_reg_250(9),
      I3 => final_s2m_len_V(9),
      O => \ap_CS_fsm[20]_i_29_n_0\
    );
\ap_CS_fsm[20]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(6),
      I1 => final_s2m_len_V(6),
      I2 => final_s2m_len_V(7),
      I3 => in_s2m_len_read_reg_250(7),
      O => \ap_CS_fsm[20]_i_30_n_0\
    );
\ap_CS_fsm[20]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(4),
      I1 => final_s2m_len_V(4),
      I2 => final_s2m_len_V(5),
      I3 => in_s2m_len_read_reg_250(5),
      O => \ap_CS_fsm[20]_i_31_n_0\
    );
\ap_CS_fsm[20]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(2),
      I1 => final_s2m_len_V(2),
      I2 => final_s2m_len_V(3),
      I3 => in_s2m_len_read_reg_250(3),
      O => \ap_CS_fsm[20]_i_32_n_0\
    );
\ap_CS_fsm[20]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(0),
      I1 => final_s2m_len_V(0),
      I2 => final_s2m_len_V(1),
      I3 => in_s2m_len_read_reg_250(1),
      O => \ap_CS_fsm[20]_i_33_n_0\
    );
\ap_CS_fsm[20]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(6),
      I1 => final_s2m_len_V(6),
      I2 => in_s2m_len_read_reg_250(7),
      I3 => final_s2m_len_V(7),
      O => \ap_CS_fsm[20]_i_34_n_0\
    );
\ap_CS_fsm[20]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(4),
      I1 => final_s2m_len_V(4),
      I2 => in_s2m_len_read_reg_250(5),
      I3 => final_s2m_len_V(5),
      O => \ap_CS_fsm[20]_i_35_n_0\
    );
\ap_CS_fsm[20]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(2),
      I1 => final_s2m_len_V(2),
      I2 => in_s2m_len_read_reg_250(3),
      I3 => final_s2m_len_V(3),
      O => \ap_CS_fsm[20]_i_36_n_0\
    );
\ap_CS_fsm[20]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(0),
      I1 => final_s2m_len_V(0),
      I2 => in_s2m_len_read_reg_250(1),
      I3 => final_s2m_len_V(1),
      O => \ap_CS_fsm[20]_i_37_n_0\
    );
\ap_CS_fsm[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(30),
      I1 => final_s2m_len_V(30),
      I2 => final_s2m_len_V(31),
      I3 => in_s2m_len_read_reg_250(31),
      O => \ap_CS_fsm[20]_i_4_n_0\
    );
\ap_CS_fsm[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(28),
      I1 => final_s2m_len_V(28),
      I2 => final_s2m_len_V(29),
      I3 => in_s2m_len_read_reg_250(29),
      O => \ap_CS_fsm[20]_i_5_n_0\
    );
\ap_CS_fsm[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(26),
      I1 => final_s2m_len_V(26),
      I2 => final_s2m_len_V(27),
      I3 => in_s2m_len_read_reg_250(27),
      O => \ap_CS_fsm[20]_i_6_n_0\
    );
\ap_CS_fsm[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(24),
      I1 => final_s2m_len_V(24),
      I2 => final_s2m_len_V(25),
      I3 => in_s2m_len_read_reg_250(25),
      O => \ap_CS_fsm[20]_i_7_n_0\
    );
\ap_CS_fsm[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(30),
      I1 => final_s2m_len_V(30),
      I2 => in_s2m_len_read_reg_250(31),
      I3 => final_s2m_len_V(31),
      O => \ap_CS_fsm[20]_i_8_n_0\
    );
\ap_CS_fsm[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_s2m_len_read_reg_250(28),
      I1 => final_s2m_len_V(28),
      I2 => in_s2m_len_read_reg_250(29),
      I3 => final_s2m_len_V(29),
      O => \ap_CS_fsm[20]_i_9_n_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => icmp_ln1073_fu_162_p2,
      I1 => ap_CS_fsm_state2,
      I2 => \^q\(1),
      I3 => count_empty_n,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[10]\,
      Q => \ap_CS_fsm_reg_n_0_[11]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[11]\,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => \^q\(3),
      R => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => \^q\(4),
      R => SS(0)
    );
\ap_CS_fsm_reg[20]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[20]_i_21_n_0\,
      CO(3) => \ap_CS_fsm_reg[20]_i_12_n_0\,
      CO(2) => \ap_CS_fsm_reg[20]_i_12_n_1\,
      CO(1) => \ap_CS_fsm_reg[20]_i_12_n_2\,
      CO(0) => \ap_CS_fsm_reg[20]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[20]_i_22_n_0\,
      DI(2) => \ap_CS_fsm[20]_i_23_n_0\,
      DI(1) => \ap_CS_fsm[20]_i_24_n_0\,
      DI(0) => \ap_CS_fsm[20]_i_25_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[20]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[20]_i_26_n_0\,
      S(2) => \ap_CS_fsm[20]_i_27_n_0\,
      S(1) => \ap_CS_fsm[20]_i_28_n_0\,
      S(0) => \ap_CS_fsm[20]_i_29_n_0\
    );
\ap_CS_fsm_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[20]_i_3_n_0\,
      CO(3) => icmp_ln1073_fu_162_p2,
      CO(2) => \ap_CS_fsm_reg[20]_i_2_n_1\,
      CO(1) => \ap_CS_fsm_reg[20]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[20]_i_4_n_0\,
      DI(2) => \ap_CS_fsm[20]_i_5_n_0\,
      DI(1) => \ap_CS_fsm[20]_i_6_n_0\,
      DI(0) => \ap_CS_fsm[20]_i_7_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[20]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[20]_i_8_n_0\,
      S(2) => \ap_CS_fsm[20]_i_9_n_0\,
      S(1) => \ap_CS_fsm[20]_i_10_n_0\,
      S(0) => \ap_CS_fsm[20]_i_11_n_0\
    );
\ap_CS_fsm_reg[20]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[20]_i_21_n_0\,
      CO(2) => \ap_CS_fsm_reg[20]_i_21_n_1\,
      CO(1) => \ap_CS_fsm_reg[20]_i_21_n_2\,
      CO(0) => \ap_CS_fsm_reg[20]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[20]_i_30_n_0\,
      DI(2) => \ap_CS_fsm[20]_i_31_n_0\,
      DI(1) => \ap_CS_fsm[20]_i_32_n_0\,
      DI(0) => \ap_CS_fsm[20]_i_33_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[20]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[20]_i_34_n_0\,
      S(2) => \ap_CS_fsm[20]_i_35_n_0\,
      S(1) => \ap_CS_fsm[20]_i_36_n_0\,
      S(0) => \ap_CS_fsm[20]_i_37_n_0\
    );
\ap_CS_fsm_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[20]_i_12_n_0\,
      CO(3) => \ap_CS_fsm_reg[20]_i_3_n_0\,
      CO(2) => \ap_CS_fsm_reg[20]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[20]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[20]_i_13_n_0\,
      DI(2) => \ap_CS_fsm[20]_i_14_n_0\,
      DI(1) => \ap_CS_fsm[20]_i_15_n_0\,
      DI(0) => \ap_CS_fsm[20]_i_16_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[20]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[20]_i_17_n_0\,
      S(2) => \ap_CS_fsm[20]_i_18_n_0\,
      S(1) => \ap_CS_fsm[20]_i_19_n_0\,
      S(0) => \ap_CS_fsm[20]_i_20_n_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => D(0),
      Q => \^q\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => SS(0)
    );
\empty_32_reg_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3A"
    )
        port map (
      I0 => empty_32_reg_126,
      I1 => sts_clear_read_reg_255,
      I2 => ap_CS_fsm_state2,
      I3 => icmp_ln1073_fu_162_p2,
      O => \empty_32_reg_126[0]_i_1_n_0\
    );
\empty_32_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => \empty_32_reg_126[0]_i_1_n_0\,
      Q => empty_32_reg_126,
      R => '0'
    );
\final_s2m_len_V[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[11]\,
      I1 => final_s2m_len_V_load_reg_259(11),
      O => \final_s2m_len_V[11]_i_2_n_0\
    );
\final_s2m_len_V[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[10]\,
      I1 => final_s2m_len_V_load_reg_259(10),
      O => \final_s2m_len_V[11]_i_3_n_0\
    );
\final_s2m_len_V[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[9]\,
      I1 => final_s2m_len_V_load_reg_259(9),
      O => \final_s2m_len_V[11]_i_4_n_0\
    );
\final_s2m_len_V[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[8]\,
      I1 => final_s2m_len_V_load_reg_259(8),
      O => \final_s2m_len_V[11]_i_5_n_0\
    );
\final_s2m_len_V[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[15]\,
      I1 => final_s2m_len_V_load_reg_259(15),
      O => \final_s2m_len_V[15]_i_2_n_0\
    );
\final_s2m_len_V[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[14]\,
      I1 => final_s2m_len_V_load_reg_259(14),
      O => \final_s2m_len_V[15]_i_3_n_0\
    );
\final_s2m_len_V[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[13]\,
      I1 => final_s2m_len_V_load_reg_259(13),
      O => \final_s2m_len_V[15]_i_4_n_0\
    );
\final_s2m_len_V[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[12]\,
      I1 => final_s2m_len_V_load_reg_259(12),
      O => \final_s2m_len_V[15]_i_5_n_0\
    );
\final_s2m_len_V[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[19]\,
      I1 => final_s2m_len_V_load_reg_259(19),
      O => \final_s2m_len_V[19]_i_2_n_0\
    );
\final_s2m_len_V[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[18]\,
      I1 => final_s2m_len_V_load_reg_259(18),
      O => \final_s2m_len_V[19]_i_3_n_0\
    );
\final_s2m_len_V[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[17]\,
      I1 => final_s2m_len_V_load_reg_259(17),
      O => \final_s2m_len_V[19]_i_4_n_0\
    );
\final_s2m_len_V[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[16]\,
      I1 => final_s2m_len_V_load_reg_259(16),
      O => \final_s2m_len_V[19]_i_5_n_0\
    );
\final_s2m_len_V[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[23]\,
      I1 => final_s2m_len_V_load_reg_259(23),
      O => \final_s2m_len_V[23]_i_2_n_0\
    );
\final_s2m_len_V[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[22]\,
      I1 => final_s2m_len_V_load_reg_259(22),
      O => \final_s2m_len_V[23]_i_3_n_0\
    );
\final_s2m_len_V[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[21]\,
      I1 => final_s2m_len_V_load_reg_259(21),
      O => \final_s2m_len_V[23]_i_4_n_0\
    );
\final_s2m_len_V[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[20]\,
      I1 => final_s2m_len_V_load_reg_259(20),
      O => \final_s2m_len_V[23]_i_5_n_0\
    );
\final_s2m_len_V[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[27]\,
      I1 => final_s2m_len_V_load_reg_259(27),
      O => \final_s2m_len_V[27]_i_2_n_0\
    );
\final_s2m_len_V[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[26]\,
      I1 => final_s2m_len_V_load_reg_259(26),
      O => \final_s2m_len_V[27]_i_3_n_0\
    );
\final_s2m_len_V[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[25]\,
      I1 => final_s2m_len_V_load_reg_259(25),
      O => \final_s2m_len_V[27]_i_4_n_0\
    );
\final_s2m_len_V[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[24]\,
      I1 => final_s2m_len_V_load_reg_259(24),
      O => \final_s2m_len_V[27]_i_5_n_0\
    );
\final_s2m_len_V[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln1073_fu_162_p2,
      I1 => ap_CS_fsm_state2,
      I2 => sts_clear_read_reg_255,
      O => final_s2m_len_V0
    );
\final_s2m_len_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^q\(3),
      I1 => gmem0_BVALID,
      I2 => \^p_0_in\(0),
      O => p_6_in
    );
\final_s2m_len_V[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => final_s2m_len_V_load_reg_259(31),
      O => \final_s2m_len_V[31]_i_4_n_0\
    );
\final_s2m_len_V[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[30]\,
      I1 => final_s2m_len_V_load_reg_259(30),
      O => \final_s2m_len_V[31]_i_5_n_0\
    );
\final_s2m_len_V[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[29]\,
      I1 => final_s2m_len_V_load_reg_259(29),
      O => \final_s2m_len_V[31]_i_6_n_0\
    );
\final_s2m_len_V[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[28]\,
      I1 => final_s2m_len_V_load_reg_259(28),
      O => \final_s2m_len_V[31]_i_7_n_0\
    );
\final_s2m_len_V[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[3]\,
      I1 => final_s2m_len_V_load_reg_259(3),
      O => \final_s2m_len_V[3]_i_2_n_0\
    );
\final_s2m_len_V[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[2]\,
      I1 => final_s2m_len_V_load_reg_259(2),
      O => \final_s2m_len_V[3]_i_3_n_0\
    );
\final_s2m_len_V[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[1]\,
      I1 => final_s2m_len_V_load_reg_259(1),
      O => \final_s2m_len_V[3]_i_4_n_0\
    );
\final_s2m_len_V[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[0]\,
      I1 => final_s2m_len_V_load_reg_259(0),
      O => \final_s2m_len_V[3]_i_5_n_0\
    );
\final_s2m_len_V[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[7]\,
      I1 => final_s2m_len_V_load_reg_259(7),
      O => \final_s2m_len_V[7]_i_2_n_0\
    );
\final_s2m_len_V[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[6]\,
      I1 => final_s2m_len_V_load_reg_259(6),
      O => \final_s2m_len_V[7]_i_3_n_0\
    );
\final_s2m_len_V[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[5]\,
      I1 => final_s2m_len_V_load_reg_259(5),
      O => \final_s2m_len_V[7]_i_4_n_0\
    );
\final_s2m_len_V[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[4]\,
      I1 => final_s2m_len_V_load_reg_259(4),
      O => \final_s2m_len_V[7]_i_5_n_0\
    );
\final_s2m_len_V_load_reg_259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(0),
      Q => final_s2m_len_V_load_reg_259(0),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(10),
      Q => final_s2m_len_V_load_reg_259(10),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(11),
      Q => final_s2m_len_V_load_reg_259(11),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(12),
      Q => final_s2m_len_V_load_reg_259(12),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(13),
      Q => final_s2m_len_V_load_reg_259(13),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(14),
      Q => final_s2m_len_V_load_reg_259(14),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(15),
      Q => final_s2m_len_V_load_reg_259(15),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(16),
      Q => final_s2m_len_V_load_reg_259(16),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(17),
      Q => final_s2m_len_V_load_reg_259(17),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(18),
      Q => final_s2m_len_V_load_reg_259(18),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(19),
      Q => final_s2m_len_V_load_reg_259(19),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(1),
      Q => final_s2m_len_V_load_reg_259(1),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(20),
      Q => final_s2m_len_V_load_reg_259(20),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(21),
      Q => final_s2m_len_V_load_reg_259(21),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(22),
      Q => final_s2m_len_V_load_reg_259(22),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(23),
      Q => final_s2m_len_V_load_reg_259(23),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(24),
      Q => final_s2m_len_V_load_reg_259(24),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(25),
      Q => final_s2m_len_V_load_reg_259(25),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(26),
      Q => final_s2m_len_V_load_reg_259(26),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(27),
      Q => final_s2m_len_V_load_reg_259(27),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(28),
      Q => final_s2m_len_V_load_reg_259(28),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(29),
      Q => final_s2m_len_V_load_reg_259(29),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(2),
      Q => final_s2m_len_V_load_reg_259(2),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(30),
      Q => final_s2m_len_V_load_reg_259(30),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(31),
      Q => final_s2m_len_V_load_reg_259(31),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(3),
      Q => final_s2m_len_V_load_reg_259(3),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(4),
      Q => final_s2m_len_V_load_reg_259(4),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(5),
      Q => final_s2m_len_V_load_reg_259(5),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(6),
      Q => final_s2m_len_V_load_reg_259(6),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(7),
      Q => final_s2m_len_V_load_reg_259(7),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(8),
      Q => final_s2m_len_V_load_reg_259(8),
      R => '0'
    );
\final_s2m_len_V_load_reg_259_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state2,
      D => final_s2m_len_V(9),
      Q => final_s2m_len_V_load_reg_259(9),
      R => '0'
    );
\final_s2m_len_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(0),
      Q => final_s2m_len_V(0),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(10),
      Q => final_s2m_len_V(10),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(11),
      Q => final_s2m_len_V(11),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \final_s2m_len_V_reg[7]_i_1_n_0\,
      CO(3) => \final_s2m_len_V_reg[11]_i_1_n_0\,
      CO(2) => \final_s2m_len_V_reg[11]_i_1_n_1\,
      CO(1) => \final_s2m_len_V_reg[11]_i_1_n_2\,
      CO(0) => \final_s2m_len_V_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[11]\,
      DI(2) => \tmp_reg_267_reg_n_0_[10]\,
      DI(1) => \tmp_reg_267_reg_n_0_[9]\,
      DI(0) => \tmp_reg_267_reg_n_0_[8]\,
      O(3 downto 0) => add_ln886_fu_223_p2(11 downto 8),
      S(3) => \final_s2m_len_V[11]_i_2_n_0\,
      S(2) => \final_s2m_len_V[11]_i_3_n_0\,
      S(1) => \final_s2m_len_V[11]_i_4_n_0\,
      S(0) => \final_s2m_len_V[11]_i_5_n_0\
    );
\final_s2m_len_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(12),
      Q => final_s2m_len_V(12),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(13),
      Q => final_s2m_len_V(13),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(14),
      Q => final_s2m_len_V(14),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(15),
      Q => final_s2m_len_V(15),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \final_s2m_len_V_reg[11]_i_1_n_0\,
      CO(3) => \final_s2m_len_V_reg[15]_i_1_n_0\,
      CO(2) => \final_s2m_len_V_reg[15]_i_1_n_1\,
      CO(1) => \final_s2m_len_V_reg[15]_i_1_n_2\,
      CO(0) => \final_s2m_len_V_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[15]\,
      DI(2) => \tmp_reg_267_reg_n_0_[14]\,
      DI(1) => \tmp_reg_267_reg_n_0_[13]\,
      DI(0) => \tmp_reg_267_reg_n_0_[12]\,
      O(3 downto 0) => add_ln886_fu_223_p2(15 downto 12),
      S(3) => \final_s2m_len_V[15]_i_2_n_0\,
      S(2) => \final_s2m_len_V[15]_i_3_n_0\,
      S(1) => \final_s2m_len_V[15]_i_4_n_0\,
      S(0) => \final_s2m_len_V[15]_i_5_n_0\
    );
\final_s2m_len_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(16),
      Q => final_s2m_len_V(16),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(17),
      Q => final_s2m_len_V(17),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(18),
      Q => final_s2m_len_V(18),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(19),
      Q => final_s2m_len_V(19),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \final_s2m_len_V_reg[15]_i_1_n_0\,
      CO(3) => \final_s2m_len_V_reg[19]_i_1_n_0\,
      CO(2) => \final_s2m_len_V_reg[19]_i_1_n_1\,
      CO(1) => \final_s2m_len_V_reg[19]_i_1_n_2\,
      CO(0) => \final_s2m_len_V_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[19]\,
      DI(2) => \tmp_reg_267_reg_n_0_[18]\,
      DI(1) => \tmp_reg_267_reg_n_0_[17]\,
      DI(0) => \tmp_reg_267_reg_n_0_[16]\,
      O(3 downto 0) => add_ln886_fu_223_p2(19 downto 16),
      S(3) => \final_s2m_len_V[19]_i_2_n_0\,
      S(2) => \final_s2m_len_V[19]_i_3_n_0\,
      S(1) => \final_s2m_len_V[19]_i_4_n_0\,
      S(0) => \final_s2m_len_V[19]_i_5_n_0\
    );
\final_s2m_len_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(1),
      Q => final_s2m_len_V(1),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(20),
      Q => final_s2m_len_V(20),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(21),
      Q => final_s2m_len_V(21),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(22),
      Q => final_s2m_len_V(22),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(23),
      Q => final_s2m_len_V(23),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \final_s2m_len_V_reg[19]_i_1_n_0\,
      CO(3) => \final_s2m_len_V_reg[23]_i_1_n_0\,
      CO(2) => \final_s2m_len_V_reg[23]_i_1_n_1\,
      CO(1) => \final_s2m_len_V_reg[23]_i_1_n_2\,
      CO(0) => \final_s2m_len_V_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[23]\,
      DI(2) => \tmp_reg_267_reg_n_0_[22]\,
      DI(1) => \tmp_reg_267_reg_n_0_[21]\,
      DI(0) => \tmp_reg_267_reg_n_0_[20]\,
      O(3 downto 0) => add_ln886_fu_223_p2(23 downto 20),
      S(3) => \final_s2m_len_V[23]_i_2_n_0\,
      S(2) => \final_s2m_len_V[23]_i_3_n_0\,
      S(1) => \final_s2m_len_V[23]_i_4_n_0\,
      S(0) => \final_s2m_len_V[23]_i_5_n_0\
    );
\final_s2m_len_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(24),
      Q => final_s2m_len_V(24),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(25),
      Q => final_s2m_len_V(25),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(26),
      Q => final_s2m_len_V(26),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(27),
      Q => final_s2m_len_V(27),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \final_s2m_len_V_reg[23]_i_1_n_0\,
      CO(3) => \final_s2m_len_V_reg[27]_i_1_n_0\,
      CO(2) => \final_s2m_len_V_reg[27]_i_1_n_1\,
      CO(1) => \final_s2m_len_V_reg[27]_i_1_n_2\,
      CO(0) => \final_s2m_len_V_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[27]\,
      DI(2) => \tmp_reg_267_reg_n_0_[26]\,
      DI(1) => \tmp_reg_267_reg_n_0_[25]\,
      DI(0) => \tmp_reg_267_reg_n_0_[24]\,
      O(3 downto 0) => add_ln886_fu_223_p2(27 downto 24),
      S(3) => \final_s2m_len_V[27]_i_2_n_0\,
      S(2) => \final_s2m_len_V[27]_i_3_n_0\,
      S(1) => \final_s2m_len_V[27]_i_4_n_0\,
      S(0) => \final_s2m_len_V[27]_i_5_n_0\
    );
\final_s2m_len_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(28),
      Q => final_s2m_len_V(28),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(29),
      Q => final_s2m_len_V(29),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(2),
      Q => final_s2m_len_V(2),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(30),
      Q => final_s2m_len_V(30),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(31),
      Q => final_s2m_len_V(31),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \final_s2m_len_V_reg[27]_i_1_n_0\,
      CO(3) => \NLW_final_s2m_len_V_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \final_s2m_len_V_reg[31]_i_3_n_1\,
      CO(1) => \final_s2m_len_V_reg[31]_i_3_n_2\,
      CO(0) => \final_s2m_len_V_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_reg_267_reg_n_0_[30]\,
      DI(1) => \tmp_reg_267_reg_n_0_[29]\,
      DI(0) => \tmp_reg_267_reg_n_0_[28]\,
      O(3 downto 0) => add_ln886_fu_223_p2(31 downto 28),
      S(3) => \final_s2m_len_V[31]_i_4_n_0\,
      S(2) => \final_s2m_len_V[31]_i_5_n_0\,
      S(1) => \final_s2m_len_V[31]_i_6_n_0\,
      S(0) => \final_s2m_len_V[31]_i_7_n_0\
    );
\final_s2m_len_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(3),
      Q => final_s2m_len_V(3),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \final_s2m_len_V_reg[3]_i_1_n_0\,
      CO(2) => \final_s2m_len_V_reg[3]_i_1_n_1\,
      CO(1) => \final_s2m_len_V_reg[3]_i_1_n_2\,
      CO(0) => \final_s2m_len_V_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[3]\,
      DI(2) => \tmp_reg_267_reg_n_0_[2]\,
      DI(1) => \tmp_reg_267_reg_n_0_[1]\,
      DI(0) => \tmp_reg_267_reg_n_0_[0]\,
      O(3 downto 0) => add_ln886_fu_223_p2(3 downto 0),
      S(3) => \final_s2m_len_V[3]_i_2_n_0\,
      S(2) => \final_s2m_len_V[3]_i_3_n_0\,
      S(1) => \final_s2m_len_V[3]_i_4_n_0\,
      S(0) => \final_s2m_len_V[3]_i_5_n_0\
    );
\final_s2m_len_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(4),
      Q => final_s2m_len_V(4),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(5),
      Q => final_s2m_len_V(5),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(6),
      Q => final_s2m_len_V(6),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(7),
      Q => final_s2m_len_V(7),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \final_s2m_len_V_reg[3]_i_1_n_0\,
      CO(3) => \final_s2m_len_V_reg[7]_i_1_n_0\,
      CO(2) => \final_s2m_len_V_reg[7]_i_1_n_1\,
      CO(1) => \final_s2m_len_V_reg[7]_i_1_n_2\,
      CO(0) => \final_s2m_len_V_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[7]\,
      DI(2) => \tmp_reg_267_reg_n_0_[6]\,
      DI(1) => \tmp_reg_267_reg_n_0_[5]\,
      DI(0) => \tmp_reg_267_reg_n_0_[4]\,
      O(3 downto 0) => add_ln886_fu_223_p2(7 downto 4),
      S(3) => \final_s2m_len_V[7]_i_2_n_0\,
      S(2) => \final_s2m_len_V[7]_i_3_n_0\,
      S(1) => \final_s2m_len_V[7]_i_4_n_0\,
      S(0) => \final_s2m_len_V[7]_i_5_n_0\
    );
\final_s2m_len_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(8),
      Q => final_s2m_len_V(8),
      R => final_s2m_len_V0
    );
\final_s2m_len_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => add_ln886_fu_223_p2(9),
      Q => final_s2m_len_V(9),
      R => final_s2m_len_V0
    );
grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140: entity work.design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      Q(30 downto 0) => trunc_ln15_reg_290(30 downto 0),
      SS(0) => SS(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[4]\ => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_n_10,
      \ap_CS_fsm_reg[6]\(1) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[6]\(0) => ap_CS_fsm_state5,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0 => axi_reset_m_n_0,
      buf_empty_n => buf_empty_n,
      dout_vld_reg => dout_vld_reg,
      dout_vld_reg_0 => dout_vld_reg_0,
      empty_n => empty_n,
      full_n_reg => full_n_reg,
      full_n_reg_0(0) => full_n_reg_0(0),
      gmem0_WREADY => gmem0_WREADY,
      grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      mOutPtr18_out => mOutPtr18_out,
      pop => pop
    );
grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_n_10,
      Q => grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
      R => SS(0)
    );
\icmp_ln15_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => CO(0),
      Q => \^p_0_in\(0),
      R => '0'
    );
\idx_fu_84[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => s2m_len_c_empty_n,
      I2 => streamtoparallelwithburst_U0_ap_start,
      I3 => outbuf_c_empty_n,
      I4 => sts_clear_c_empty_n,
      O => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[3]\,
      I1 => idx_fu_84_reg(3),
      O => \idx_fu_84[0]_i_3_n_0\
    );
\idx_fu_84[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[2]\,
      I1 => idx_fu_84_reg(2),
      O => \idx_fu_84[0]_i_4_n_0\
    );
\idx_fu_84[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[1]\,
      I1 => idx_fu_84_reg(1),
      O => \idx_fu_84[0]_i_5_n_0\
    );
\idx_fu_84[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[0]\,
      I1 => idx_fu_84_reg(0),
      O => \idx_fu_84[0]_i_6_n_0\
    );
\idx_fu_84[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[15]\,
      I1 => idx_fu_84_reg(15),
      O => \idx_fu_84[12]_i_2_n_0\
    );
\idx_fu_84[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[14]\,
      I1 => idx_fu_84_reg(14),
      O => \idx_fu_84[12]_i_3_n_0\
    );
\idx_fu_84[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[13]\,
      I1 => idx_fu_84_reg(13),
      O => \idx_fu_84[12]_i_4_n_0\
    );
\idx_fu_84[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[12]\,
      I1 => idx_fu_84_reg(12),
      O => \idx_fu_84[12]_i_5_n_0\
    );
\idx_fu_84[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[19]\,
      I1 => idx_fu_84_reg(19),
      O => \idx_fu_84[16]_i_2_n_0\
    );
\idx_fu_84[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[18]\,
      I1 => idx_fu_84_reg(18),
      O => \idx_fu_84[16]_i_3_n_0\
    );
\idx_fu_84[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[17]\,
      I1 => idx_fu_84_reg(17),
      O => \idx_fu_84[16]_i_4_n_0\
    );
\idx_fu_84[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[16]\,
      I1 => idx_fu_84_reg(16),
      O => \idx_fu_84[16]_i_5_n_0\
    );
\idx_fu_84[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[23]\,
      I1 => idx_fu_84_reg(23),
      O => \idx_fu_84[20]_i_2_n_0\
    );
\idx_fu_84[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[22]\,
      I1 => idx_fu_84_reg(22),
      O => \idx_fu_84[20]_i_3_n_0\
    );
\idx_fu_84[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[21]\,
      I1 => idx_fu_84_reg(21),
      O => \idx_fu_84[20]_i_4_n_0\
    );
\idx_fu_84[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[20]\,
      I1 => idx_fu_84_reg(20),
      O => \idx_fu_84[20]_i_5_n_0\
    );
\idx_fu_84[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[27]\,
      I1 => idx_fu_84_reg(27),
      O => \idx_fu_84[24]_i_2_n_0\
    );
\idx_fu_84[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[26]\,
      I1 => idx_fu_84_reg(26),
      O => \idx_fu_84[24]_i_3_n_0\
    );
\idx_fu_84[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[25]\,
      I1 => idx_fu_84_reg(25),
      O => \idx_fu_84[24]_i_4_n_0\
    );
\idx_fu_84[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[24]\,
      I1 => idx_fu_84_reg(24),
      O => \idx_fu_84[24]_i_5_n_0\
    );
\idx_fu_84[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(31),
      O => \idx_fu_84[28]_i_2_n_0\
    );
\idx_fu_84[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[30]\,
      I1 => idx_fu_84_reg(30),
      O => \idx_fu_84[28]_i_3_n_0\
    );
\idx_fu_84[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[29]\,
      I1 => idx_fu_84_reg(29),
      O => \idx_fu_84[28]_i_4_n_0\
    );
\idx_fu_84[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[28]\,
      I1 => idx_fu_84_reg(28),
      O => \idx_fu_84[28]_i_5_n_0\
    );
\idx_fu_84[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(35),
      O => \idx_fu_84[32]_i_2_n_0\
    );
\idx_fu_84[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(34),
      O => \idx_fu_84[32]_i_3_n_0\
    );
\idx_fu_84[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(33),
      O => \idx_fu_84[32]_i_4_n_0\
    );
\idx_fu_84[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(32),
      O => \idx_fu_84[32]_i_5_n_0\
    );
\idx_fu_84[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(39),
      O => \idx_fu_84[36]_i_2_n_0\
    );
\idx_fu_84[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(38),
      O => \idx_fu_84[36]_i_3_n_0\
    );
\idx_fu_84[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(37),
      O => \idx_fu_84[36]_i_4_n_0\
    );
\idx_fu_84[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(36),
      O => \idx_fu_84[36]_i_5_n_0\
    );
\idx_fu_84[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(43),
      O => \idx_fu_84[40]_i_2_n_0\
    );
\idx_fu_84[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(42),
      O => \idx_fu_84[40]_i_3_n_0\
    );
\idx_fu_84[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(41),
      O => \idx_fu_84[40]_i_4_n_0\
    );
\idx_fu_84[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(40),
      O => \idx_fu_84[40]_i_5_n_0\
    );
\idx_fu_84[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(47),
      O => \idx_fu_84[44]_i_2_n_0\
    );
\idx_fu_84[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(46),
      O => \idx_fu_84[44]_i_3_n_0\
    );
\idx_fu_84[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(45),
      O => \idx_fu_84[44]_i_4_n_0\
    );
\idx_fu_84[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(44),
      O => \idx_fu_84[44]_i_5_n_0\
    );
\idx_fu_84[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(51),
      O => \idx_fu_84[48]_i_2_n_0\
    );
\idx_fu_84[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(50),
      O => \idx_fu_84[48]_i_3_n_0\
    );
\idx_fu_84[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(49),
      O => \idx_fu_84[48]_i_4_n_0\
    );
\idx_fu_84[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(48),
      O => \idx_fu_84[48]_i_5_n_0\
    );
\idx_fu_84[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[7]\,
      I1 => idx_fu_84_reg(7),
      O => \idx_fu_84[4]_i_2_n_0\
    );
\idx_fu_84[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[6]\,
      I1 => idx_fu_84_reg(6),
      O => \idx_fu_84[4]_i_3_n_0\
    );
\idx_fu_84[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[5]\,
      I1 => idx_fu_84_reg(5),
      O => \idx_fu_84[4]_i_4_n_0\
    );
\idx_fu_84[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[4]\,
      I1 => idx_fu_84_reg(4),
      O => \idx_fu_84[4]_i_5_n_0\
    );
\idx_fu_84[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(55),
      O => \idx_fu_84[52]_i_2_n_0\
    );
\idx_fu_84[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(54),
      O => \idx_fu_84[52]_i_3_n_0\
    );
\idx_fu_84[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(53),
      O => \idx_fu_84[52]_i_4_n_0\
    );
\idx_fu_84[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(52),
      O => \idx_fu_84[52]_i_5_n_0\
    );
\idx_fu_84[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(59),
      O => \idx_fu_84[56]_i_2_n_0\
    );
\idx_fu_84[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(58),
      O => \idx_fu_84[56]_i_3_n_0\
    );
\idx_fu_84[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(57),
      O => \idx_fu_84[56]_i_4_n_0\
    );
\idx_fu_84[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(56),
      O => \idx_fu_84[56]_i_5_n_0\
    );
\idx_fu_84[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(61),
      O => \idx_fu_84[60]_i_2_n_0\
    );
\idx_fu_84[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[31]\,
      I1 => idx_fu_84_reg(60),
      O => \idx_fu_84[60]_i_3_n_0\
    );
\idx_fu_84[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[11]\,
      I1 => idx_fu_84_reg(11),
      O => \idx_fu_84[8]_i_2_n_0\
    );
\idx_fu_84[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[10]\,
      I1 => idx_fu_84_reg(10),
      O => \idx_fu_84[8]_i_3_n_0\
    );
\idx_fu_84[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[9]\,
      I1 => idx_fu_84_reg(9),
      O => \idx_fu_84[8]_i_4_n_0\
    );
\idx_fu_84[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_267_reg_n_0_[8]\,
      I1 => idx_fu_84_reg(8),
      O => \idx_fu_84[8]_i_5_n_0\
    );
\idx_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[0]_i_2_n_7\,
      Q => idx_fu_84_reg(0),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \idx_fu_84_reg[0]_i_2_n_0\,
      CO(2) => \idx_fu_84_reg[0]_i_2_n_1\,
      CO(1) => \idx_fu_84_reg[0]_i_2_n_2\,
      CO(0) => \idx_fu_84_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[3]\,
      DI(2) => \tmp_reg_267_reg_n_0_[2]\,
      DI(1) => \tmp_reg_267_reg_n_0_[1]\,
      DI(0) => \tmp_reg_267_reg_n_0_[0]\,
      O(3) => \idx_fu_84_reg[0]_i_2_n_4\,
      O(2) => \idx_fu_84_reg[0]_i_2_n_5\,
      O(1) => \idx_fu_84_reg[0]_i_2_n_6\,
      O(0) => \idx_fu_84_reg[0]_i_2_n_7\,
      S(3) => \idx_fu_84[0]_i_3_n_0\,
      S(2) => \idx_fu_84[0]_i_4_n_0\,
      S(1) => \idx_fu_84[0]_i_5_n_0\,
      S(0) => \idx_fu_84[0]_i_6_n_0\
    );
\idx_fu_84_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[8]_i_1_n_5\,
      Q => idx_fu_84_reg(10),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[8]_i_1_n_4\,
      Q => idx_fu_84_reg(11),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[12]_i_1_n_7\,
      Q => idx_fu_84_reg(12),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[8]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[12]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[12]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[12]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[15]\,
      DI(2) => \tmp_reg_267_reg_n_0_[14]\,
      DI(1) => \tmp_reg_267_reg_n_0_[13]\,
      DI(0) => \tmp_reg_267_reg_n_0_[12]\,
      O(3) => \idx_fu_84_reg[12]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[12]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[12]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[12]_i_1_n_7\,
      S(3) => \idx_fu_84[12]_i_2_n_0\,
      S(2) => \idx_fu_84[12]_i_3_n_0\,
      S(1) => \idx_fu_84[12]_i_4_n_0\,
      S(0) => \idx_fu_84[12]_i_5_n_0\
    );
\idx_fu_84_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[12]_i_1_n_6\,
      Q => idx_fu_84_reg(13),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[12]_i_1_n_5\,
      Q => idx_fu_84_reg(14),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[12]_i_1_n_4\,
      Q => idx_fu_84_reg(15),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[16]_i_1_n_7\,
      Q => idx_fu_84_reg(16),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[12]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[16]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[16]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[16]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[19]\,
      DI(2) => \tmp_reg_267_reg_n_0_[18]\,
      DI(1) => \tmp_reg_267_reg_n_0_[17]\,
      DI(0) => \tmp_reg_267_reg_n_0_[16]\,
      O(3) => \idx_fu_84_reg[16]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[16]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[16]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[16]_i_1_n_7\,
      S(3) => \idx_fu_84[16]_i_2_n_0\,
      S(2) => \idx_fu_84[16]_i_3_n_0\,
      S(1) => \idx_fu_84[16]_i_4_n_0\,
      S(0) => \idx_fu_84[16]_i_5_n_0\
    );
\idx_fu_84_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[16]_i_1_n_6\,
      Q => idx_fu_84_reg(17),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[16]_i_1_n_5\,
      Q => idx_fu_84_reg(18),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[16]_i_1_n_4\,
      Q => idx_fu_84_reg(19),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[0]_i_2_n_6\,
      Q => idx_fu_84_reg(1),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[20]_i_1_n_7\,
      Q => idx_fu_84_reg(20),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[16]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[20]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[20]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[20]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[23]\,
      DI(2) => \tmp_reg_267_reg_n_0_[22]\,
      DI(1) => \tmp_reg_267_reg_n_0_[21]\,
      DI(0) => \tmp_reg_267_reg_n_0_[20]\,
      O(3) => \idx_fu_84_reg[20]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[20]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[20]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[20]_i_1_n_7\,
      S(3) => \idx_fu_84[20]_i_2_n_0\,
      S(2) => \idx_fu_84[20]_i_3_n_0\,
      S(1) => \idx_fu_84[20]_i_4_n_0\,
      S(0) => \idx_fu_84[20]_i_5_n_0\
    );
\idx_fu_84_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[20]_i_1_n_6\,
      Q => idx_fu_84_reg(21),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[20]_i_1_n_5\,
      Q => idx_fu_84_reg(22),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[20]_i_1_n_4\,
      Q => idx_fu_84_reg(23),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[24]_i_1_n_7\,
      Q => idx_fu_84_reg(24),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[20]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[24]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[24]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[24]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[27]\,
      DI(2) => \tmp_reg_267_reg_n_0_[26]\,
      DI(1) => \tmp_reg_267_reg_n_0_[25]\,
      DI(0) => \tmp_reg_267_reg_n_0_[24]\,
      O(3) => \idx_fu_84_reg[24]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[24]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[24]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[24]_i_1_n_7\,
      S(3) => \idx_fu_84[24]_i_2_n_0\,
      S(2) => \idx_fu_84[24]_i_3_n_0\,
      S(1) => \idx_fu_84[24]_i_4_n_0\,
      S(0) => \idx_fu_84[24]_i_5_n_0\
    );
\idx_fu_84_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[24]_i_1_n_6\,
      Q => idx_fu_84_reg(25),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[24]_i_1_n_5\,
      Q => idx_fu_84_reg(26),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[24]_i_1_n_4\,
      Q => idx_fu_84_reg(27),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[28]_i_1_n_7\,
      Q => idx_fu_84_reg(28),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[24]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[28]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[28]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[28]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[31]\,
      DI(2) => \tmp_reg_267_reg_n_0_[30]\,
      DI(1) => \tmp_reg_267_reg_n_0_[29]\,
      DI(0) => \tmp_reg_267_reg_n_0_[28]\,
      O(3) => \idx_fu_84_reg[28]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[28]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[28]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[28]_i_1_n_7\,
      S(3) => \idx_fu_84[28]_i_2_n_0\,
      S(2) => \idx_fu_84[28]_i_3_n_0\,
      S(1) => \idx_fu_84[28]_i_4_n_0\,
      S(0) => \idx_fu_84[28]_i_5_n_0\
    );
\idx_fu_84_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[28]_i_1_n_6\,
      Q => idx_fu_84_reg(29),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[0]_i_2_n_5\,
      Q => idx_fu_84_reg(2),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[28]_i_1_n_5\,
      Q => idx_fu_84_reg(30),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[28]_i_1_n_4\,
      Q => idx_fu_84_reg(31),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[32]_i_1_n_7\,
      Q => idx_fu_84_reg(32),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[28]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[32]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[32]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[32]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[31]\,
      DI(2) => \tmp_reg_267_reg_n_0_[31]\,
      DI(1) => \tmp_reg_267_reg_n_0_[31]\,
      DI(0) => \tmp_reg_267_reg_n_0_[31]\,
      O(3) => \idx_fu_84_reg[32]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[32]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[32]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[32]_i_1_n_7\,
      S(3) => \idx_fu_84[32]_i_2_n_0\,
      S(2) => \idx_fu_84[32]_i_3_n_0\,
      S(1) => \idx_fu_84[32]_i_4_n_0\,
      S(0) => \idx_fu_84[32]_i_5_n_0\
    );
\idx_fu_84_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[32]_i_1_n_6\,
      Q => idx_fu_84_reg(33),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[32]_i_1_n_5\,
      Q => idx_fu_84_reg(34),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[32]_i_1_n_4\,
      Q => idx_fu_84_reg(35),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[36]_i_1_n_7\,
      Q => idx_fu_84_reg(36),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[32]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[36]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[36]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[36]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[31]\,
      DI(2) => \tmp_reg_267_reg_n_0_[31]\,
      DI(1) => \tmp_reg_267_reg_n_0_[31]\,
      DI(0) => \tmp_reg_267_reg_n_0_[31]\,
      O(3) => \idx_fu_84_reg[36]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[36]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[36]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[36]_i_1_n_7\,
      S(3) => \idx_fu_84[36]_i_2_n_0\,
      S(2) => \idx_fu_84[36]_i_3_n_0\,
      S(1) => \idx_fu_84[36]_i_4_n_0\,
      S(0) => \idx_fu_84[36]_i_5_n_0\
    );
\idx_fu_84_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[36]_i_1_n_6\,
      Q => idx_fu_84_reg(37),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[36]_i_1_n_5\,
      Q => idx_fu_84_reg(38),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[36]_i_1_n_4\,
      Q => idx_fu_84_reg(39),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[0]_i_2_n_4\,
      Q => idx_fu_84_reg(3),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[40]_i_1_n_7\,
      Q => idx_fu_84_reg(40),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[36]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[40]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[40]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[40]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[31]\,
      DI(2) => \tmp_reg_267_reg_n_0_[31]\,
      DI(1) => \tmp_reg_267_reg_n_0_[31]\,
      DI(0) => \tmp_reg_267_reg_n_0_[31]\,
      O(3) => \idx_fu_84_reg[40]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[40]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[40]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[40]_i_1_n_7\,
      S(3) => \idx_fu_84[40]_i_2_n_0\,
      S(2) => \idx_fu_84[40]_i_3_n_0\,
      S(1) => \idx_fu_84[40]_i_4_n_0\,
      S(0) => \idx_fu_84[40]_i_5_n_0\
    );
\idx_fu_84_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[40]_i_1_n_6\,
      Q => idx_fu_84_reg(41),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[40]_i_1_n_5\,
      Q => idx_fu_84_reg(42),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[40]_i_1_n_4\,
      Q => idx_fu_84_reg(43),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[44]_i_1_n_7\,
      Q => idx_fu_84_reg(44),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[40]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[44]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[44]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[44]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[31]\,
      DI(2) => \tmp_reg_267_reg_n_0_[31]\,
      DI(1) => \tmp_reg_267_reg_n_0_[31]\,
      DI(0) => \tmp_reg_267_reg_n_0_[31]\,
      O(3) => \idx_fu_84_reg[44]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[44]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[44]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[44]_i_1_n_7\,
      S(3) => \idx_fu_84[44]_i_2_n_0\,
      S(2) => \idx_fu_84[44]_i_3_n_0\,
      S(1) => \idx_fu_84[44]_i_4_n_0\,
      S(0) => \idx_fu_84[44]_i_5_n_0\
    );
\idx_fu_84_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[44]_i_1_n_6\,
      Q => idx_fu_84_reg(45),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[44]_i_1_n_5\,
      Q => idx_fu_84_reg(46),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[44]_i_1_n_4\,
      Q => idx_fu_84_reg(47),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[48]_i_1_n_7\,
      Q => idx_fu_84_reg(48),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[44]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[48]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[48]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[48]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[31]\,
      DI(2) => \tmp_reg_267_reg_n_0_[31]\,
      DI(1) => \tmp_reg_267_reg_n_0_[31]\,
      DI(0) => \tmp_reg_267_reg_n_0_[31]\,
      O(3) => \idx_fu_84_reg[48]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[48]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[48]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[48]_i_1_n_7\,
      S(3) => \idx_fu_84[48]_i_2_n_0\,
      S(2) => \idx_fu_84[48]_i_3_n_0\,
      S(1) => \idx_fu_84[48]_i_4_n_0\,
      S(0) => \idx_fu_84[48]_i_5_n_0\
    );
\idx_fu_84_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[48]_i_1_n_6\,
      Q => idx_fu_84_reg(49),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[4]_i_1_n_7\,
      Q => idx_fu_84_reg(4),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[0]_i_2_n_0\,
      CO(3) => \idx_fu_84_reg[4]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[4]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[4]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[7]\,
      DI(2) => \tmp_reg_267_reg_n_0_[6]\,
      DI(1) => \tmp_reg_267_reg_n_0_[5]\,
      DI(0) => \tmp_reg_267_reg_n_0_[4]\,
      O(3) => \idx_fu_84_reg[4]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[4]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[4]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[4]_i_1_n_7\,
      S(3) => \idx_fu_84[4]_i_2_n_0\,
      S(2) => \idx_fu_84[4]_i_3_n_0\,
      S(1) => \idx_fu_84[4]_i_4_n_0\,
      S(0) => \idx_fu_84[4]_i_5_n_0\
    );
\idx_fu_84_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[48]_i_1_n_5\,
      Q => idx_fu_84_reg(50),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[48]_i_1_n_4\,
      Q => idx_fu_84_reg(51),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[52]_i_1_n_7\,
      Q => idx_fu_84_reg(52),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[48]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[52]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[52]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[52]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[31]\,
      DI(2) => \tmp_reg_267_reg_n_0_[31]\,
      DI(1) => \tmp_reg_267_reg_n_0_[31]\,
      DI(0) => \tmp_reg_267_reg_n_0_[31]\,
      O(3) => \idx_fu_84_reg[52]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[52]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[52]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[52]_i_1_n_7\,
      S(3) => \idx_fu_84[52]_i_2_n_0\,
      S(2) => \idx_fu_84[52]_i_3_n_0\,
      S(1) => \idx_fu_84[52]_i_4_n_0\,
      S(0) => \idx_fu_84[52]_i_5_n_0\
    );
\idx_fu_84_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[52]_i_1_n_6\,
      Q => idx_fu_84_reg(53),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[52]_i_1_n_5\,
      Q => idx_fu_84_reg(54),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[52]_i_1_n_4\,
      Q => idx_fu_84_reg(55),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[56]_i_1_n_7\,
      Q => idx_fu_84_reg(56),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[52]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[56]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[56]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[56]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[31]\,
      DI(2) => \tmp_reg_267_reg_n_0_[31]\,
      DI(1) => \tmp_reg_267_reg_n_0_[31]\,
      DI(0) => \tmp_reg_267_reg_n_0_[31]\,
      O(3) => \idx_fu_84_reg[56]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[56]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[56]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[56]_i_1_n_7\,
      S(3) => \idx_fu_84[56]_i_2_n_0\,
      S(2) => \idx_fu_84[56]_i_3_n_0\,
      S(1) => \idx_fu_84[56]_i_4_n_0\,
      S(0) => \idx_fu_84[56]_i_5_n_0\
    );
\idx_fu_84_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[56]_i_1_n_6\,
      Q => idx_fu_84_reg(57),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[56]_i_1_n_5\,
      Q => idx_fu_84_reg(58),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[56]_i_1_n_4\,
      Q => idx_fu_84_reg(59),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[4]_i_1_n_6\,
      Q => idx_fu_84_reg(5),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[60]_i_1_n_7\,
      Q => idx_fu_84_reg(60),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[56]_i_1_n_0\,
      CO(3 downto 1) => \NLW_idx_fu_84_reg[60]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \idx_fu_84_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_reg_267_reg_n_0_[31]\,
      O(3 downto 2) => \NLW_idx_fu_84_reg[60]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \idx_fu_84_reg[60]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[60]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \idx_fu_84[60]_i_2_n_0\,
      S(0) => \idx_fu_84[60]_i_3_n_0\
    );
\idx_fu_84_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[60]_i_1_n_6\,
      Q => idx_fu_84_reg(61),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[4]_i_1_n_5\,
      Q => idx_fu_84_reg(6),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[4]_i_1_n_4\,
      Q => idx_fu_84_reg(7),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[8]_i_1_n_7\,
      Q => idx_fu_84_reg(8),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\idx_fu_84_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_fu_84_reg[4]_i_1_n_0\,
      CO(3) => \idx_fu_84_reg[8]_i_1_n_0\,
      CO(2) => \idx_fu_84_reg[8]_i_1_n_1\,
      CO(1) => \idx_fu_84_reg[8]_i_1_n_2\,
      CO(0) => \idx_fu_84_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_reg_267_reg_n_0_[11]\,
      DI(2) => \tmp_reg_267_reg_n_0_[10]\,
      DI(1) => \tmp_reg_267_reg_n_0_[9]\,
      DI(0) => \tmp_reg_267_reg_n_0_[8]\,
      O(3) => \idx_fu_84_reg[8]_i_1_n_4\,
      O(2) => \idx_fu_84_reg[8]_i_1_n_5\,
      O(1) => \idx_fu_84_reg[8]_i_1_n_6\,
      O(0) => \idx_fu_84_reg[8]_i_1_n_7\,
      S(3) => \idx_fu_84[8]_i_2_n_0\,
      S(2) => \idx_fu_84[8]_i_3_n_0\,
      S(1) => \idx_fu_84[8]_i_4_n_0\,
      S(0) => \idx_fu_84[8]_i_5_n_0\
    );
\idx_fu_84_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_6_in,
      D => \idx_fu_84_reg[8]_i_1_n_6\,
      Q => idx_fu_84_reg(9),
      R => \^streamtoparallelwithburst_u0_out_memory_read\
    );
\in_s2m_len_read_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(0),
      Q => in_s2m_len_read_reg_250(0),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(10),
      Q => in_s2m_len_read_reg_250(10),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(11),
      Q => in_s2m_len_read_reg_250(11),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(12),
      Q => in_s2m_len_read_reg_250(12),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(13),
      Q => in_s2m_len_read_reg_250(13),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(14),
      Q => in_s2m_len_read_reg_250(14),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(15),
      Q => in_s2m_len_read_reg_250(15),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(16),
      Q => in_s2m_len_read_reg_250(16),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(17),
      Q => in_s2m_len_read_reg_250(17),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(18),
      Q => in_s2m_len_read_reg_250(18),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(19),
      Q => in_s2m_len_read_reg_250(19),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(1),
      Q => in_s2m_len_read_reg_250(1),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(20),
      Q => in_s2m_len_read_reg_250(20),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(21),
      Q => in_s2m_len_read_reg_250(21),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(22),
      Q => in_s2m_len_read_reg_250(22),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(23),
      Q => in_s2m_len_read_reg_250(23),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(24),
      Q => in_s2m_len_read_reg_250(24),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(25),
      Q => in_s2m_len_read_reg_250(25),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(26),
      Q => in_s2m_len_read_reg_250(26),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(27),
      Q => in_s2m_len_read_reg_250(27),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(28),
      Q => in_s2m_len_read_reg_250(28),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(29),
      Q => in_s2m_len_read_reg_250(29),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(2),
      Q => in_s2m_len_read_reg_250(2),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(30),
      Q => in_s2m_len_read_reg_250(30),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(31),
      Q => in_s2m_len_read_reg_250(31),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(3),
      Q => in_s2m_len_read_reg_250(3),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(4),
      Q => in_s2m_len_read_reg_250(4),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(5),
      Q => in_s2m_len_read_reg_250(5),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(6),
      Q => in_s2m_len_read_reg_250(6),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(7),
      Q => in_s2m_len_read_reg_250(7),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(8),
      Q => in_s2m_len_read_reg_250(8),
      R => '0'
    );
\in_s2m_len_read_reg_250_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \in_s2m_len_read_reg_250_reg[31]_0\(9),
      Q => in_s2m_len_read_reg_250(9),
      R => '0'
    );
\int_out_buf_sts[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => empty_32_reg_126,
      I1 => \^q\(4),
      I2 => \int_out_buf_sts_reg[0]\,
      O => \empty_32_reg_126_reg[0]_0\
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^moutptr110_out\,
      I1 => \mOutPtr_reg[3]\,
      O => E(0)
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_empty_n,
      I2 => \mOutPtr_reg[3]_0\,
      O => \^moutptr110_out\
    );
\mem_reg[13][0]_srl14_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(0),
      O => \in\(0)
    );
\mem_reg[13][10]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(10),
      O => \in\(10)
    );
\mem_reg[13][11]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(11),
      O => \in\(11)
    );
\mem_reg[13][12]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(12),
      O => \in\(12)
    );
\mem_reg[13][13]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(13),
      O => \in\(13)
    );
\mem_reg[13][14]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(14),
      O => \in\(14)
    );
\mem_reg[13][15]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(15),
      O => \in\(15)
    );
\mem_reg[13][16]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(16),
      O => \in\(16)
    );
\mem_reg[13][17]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(17),
      O => \in\(17)
    );
\mem_reg[13][18]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(18),
      O => \in\(18)
    );
\mem_reg[13][19]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(19),
      O => \in\(19)
    );
\mem_reg[13][1]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(1),
      O => \in\(1)
    );
\mem_reg[13][20]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(20),
      O => \in\(20)
    );
\mem_reg[13][21]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(21),
      O => \in\(21)
    );
\mem_reg[13][22]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(22),
      O => \in\(22)
    );
\mem_reg[13][23]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(23),
      O => \in\(23)
    );
\mem_reg[13][24]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(24),
      O => \in\(24)
    );
\mem_reg[13][25]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(25),
      O => \in\(25)
    );
\mem_reg[13][26]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(26),
      O => \in\(26)
    );
\mem_reg[13][27]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(27),
      O => \in\(27)
    );
\mem_reg[13][28]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(28),
      O => \in\(28)
    );
\mem_reg[13][29]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(29),
      O => \in\(29)
    );
\mem_reg[13][2]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(2),
      O => \in\(2)
    );
\mem_reg[13][30]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(30),
      O => \in\(30)
    );
\mem_reg[13][31]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(31),
      O => \in\(31)
    );
\mem_reg[13][32]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(32),
      O => \in\(32)
    );
\mem_reg[13][33]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(33),
      O => \in\(33)
    );
\mem_reg[13][34]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(34),
      O => \in\(34)
    );
\mem_reg[13][35]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(35),
      O => \in\(35)
    );
\mem_reg[13][36]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(36),
      O => \in\(36)
    );
\mem_reg[13][37]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(37),
      O => \in\(37)
    );
\mem_reg[13][38]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(38),
      O => \in\(38)
    );
\mem_reg[13][39]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(39),
      O => \in\(39)
    );
\mem_reg[13][3]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(3),
      O => \in\(3)
    );
\mem_reg[13][40]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(40),
      O => \in\(40)
    );
\mem_reg[13][41]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(41),
      O => \in\(41)
    );
\mem_reg[13][42]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(42),
      O => \in\(42)
    );
\mem_reg[13][43]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(43),
      O => \in\(43)
    );
\mem_reg[13][44]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(44),
      O => \in\(44)
    );
\mem_reg[13][45]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(45),
      O => \in\(45)
    );
\mem_reg[13][46]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(46),
      O => \in\(46)
    );
\mem_reg[13][47]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(47),
      O => \in\(47)
    );
\mem_reg[13][48]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(48),
      O => \in\(48)
    );
\mem_reg[13][49]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(49),
      O => \in\(49)
    );
\mem_reg[13][4]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(4),
      O => \in\(4)
    );
\mem_reg[13][50]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(50),
      O => \in\(50)
    );
\mem_reg[13][51]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(51),
      O => \in\(51)
    );
\mem_reg[13][52]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(52),
      O => \in\(52)
    );
\mem_reg[13][53]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(53),
      O => \in\(53)
    );
\mem_reg[13][54]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(54),
      O => \in\(54)
    );
\mem_reg[13][55]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(55),
      O => \in\(55)
    );
\mem_reg[13][56]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(56),
      O => \in\(56)
    );
\mem_reg[13][57]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(57),
      O => \in\(57)
    );
\mem_reg[13][58]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(58),
      O => \in\(58)
    );
\mem_reg[13][59]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(59),
      O => \in\(59)
    );
\mem_reg[13][5]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(5),
      O => \in\(5)
    );
\mem_reg[13][60]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(60),
      O => \in\(60)
    );
\mem_reg[13][61]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(61),
      O => \in\(61)
    );
\mem_reg[13][64]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[0]\,
      O => \in\(62)
    );
\mem_reg[13][65]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[1]\,
      O => \in\(63)
    );
\mem_reg[13][66]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[2]\,
      O => \in\(64)
    );
\mem_reg[13][67]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[3]\,
      O => \in\(65)
    );
\mem_reg[13][68]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[4]\,
      O => \in\(66)
    );
\mem_reg[13][69]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[5]\,
      O => \in\(67)
    );
\mem_reg[13][6]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(6),
      O => \in\(6)
    );
\mem_reg[13][70]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[6]\,
      O => \in\(68)
    );
\mem_reg[13][71]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[7]\,
      O => \in\(69)
    );
\mem_reg[13][72]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[8]\,
      O => \in\(70)
    );
\mem_reg[13][73]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[9]\,
      O => \in\(71)
    );
\mem_reg[13][74]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[10]\,
      O => \in\(72)
    );
\mem_reg[13][75]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[11]\,
      O => \in\(73)
    );
\mem_reg[13][76]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[12]\,
      O => \in\(74)
    );
\mem_reg[13][77]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[13]\,
      O => \in\(75)
    );
\mem_reg[13][78]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[14]\,
      O => \in\(76)
    );
\mem_reg[13][79]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[15]\,
      O => \in\(77)
    );
\mem_reg[13][7]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(7),
      O => \in\(7)
    );
\mem_reg[13][80]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[16]\,
      O => \in\(78)
    );
\mem_reg[13][81]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[17]\,
      O => \in\(79)
    );
\mem_reg[13][82]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[18]\,
      O => \in\(80)
    );
\mem_reg[13][83]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[19]\,
      O => \in\(81)
    );
\mem_reg[13][84]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[20]\,
      O => \in\(82)
    );
\mem_reg[13][85]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[21]\,
      O => \in\(83)
    );
\mem_reg[13][86]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[22]\,
      O => \in\(84)
    );
\mem_reg[13][87]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[23]\,
      O => \in\(85)
    );
\mem_reg[13][88]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[24]\,
      O => \in\(86)
    );
\mem_reg[13][89]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[25]\,
      O => \in\(87)
    );
\mem_reg[13][8]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(8),
      O => \in\(8)
    );
\mem_reg[13][90]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[26]\,
      O => \in\(88)
    );
\mem_reg[13][91]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[27]\,
      O => \in\(89)
    );
\mem_reg[13][92]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[28]\,
      O => \in\(90)
    );
\mem_reg[13][93]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[29]\,
      O => \in\(91)
    );
\mem_reg[13][94]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[30]\,
      O => \in\(92)
    );
\mem_reg[13][95]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => \tmp_reg_267_reg_n_0_[31]\,
      O => \in\(93)
    );
\mem_reg[13][9]_srl14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem0_AWREADY,
      I2 => trunc_ln_reg_279(9),
      O => \in\(9)
    );
\out_memory_read_reg_245_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(9),
      Q => out_memory_read_reg_245(10),
      R => '0'
    );
\out_memory_read_reg_245_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(10),
      Q => out_memory_read_reg_245(11),
      R => '0'
    );
\out_memory_read_reg_245_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(11),
      Q => out_memory_read_reg_245(12),
      R => '0'
    );
\out_memory_read_reg_245_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(12),
      Q => out_memory_read_reg_245(13),
      R => '0'
    );
\out_memory_read_reg_245_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(13),
      Q => out_memory_read_reg_245(14),
      R => '0'
    );
\out_memory_read_reg_245_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(14),
      Q => out_memory_read_reg_245(15),
      R => '0'
    );
\out_memory_read_reg_245_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(15),
      Q => out_memory_read_reg_245(16),
      R => '0'
    );
\out_memory_read_reg_245_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(16),
      Q => out_memory_read_reg_245(17),
      R => '0'
    );
\out_memory_read_reg_245_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(17),
      Q => out_memory_read_reg_245(18),
      R => '0'
    );
\out_memory_read_reg_245_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(18),
      Q => out_memory_read_reg_245(19),
      R => '0'
    );
\out_memory_read_reg_245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(0),
      Q => out_memory_read_reg_245(1),
      R => '0'
    );
\out_memory_read_reg_245_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(19),
      Q => out_memory_read_reg_245(20),
      R => '0'
    );
\out_memory_read_reg_245_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(20),
      Q => out_memory_read_reg_245(21),
      R => '0'
    );
\out_memory_read_reg_245_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(21),
      Q => out_memory_read_reg_245(22),
      R => '0'
    );
\out_memory_read_reg_245_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(22),
      Q => out_memory_read_reg_245(23),
      R => '0'
    );
\out_memory_read_reg_245_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(23),
      Q => out_memory_read_reg_245(24),
      R => '0'
    );
\out_memory_read_reg_245_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(24),
      Q => out_memory_read_reg_245(25),
      R => '0'
    );
\out_memory_read_reg_245_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(25),
      Q => out_memory_read_reg_245(26),
      R => '0'
    );
\out_memory_read_reg_245_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(26),
      Q => out_memory_read_reg_245(27),
      R => '0'
    );
\out_memory_read_reg_245_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(27),
      Q => out_memory_read_reg_245(28),
      R => '0'
    );
\out_memory_read_reg_245_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(28),
      Q => out_memory_read_reg_245(29),
      R => '0'
    );
\out_memory_read_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(1),
      Q => out_memory_read_reg_245(2),
      R => '0'
    );
\out_memory_read_reg_245_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(29),
      Q => out_memory_read_reg_245(30),
      R => '0'
    );
\out_memory_read_reg_245_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(30),
      Q => out_memory_read_reg_245(31),
      R => '0'
    );
\out_memory_read_reg_245_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(31),
      Q => out_memory_read_reg_245(32),
      R => '0'
    );
\out_memory_read_reg_245_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(32),
      Q => out_memory_read_reg_245(33),
      R => '0'
    );
\out_memory_read_reg_245_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(33),
      Q => out_memory_read_reg_245(34),
      R => '0'
    );
\out_memory_read_reg_245_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(34),
      Q => out_memory_read_reg_245(35),
      R => '0'
    );
\out_memory_read_reg_245_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(35),
      Q => out_memory_read_reg_245(36),
      R => '0'
    );
\out_memory_read_reg_245_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(36),
      Q => out_memory_read_reg_245(37),
      R => '0'
    );
\out_memory_read_reg_245_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(37),
      Q => out_memory_read_reg_245(38),
      R => '0'
    );
\out_memory_read_reg_245_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(38),
      Q => out_memory_read_reg_245(39),
      R => '0'
    );
\out_memory_read_reg_245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(2),
      Q => out_memory_read_reg_245(3),
      R => '0'
    );
\out_memory_read_reg_245_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(39),
      Q => out_memory_read_reg_245(40),
      R => '0'
    );
\out_memory_read_reg_245_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(40),
      Q => out_memory_read_reg_245(41),
      R => '0'
    );
\out_memory_read_reg_245_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(41),
      Q => out_memory_read_reg_245(42),
      R => '0'
    );
\out_memory_read_reg_245_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(42),
      Q => out_memory_read_reg_245(43),
      R => '0'
    );
\out_memory_read_reg_245_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(43),
      Q => out_memory_read_reg_245(44),
      R => '0'
    );
\out_memory_read_reg_245_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(44),
      Q => out_memory_read_reg_245(45),
      R => '0'
    );
\out_memory_read_reg_245_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(45),
      Q => out_memory_read_reg_245(46),
      R => '0'
    );
\out_memory_read_reg_245_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(46),
      Q => out_memory_read_reg_245(47),
      R => '0'
    );
\out_memory_read_reg_245_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(47),
      Q => out_memory_read_reg_245(48),
      R => '0'
    );
\out_memory_read_reg_245_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(48),
      Q => out_memory_read_reg_245(49),
      R => '0'
    );
\out_memory_read_reg_245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(3),
      Q => out_memory_read_reg_245(4),
      R => '0'
    );
\out_memory_read_reg_245_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(49),
      Q => out_memory_read_reg_245(50),
      R => '0'
    );
\out_memory_read_reg_245_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(50),
      Q => out_memory_read_reg_245(51),
      R => '0'
    );
\out_memory_read_reg_245_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(51),
      Q => out_memory_read_reg_245(52),
      R => '0'
    );
\out_memory_read_reg_245_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(52),
      Q => out_memory_read_reg_245(53),
      R => '0'
    );
\out_memory_read_reg_245_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(53),
      Q => out_memory_read_reg_245(54),
      R => '0'
    );
\out_memory_read_reg_245_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(54),
      Q => out_memory_read_reg_245(55),
      R => '0'
    );
\out_memory_read_reg_245_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(55),
      Q => out_memory_read_reg_245(56),
      R => '0'
    );
\out_memory_read_reg_245_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(56),
      Q => out_memory_read_reg_245(57),
      R => '0'
    );
\out_memory_read_reg_245_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(57),
      Q => out_memory_read_reg_245(58),
      R => '0'
    );
\out_memory_read_reg_245_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(58),
      Q => out_memory_read_reg_245(59),
      R => '0'
    );
\out_memory_read_reg_245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(4),
      Q => out_memory_read_reg_245(5),
      R => '0'
    );
\out_memory_read_reg_245_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(59),
      Q => out_memory_read_reg_245(60),
      R => '0'
    );
\out_memory_read_reg_245_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(60),
      Q => out_memory_read_reg_245(61),
      R => '0'
    );
\out_memory_read_reg_245_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(61),
      Q => out_memory_read_reg_245(62),
      R => '0'
    );
\out_memory_read_reg_245_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(62),
      Q => out_memory_read_reg_245(63),
      R => '0'
    );
\out_memory_read_reg_245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(5),
      Q => out_memory_read_reg_245(6),
      R => '0'
    );
\out_memory_read_reg_245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(6),
      Q => out_memory_read_reg_245(7),
      R => '0'
    );
\out_memory_read_reg_245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(7),
      Q => out_memory_read_reg_245(8),
      R => '0'
    );
\out_memory_read_reg_245_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => \out_memory_read_reg_245_reg[63]_0\(8),
      Q => out_memory_read_reg_245(9),
      R => '0'
    );
\sts_clear_read_reg_255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(0),
      D => sts_clear_c_dout,
      Q => sts_clear_read_reg_255,
      R => '0'
    );
\tmp_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(0),
      Q => \tmp_reg_267_reg_n_0_[0]\,
      R => '0'
    );
\tmp_reg_267_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(10),
      Q => \tmp_reg_267_reg_n_0_[10]\,
      R => '0'
    );
\tmp_reg_267_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(11),
      Q => \tmp_reg_267_reg_n_0_[11]\,
      R => '0'
    );
\tmp_reg_267_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(12),
      Q => \tmp_reg_267_reg_n_0_[12]\,
      R => '0'
    );
\tmp_reg_267_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(13),
      Q => \tmp_reg_267_reg_n_0_[13]\,
      R => '0'
    );
\tmp_reg_267_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(14),
      Q => \tmp_reg_267_reg_n_0_[14]\,
      R => '0'
    );
\tmp_reg_267_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(15),
      Q => \tmp_reg_267_reg_n_0_[15]\,
      R => '0'
    );
\tmp_reg_267_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(16),
      Q => \tmp_reg_267_reg_n_0_[16]\,
      R => '0'
    );
\tmp_reg_267_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(17),
      Q => \tmp_reg_267_reg_n_0_[17]\,
      R => '0'
    );
\tmp_reg_267_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(18),
      Q => \tmp_reg_267_reg_n_0_[18]\,
      R => '0'
    );
\tmp_reg_267_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(19),
      Q => \tmp_reg_267_reg_n_0_[19]\,
      R => '0'
    );
\tmp_reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(1),
      Q => \tmp_reg_267_reg_n_0_[1]\,
      R => '0'
    );
\tmp_reg_267_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(20),
      Q => \tmp_reg_267_reg_n_0_[20]\,
      R => '0'
    );
\tmp_reg_267_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(21),
      Q => \tmp_reg_267_reg_n_0_[21]\,
      R => '0'
    );
\tmp_reg_267_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(22),
      Q => \tmp_reg_267_reg_n_0_[22]\,
      R => '0'
    );
\tmp_reg_267_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(23),
      Q => \tmp_reg_267_reg_n_0_[23]\,
      R => '0'
    );
\tmp_reg_267_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(24),
      Q => \tmp_reg_267_reg_n_0_[24]\,
      R => '0'
    );
\tmp_reg_267_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(25),
      Q => \tmp_reg_267_reg_n_0_[25]\,
      R => '0'
    );
\tmp_reg_267_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(26),
      Q => \tmp_reg_267_reg_n_0_[26]\,
      R => '0'
    );
\tmp_reg_267_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(27),
      Q => \tmp_reg_267_reg_n_0_[27]\,
      R => '0'
    );
\tmp_reg_267_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(28),
      Q => \tmp_reg_267_reg_n_0_[28]\,
      R => '0'
    );
\tmp_reg_267_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(29),
      Q => \tmp_reg_267_reg_n_0_[29]\,
      R => '0'
    );
\tmp_reg_267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(2),
      Q => \tmp_reg_267_reg_n_0_[2]\,
      R => '0'
    );
\tmp_reg_267_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(30),
      Q => \tmp_reg_267_reg_n_0_[30]\,
      R => '0'
    );
\tmp_reg_267_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(31),
      Q => \tmp_reg_267_reg_n_0_[31]\,
      R => '0'
    );
\tmp_reg_267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(3),
      Q => \tmp_reg_267_reg_n_0_[3]\,
      R => '0'
    );
\tmp_reg_267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(4),
      Q => \tmp_reg_267_reg_n_0_[4]\,
      R => '0'
    );
\tmp_reg_267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(5),
      Q => \tmp_reg_267_reg_n_0_[5]\,
      R => '0'
    );
\tmp_reg_267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(6),
      Q => \tmp_reg_267_reg_n_0_[6]\,
      R => '0'
    );
\tmp_reg_267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(7),
      Q => \tmp_reg_267_reg_n_0_[7]\,
      R => '0'
    );
\tmp_reg_267_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(8),
      Q => \tmp_reg_267_reg_n_0_[8]\,
      R => '0'
    );
\tmp_reg_267_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \^q\(1),
      D => \tmp_reg_267_reg[31]_0\(9),
      Q => \tmp_reg_267_reg_n_0_[9]\,
      R => '0'
    );
\trunc_ln15_reg_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[0]\,
      Q => trunc_ln15_reg_290(0),
      R => '0'
    );
\trunc_ln15_reg_290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[10]\,
      Q => trunc_ln15_reg_290(10),
      R => '0'
    );
\trunc_ln15_reg_290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[11]\,
      Q => trunc_ln15_reg_290(11),
      R => '0'
    );
\trunc_ln15_reg_290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[12]\,
      Q => trunc_ln15_reg_290(12),
      R => '0'
    );
\trunc_ln15_reg_290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[13]\,
      Q => trunc_ln15_reg_290(13),
      R => '0'
    );
\trunc_ln15_reg_290_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[14]\,
      Q => trunc_ln15_reg_290(14),
      R => '0'
    );
\trunc_ln15_reg_290_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[15]\,
      Q => trunc_ln15_reg_290(15),
      R => '0'
    );
\trunc_ln15_reg_290_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[16]\,
      Q => trunc_ln15_reg_290(16),
      R => '0'
    );
\trunc_ln15_reg_290_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[17]\,
      Q => trunc_ln15_reg_290(17),
      R => '0'
    );
\trunc_ln15_reg_290_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[18]\,
      Q => trunc_ln15_reg_290(18),
      R => '0'
    );
\trunc_ln15_reg_290_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[19]\,
      Q => trunc_ln15_reg_290(19),
      R => '0'
    );
\trunc_ln15_reg_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[1]\,
      Q => trunc_ln15_reg_290(1),
      R => '0'
    );
\trunc_ln15_reg_290_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[20]\,
      Q => trunc_ln15_reg_290(20),
      R => '0'
    );
\trunc_ln15_reg_290_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[21]\,
      Q => trunc_ln15_reg_290(21),
      R => '0'
    );
\trunc_ln15_reg_290_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[22]\,
      Q => trunc_ln15_reg_290(22),
      R => '0'
    );
\trunc_ln15_reg_290_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[23]\,
      Q => trunc_ln15_reg_290(23),
      R => '0'
    );
\trunc_ln15_reg_290_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[24]\,
      Q => trunc_ln15_reg_290(24),
      R => '0'
    );
\trunc_ln15_reg_290_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[25]\,
      Q => trunc_ln15_reg_290(25),
      R => '0'
    );
\trunc_ln15_reg_290_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[26]\,
      Q => trunc_ln15_reg_290(26),
      R => '0'
    );
\trunc_ln15_reg_290_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[27]\,
      Q => trunc_ln15_reg_290(27),
      R => '0'
    );
\trunc_ln15_reg_290_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[28]\,
      Q => trunc_ln15_reg_290(28),
      R => '0'
    );
\trunc_ln15_reg_290_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[29]\,
      Q => trunc_ln15_reg_290(29),
      R => '0'
    );
\trunc_ln15_reg_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[2]\,
      Q => trunc_ln15_reg_290(2),
      R => '0'
    );
\trunc_ln15_reg_290_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[30]\,
      Q => trunc_ln15_reg_290(30),
      R => '0'
    );
\trunc_ln15_reg_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[3]\,
      Q => trunc_ln15_reg_290(3),
      R => '0'
    );
\trunc_ln15_reg_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[4]\,
      Q => trunc_ln15_reg_290(4),
      R => '0'
    );
\trunc_ln15_reg_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[5]\,
      Q => trunc_ln15_reg_290(5),
      R => '0'
    );
\trunc_ln15_reg_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[6]\,
      Q => trunc_ln15_reg_290(6),
      R => '0'
    );
\trunc_ln15_reg_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[7]\,
      Q => trunc_ln15_reg_290(7),
      R => '0'
    );
\trunc_ln15_reg_290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[8]\,
      Q => trunc_ln15_reg_290(8),
      R => '0'
    );
\trunc_ln15_reg_290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => ap_CS_fsm_state5,
      D => \tmp_reg_267_reg_n_0_[9]\,
      Q => trunc_ln15_reg_290(9),
      R => '0'
    );
\trunc_ln_reg_279[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(12),
      I1 => idx_fu_84_reg(10),
      O => \trunc_ln_reg_279[10]_i_2_n_0\
    );
\trunc_ln_reg_279[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(11),
      I1 => idx_fu_84_reg(9),
      O => \trunc_ln_reg_279[10]_i_3_n_0\
    );
\trunc_ln_reg_279[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(10),
      I1 => idx_fu_84_reg(8),
      O => \trunc_ln_reg_279[10]_i_4_n_0\
    );
\trunc_ln_reg_279[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(9),
      I1 => idx_fu_84_reg(7),
      O => \trunc_ln_reg_279[10]_i_5_n_0\
    );
\trunc_ln_reg_279[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(16),
      I1 => idx_fu_84_reg(14),
      O => \trunc_ln_reg_279[14]_i_2_n_0\
    );
\trunc_ln_reg_279[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(15),
      I1 => idx_fu_84_reg(13),
      O => \trunc_ln_reg_279[14]_i_3_n_0\
    );
\trunc_ln_reg_279[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(14),
      I1 => idx_fu_84_reg(12),
      O => \trunc_ln_reg_279[14]_i_4_n_0\
    );
\trunc_ln_reg_279[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(13),
      I1 => idx_fu_84_reg(11),
      O => \trunc_ln_reg_279[14]_i_5_n_0\
    );
\trunc_ln_reg_279[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(20),
      I1 => idx_fu_84_reg(18),
      O => \trunc_ln_reg_279[18]_i_2_n_0\
    );
\trunc_ln_reg_279[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(19),
      I1 => idx_fu_84_reg(17),
      O => \trunc_ln_reg_279[18]_i_3_n_0\
    );
\trunc_ln_reg_279[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(18),
      I1 => idx_fu_84_reg(16),
      O => \trunc_ln_reg_279[18]_i_4_n_0\
    );
\trunc_ln_reg_279[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(17),
      I1 => idx_fu_84_reg(15),
      O => \trunc_ln_reg_279[18]_i_5_n_0\
    );
\trunc_ln_reg_279[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(24),
      I1 => idx_fu_84_reg(22),
      O => \trunc_ln_reg_279[22]_i_2_n_0\
    );
\trunc_ln_reg_279[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(23),
      I1 => idx_fu_84_reg(21),
      O => \trunc_ln_reg_279[22]_i_3_n_0\
    );
\trunc_ln_reg_279[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(22),
      I1 => idx_fu_84_reg(20),
      O => \trunc_ln_reg_279[22]_i_4_n_0\
    );
\trunc_ln_reg_279[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(21),
      I1 => idx_fu_84_reg(19),
      O => \trunc_ln_reg_279[22]_i_5_n_0\
    );
\trunc_ln_reg_279[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(28),
      I1 => idx_fu_84_reg(26),
      O => \trunc_ln_reg_279[26]_i_2_n_0\
    );
\trunc_ln_reg_279[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(27),
      I1 => idx_fu_84_reg(25),
      O => \trunc_ln_reg_279[26]_i_3_n_0\
    );
\trunc_ln_reg_279[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(26),
      I1 => idx_fu_84_reg(24),
      O => \trunc_ln_reg_279[26]_i_4_n_0\
    );
\trunc_ln_reg_279[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(25),
      I1 => idx_fu_84_reg(23),
      O => \trunc_ln_reg_279[26]_i_5_n_0\
    );
\trunc_ln_reg_279[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(4),
      I1 => idx_fu_84_reg(2),
      O => \trunc_ln_reg_279[2]_i_2_n_0\
    );
\trunc_ln_reg_279[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(3),
      I1 => idx_fu_84_reg(1),
      O => \trunc_ln_reg_279[2]_i_3_n_0\
    );
\trunc_ln_reg_279[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(2),
      I1 => idx_fu_84_reg(0),
      O => \trunc_ln_reg_279[2]_i_4_n_0\
    );
\trunc_ln_reg_279[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(32),
      I1 => idx_fu_84_reg(30),
      O => \trunc_ln_reg_279[30]_i_2_n_0\
    );
\trunc_ln_reg_279[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(31),
      I1 => idx_fu_84_reg(29),
      O => \trunc_ln_reg_279[30]_i_3_n_0\
    );
\trunc_ln_reg_279[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(30),
      I1 => idx_fu_84_reg(28),
      O => \trunc_ln_reg_279[30]_i_4_n_0\
    );
\trunc_ln_reg_279[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(29),
      I1 => idx_fu_84_reg(27),
      O => \trunc_ln_reg_279[30]_i_5_n_0\
    );
\trunc_ln_reg_279[34]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(36),
      I1 => idx_fu_84_reg(34),
      O => \trunc_ln_reg_279[34]_i_2_n_0\
    );
\trunc_ln_reg_279[34]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(35),
      I1 => idx_fu_84_reg(33),
      O => \trunc_ln_reg_279[34]_i_3_n_0\
    );
\trunc_ln_reg_279[34]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(34),
      I1 => idx_fu_84_reg(32),
      O => \trunc_ln_reg_279[34]_i_4_n_0\
    );
\trunc_ln_reg_279[34]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(33),
      I1 => idx_fu_84_reg(31),
      O => \trunc_ln_reg_279[34]_i_5_n_0\
    );
\trunc_ln_reg_279[38]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(40),
      I1 => idx_fu_84_reg(38),
      O => \trunc_ln_reg_279[38]_i_2_n_0\
    );
\trunc_ln_reg_279[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(39),
      I1 => idx_fu_84_reg(37),
      O => \trunc_ln_reg_279[38]_i_3_n_0\
    );
\trunc_ln_reg_279[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(38),
      I1 => idx_fu_84_reg(36),
      O => \trunc_ln_reg_279[38]_i_4_n_0\
    );
\trunc_ln_reg_279[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(37),
      I1 => idx_fu_84_reg(35),
      O => \trunc_ln_reg_279[38]_i_5_n_0\
    );
\trunc_ln_reg_279[42]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(44),
      I1 => idx_fu_84_reg(42),
      O => \trunc_ln_reg_279[42]_i_2_n_0\
    );
\trunc_ln_reg_279[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(43),
      I1 => idx_fu_84_reg(41),
      O => \trunc_ln_reg_279[42]_i_3_n_0\
    );
\trunc_ln_reg_279[42]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(42),
      I1 => idx_fu_84_reg(40),
      O => \trunc_ln_reg_279[42]_i_4_n_0\
    );
\trunc_ln_reg_279[42]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(41),
      I1 => idx_fu_84_reg(39),
      O => \trunc_ln_reg_279[42]_i_5_n_0\
    );
\trunc_ln_reg_279[46]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(48),
      I1 => idx_fu_84_reg(46),
      O => \trunc_ln_reg_279[46]_i_2_n_0\
    );
\trunc_ln_reg_279[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(47),
      I1 => idx_fu_84_reg(45),
      O => \trunc_ln_reg_279[46]_i_3_n_0\
    );
\trunc_ln_reg_279[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(46),
      I1 => idx_fu_84_reg(44),
      O => \trunc_ln_reg_279[46]_i_4_n_0\
    );
\trunc_ln_reg_279[46]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(45),
      I1 => idx_fu_84_reg(43),
      O => \trunc_ln_reg_279[46]_i_5_n_0\
    );
\trunc_ln_reg_279[50]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(52),
      I1 => idx_fu_84_reg(50),
      O => \trunc_ln_reg_279[50]_i_2_n_0\
    );
\trunc_ln_reg_279[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(51),
      I1 => idx_fu_84_reg(49),
      O => \trunc_ln_reg_279[50]_i_3_n_0\
    );
\trunc_ln_reg_279[50]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(50),
      I1 => idx_fu_84_reg(48),
      O => \trunc_ln_reg_279[50]_i_4_n_0\
    );
\trunc_ln_reg_279[50]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(49),
      I1 => idx_fu_84_reg(47),
      O => \trunc_ln_reg_279[50]_i_5_n_0\
    );
\trunc_ln_reg_279[54]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(56),
      I1 => idx_fu_84_reg(54),
      O => \trunc_ln_reg_279[54]_i_2_n_0\
    );
\trunc_ln_reg_279[54]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(55),
      I1 => idx_fu_84_reg(53),
      O => \trunc_ln_reg_279[54]_i_3_n_0\
    );
\trunc_ln_reg_279[54]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(54),
      I1 => idx_fu_84_reg(52),
      O => \trunc_ln_reg_279[54]_i_4_n_0\
    );
\trunc_ln_reg_279[54]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(53),
      I1 => idx_fu_84_reg(51),
      O => \trunc_ln_reg_279[54]_i_5_n_0\
    );
\trunc_ln_reg_279[58]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(60),
      I1 => idx_fu_84_reg(58),
      O => \trunc_ln_reg_279[58]_i_2_n_0\
    );
\trunc_ln_reg_279[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(59),
      I1 => idx_fu_84_reg(57),
      O => \trunc_ln_reg_279[58]_i_3_n_0\
    );
\trunc_ln_reg_279[58]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(58),
      I1 => idx_fu_84_reg(56),
      O => \trunc_ln_reg_279[58]_i_4_n_0\
    );
\trunc_ln_reg_279[58]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(57),
      I1 => idx_fu_84_reg(55),
      O => \trunc_ln_reg_279[58]_i_5_n_0\
    );
\trunc_ln_reg_279[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => CO(0),
      O => trunc_ln_reg_2790
    );
\trunc_ln_reg_279[61]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(63),
      I1 => idx_fu_84_reg(61),
      O => \trunc_ln_reg_279[61]_i_3_n_0\
    );
\trunc_ln_reg_279[61]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(62),
      I1 => idx_fu_84_reg(60),
      O => \trunc_ln_reg_279[61]_i_4_n_0\
    );
\trunc_ln_reg_279[61]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(61),
      I1 => idx_fu_84_reg(59),
      O => \trunc_ln_reg_279[61]_i_5_n_0\
    );
\trunc_ln_reg_279[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(8),
      I1 => idx_fu_84_reg(6),
      O => \trunc_ln_reg_279[6]_i_2_n_0\
    );
\trunc_ln_reg_279[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(7),
      I1 => idx_fu_84_reg(5),
      O => \trunc_ln_reg_279[6]_i_3_n_0\
    );
\trunc_ln_reg_279[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(6),
      I1 => idx_fu_84_reg(4),
      O => \trunc_ln_reg_279[6]_i_4_n_0\
    );
\trunc_ln_reg_279[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_memory_read_reg_245(5),
      I1 => idx_fu_84_reg(3),
      O => \trunc_ln_reg_279[6]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(0),
      Q => trunc_ln_reg_279(0),
      R => '0'
    );
\trunc_ln_reg_279_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(10),
      Q => trunc_ln_reg_279(10),
      R => '0'
    );
\trunc_ln_reg_279_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[6]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[10]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[10]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[10]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(12 downto 9),
      O(3 downto 0) => \p_0_in__0\(10 downto 7),
      S(3) => \trunc_ln_reg_279[10]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[10]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[10]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[10]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(11),
      Q => trunc_ln_reg_279(11),
      R => '0'
    );
\trunc_ln_reg_279_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(12),
      Q => trunc_ln_reg_279(12),
      R => '0'
    );
\trunc_ln_reg_279_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(13),
      Q => trunc_ln_reg_279(13),
      R => '0'
    );
\trunc_ln_reg_279_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(14),
      Q => trunc_ln_reg_279(14),
      R => '0'
    );
\trunc_ln_reg_279_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[10]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[14]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[14]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[14]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(16 downto 13),
      O(3 downto 0) => \p_0_in__0\(14 downto 11),
      S(3) => \trunc_ln_reg_279[14]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[14]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[14]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[14]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(15),
      Q => trunc_ln_reg_279(15),
      R => '0'
    );
\trunc_ln_reg_279_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(16),
      Q => trunc_ln_reg_279(16),
      R => '0'
    );
\trunc_ln_reg_279_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(17),
      Q => trunc_ln_reg_279(17),
      R => '0'
    );
\trunc_ln_reg_279_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(18),
      Q => trunc_ln_reg_279(18),
      R => '0'
    );
\trunc_ln_reg_279_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[14]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[18]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[18]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[18]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(20 downto 17),
      O(3 downto 0) => \p_0_in__0\(18 downto 15),
      S(3) => \trunc_ln_reg_279[18]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[18]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[18]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[18]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(19),
      Q => trunc_ln_reg_279(19),
      R => '0'
    );
\trunc_ln_reg_279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(1),
      Q => trunc_ln_reg_279(1),
      R => '0'
    );
\trunc_ln_reg_279_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(20),
      Q => trunc_ln_reg_279(20),
      R => '0'
    );
\trunc_ln_reg_279_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(21),
      Q => trunc_ln_reg_279(21),
      R => '0'
    );
\trunc_ln_reg_279_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(22),
      Q => trunc_ln_reg_279(22),
      R => '0'
    );
\trunc_ln_reg_279_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[18]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[22]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[22]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[22]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(24 downto 21),
      O(3 downto 0) => \p_0_in__0\(22 downto 19),
      S(3) => \trunc_ln_reg_279[22]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[22]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[22]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[22]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(23),
      Q => trunc_ln_reg_279(23),
      R => '0'
    );
\trunc_ln_reg_279_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(24),
      Q => trunc_ln_reg_279(24),
      R => '0'
    );
\trunc_ln_reg_279_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(25),
      Q => trunc_ln_reg_279(25),
      R => '0'
    );
\trunc_ln_reg_279_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(26),
      Q => trunc_ln_reg_279(26),
      R => '0'
    );
\trunc_ln_reg_279_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[22]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[26]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[26]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[26]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(28 downto 25),
      O(3 downto 0) => \p_0_in__0\(26 downto 23),
      S(3) => \trunc_ln_reg_279[26]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[26]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[26]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[26]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(27),
      Q => trunc_ln_reg_279(27),
      R => '0'
    );
\trunc_ln_reg_279_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(28),
      Q => trunc_ln_reg_279(28),
      R => '0'
    );
\trunc_ln_reg_279_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(29),
      Q => trunc_ln_reg_279(29),
      R => '0'
    );
\trunc_ln_reg_279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(2),
      Q => trunc_ln_reg_279(2),
      R => '0'
    );
\trunc_ln_reg_279_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln_reg_279_reg[2]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[2]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[2]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => out_memory_read_reg_245(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \p_0_in__0\(2 downto 0),
      O(0) => \NLW_trunc_ln_reg_279_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln_reg_279[2]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[2]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[2]_i_4_n_0\,
      S(0) => out_memory_read_reg_245(1)
    );
\trunc_ln_reg_279_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(30),
      Q => trunc_ln_reg_279(30),
      R => '0'
    );
\trunc_ln_reg_279_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[26]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[30]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[30]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[30]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(32 downto 29),
      O(3 downto 0) => \p_0_in__0\(30 downto 27),
      S(3) => \trunc_ln_reg_279[30]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[30]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[30]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[30]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(31),
      Q => trunc_ln_reg_279(31),
      R => '0'
    );
\trunc_ln_reg_279_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(32),
      Q => trunc_ln_reg_279(32),
      R => '0'
    );
\trunc_ln_reg_279_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(33),
      Q => trunc_ln_reg_279(33),
      R => '0'
    );
\trunc_ln_reg_279_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(34),
      Q => trunc_ln_reg_279(34),
      R => '0'
    );
\trunc_ln_reg_279_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[30]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[34]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[34]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[34]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[34]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(36 downto 33),
      O(3 downto 0) => \p_0_in__0\(34 downto 31),
      S(3) => \trunc_ln_reg_279[34]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[34]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[34]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[34]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(35),
      Q => trunc_ln_reg_279(35),
      R => '0'
    );
\trunc_ln_reg_279_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(36),
      Q => trunc_ln_reg_279(36),
      R => '0'
    );
\trunc_ln_reg_279_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(37),
      Q => trunc_ln_reg_279(37),
      R => '0'
    );
\trunc_ln_reg_279_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(38),
      Q => trunc_ln_reg_279(38),
      R => '0'
    );
\trunc_ln_reg_279_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[34]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[38]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[38]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[38]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[38]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(40 downto 37),
      O(3 downto 0) => \p_0_in__0\(38 downto 35),
      S(3) => \trunc_ln_reg_279[38]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[38]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[38]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[38]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(39),
      Q => trunc_ln_reg_279(39),
      R => '0'
    );
\trunc_ln_reg_279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(3),
      Q => trunc_ln_reg_279(3),
      R => '0'
    );
\trunc_ln_reg_279_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(40),
      Q => trunc_ln_reg_279(40),
      R => '0'
    );
\trunc_ln_reg_279_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(41),
      Q => trunc_ln_reg_279(41),
      R => '0'
    );
\trunc_ln_reg_279_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(42),
      Q => trunc_ln_reg_279(42),
      R => '0'
    );
\trunc_ln_reg_279_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[38]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[42]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[42]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[42]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[42]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(44 downto 41),
      O(3 downto 0) => \p_0_in__0\(42 downto 39),
      S(3) => \trunc_ln_reg_279[42]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[42]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[42]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[42]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(43),
      Q => trunc_ln_reg_279(43),
      R => '0'
    );
\trunc_ln_reg_279_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(44),
      Q => trunc_ln_reg_279(44),
      R => '0'
    );
\trunc_ln_reg_279_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(45),
      Q => trunc_ln_reg_279(45),
      R => '0'
    );
\trunc_ln_reg_279_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(46),
      Q => trunc_ln_reg_279(46),
      R => '0'
    );
\trunc_ln_reg_279_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[42]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[46]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[46]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[46]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[46]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(48 downto 45),
      O(3 downto 0) => \p_0_in__0\(46 downto 43),
      S(3) => \trunc_ln_reg_279[46]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[46]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[46]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[46]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(47),
      Q => trunc_ln_reg_279(47),
      R => '0'
    );
\trunc_ln_reg_279_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(48),
      Q => trunc_ln_reg_279(48),
      R => '0'
    );
\trunc_ln_reg_279_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(49),
      Q => trunc_ln_reg_279(49),
      R => '0'
    );
\trunc_ln_reg_279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(4),
      Q => trunc_ln_reg_279(4),
      R => '0'
    );
\trunc_ln_reg_279_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(50),
      Q => trunc_ln_reg_279(50),
      R => '0'
    );
\trunc_ln_reg_279_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[46]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[50]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[50]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[50]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[50]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(52 downto 49),
      O(3 downto 0) => \p_0_in__0\(50 downto 47),
      S(3) => \trunc_ln_reg_279[50]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[50]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[50]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[50]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(51),
      Q => trunc_ln_reg_279(51),
      R => '0'
    );
\trunc_ln_reg_279_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(52),
      Q => trunc_ln_reg_279(52),
      R => '0'
    );
\trunc_ln_reg_279_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(53),
      Q => trunc_ln_reg_279(53),
      R => '0'
    );
\trunc_ln_reg_279_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(54),
      Q => trunc_ln_reg_279(54),
      R => '0'
    );
\trunc_ln_reg_279_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[50]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[54]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[54]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[54]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[54]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(56 downto 53),
      O(3 downto 0) => \p_0_in__0\(54 downto 51),
      S(3) => \trunc_ln_reg_279[54]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[54]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[54]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[54]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(55),
      Q => trunc_ln_reg_279(55),
      R => '0'
    );
\trunc_ln_reg_279_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(56),
      Q => trunc_ln_reg_279(56),
      R => '0'
    );
\trunc_ln_reg_279_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(57),
      Q => trunc_ln_reg_279(57),
      R => '0'
    );
\trunc_ln_reg_279_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(58),
      Q => trunc_ln_reg_279(58),
      R => '0'
    );
\trunc_ln_reg_279_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[54]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[58]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[58]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[58]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[58]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(60 downto 57),
      O(3 downto 0) => \p_0_in__0\(58 downto 55),
      S(3) => \trunc_ln_reg_279[58]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[58]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[58]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[58]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(59),
      Q => trunc_ln_reg_279(59),
      R => '0'
    );
\trunc_ln_reg_279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(5),
      Q => trunc_ln_reg_279(5),
      R => '0'
    );
\trunc_ln_reg_279_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(60),
      Q => trunc_ln_reg_279(60),
      R => '0'
    );
\trunc_ln_reg_279_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(61),
      Q => trunc_ln_reg_279(61),
      R => '0'
    );
\trunc_ln_reg_279_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[58]_i_1_n_0\,
      CO(3 downto 2) => \NLW_trunc_ln_reg_279_reg[61]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \trunc_ln_reg_279_reg[61]_i_2_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[61]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => out_memory_read_reg_245(62 downto 61),
      O(3) => \NLW_trunc_ln_reg_279_reg[61]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__0\(61 downto 59),
      S(3) => '0',
      S(2) => \trunc_ln_reg_279[61]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[61]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[61]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(6),
      Q => trunc_ln_reg_279(6),
      R => '0'
    );
\trunc_ln_reg_279_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln_reg_279_reg[2]_i_1_n_0\,
      CO(3) => \trunc_ln_reg_279_reg[6]_i_1_n_0\,
      CO(2) => \trunc_ln_reg_279_reg[6]_i_1_n_1\,
      CO(1) => \trunc_ln_reg_279_reg[6]_i_1_n_2\,
      CO(0) => \trunc_ln_reg_279_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => out_memory_read_reg_245(8 downto 5),
      O(3 downto 0) => \p_0_in__0\(6 downto 3),
      S(3) => \trunc_ln_reg_279[6]_i_2_n_0\,
      S(2) => \trunc_ln_reg_279[6]_i_3_n_0\,
      S(1) => \trunc_ln_reg_279[6]_i_4_n_0\,
      S(0) => \trunc_ln_reg_279[6]_i_5_n_0\
    );
\trunc_ln_reg_279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(7),
      Q => trunc_ln_reg_279(7),
      R => '0'
    );
\trunc_ln_reg_279_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(8),
      Q => trunc_ln_reg_279(8),
      R => '0'
    );
\trunc_ln_reg_279_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => trunc_ln_reg_2790,
      D => \p_0_in__0\(9),
      Q => trunc_ln_reg_279(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_write is
  port (
    last_resp : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    need_wrsp : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    axi_reset_m_n_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_awvalid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ladma_mm_wvalid : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \data_p1_reg[69]\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    axi_clk_m : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    ladma_mm_bvalid : in STD_LOGIC;
    ladma_mm_awready : in STD_LOGIC;
    ladma_mm_wready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 91 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 35 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_write : entity is "ladmatr_gmem0_m_axi_write";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_write;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_write is
  signal AWREADY_Dummy_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WLAST_Dummy_reg_n_0 : STD_LOGIC;
  signal WREADY_Dummy : STD_LOGIC;
  signal WVALID_Dummy_reg_n_0 : STD_LOGIC;
  signal awaddr_tmp0 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal burst_valid : STD_LOGIC;
  signal \could_multi_bursts.AWVALID_Dummy_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.last_loop__6\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal \end_addr[13]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr[13]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr[13]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr[13]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr[17]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr[17]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr[17]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr[17]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr[21]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr[21]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr[21]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr[21]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr[25]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr[25]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr[25]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr[25]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr[29]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr[29]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr[29]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr[29]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr[33]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr[33]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr[5]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr[5]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr[9]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr[9]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr[9]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_burst_n_12 : STD_LOGIC;
  signal fifo_burst_n_14 : STD_LOGIC;
  signal fifo_burst_n_15 : STD_LOGIC;
  signal fifo_burst_n_3 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_10 : STD_LOGIC;
  signal fifo_resp_n_3 : STD_LOGIC;
  signal fifo_resp_n_5 : STD_LOGIC;
  signal fifo_resp_n_6 : STD_LOGIC;
  signal fifo_resp_n_9 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry__1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry__2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__3_n_3\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal last_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \last_cnt_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal last_sect : STD_LOGIC;
  signal last_sect_buf_reg_n_0 : STD_LOGIC;
  signal \last_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_n_0\ : STD_LOGIC;
  signal \last_sect_carry__0_n_1\ : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__1_n_1\ : STD_LOGIC;
  signal \last_sect_carry__1_n_2\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_n_0\ : STD_LOGIC;
  signal \last_sect_carry__2_n_1\ : STD_LOGIC;
  signal \last_sect_carry__2_n_2\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__3_n_3\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_0 : STD_LOGIC;
  signal last_sect_carry_i_2_n_0 : STD_LOGIC;
  signal last_sect_carry_i_3_n_0 : STD_LOGIC;
  signal last_sect_carry_i_4_n_0 : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal \len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal len_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal p_1_out : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal rs_wreq_n_10 : STD_LOGIC;
  signal rs_wreq_n_100 : STD_LOGIC;
  signal rs_wreq_n_101 : STD_LOGIC;
  signal rs_wreq_n_102 : STD_LOGIC;
  signal rs_wreq_n_103 : STD_LOGIC;
  signal rs_wreq_n_104 : STD_LOGIC;
  signal rs_wreq_n_105 : STD_LOGIC;
  signal rs_wreq_n_106 : STD_LOGIC;
  signal rs_wreq_n_107 : STD_LOGIC;
  signal rs_wreq_n_108 : STD_LOGIC;
  signal rs_wreq_n_109 : STD_LOGIC;
  signal rs_wreq_n_11 : STD_LOGIC;
  signal rs_wreq_n_110 : STD_LOGIC;
  signal rs_wreq_n_111 : STD_LOGIC;
  signal rs_wreq_n_112 : STD_LOGIC;
  signal rs_wreq_n_113 : STD_LOGIC;
  signal rs_wreq_n_114 : STD_LOGIC;
  signal rs_wreq_n_115 : STD_LOGIC;
  signal rs_wreq_n_116 : STD_LOGIC;
  signal rs_wreq_n_117 : STD_LOGIC;
  signal rs_wreq_n_118 : STD_LOGIC;
  signal rs_wreq_n_119 : STD_LOGIC;
  signal rs_wreq_n_12 : STD_LOGIC;
  signal rs_wreq_n_120 : STD_LOGIC;
  signal rs_wreq_n_121 : STD_LOGIC;
  signal rs_wreq_n_122 : STD_LOGIC;
  signal rs_wreq_n_123 : STD_LOGIC;
  signal rs_wreq_n_124 : STD_LOGIC;
  signal rs_wreq_n_125 : STD_LOGIC;
  signal rs_wreq_n_126 : STD_LOGIC;
  signal rs_wreq_n_127 : STD_LOGIC;
  signal rs_wreq_n_128 : STD_LOGIC;
  signal rs_wreq_n_129 : STD_LOGIC;
  signal rs_wreq_n_13 : STD_LOGIC;
  signal rs_wreq_n_130 : STD_LOGIC;
  signal rs_wreq_n_131 : STD_LOGIC;
  signal rs_wreq_n_132 : STD_LOGIC;
  signal rs_wreq_n_133 : STD_LOGIC;
  signal rs_wreq_n_134 : STD_LOGIC;
  signal rs_wreq_n_135 : STD_LOGIC;
  signal rs_wreq_n_136 : STD_LOGIC;
  signal rs_wreq_n_137 : STD_LOGIC;
  signal rs_wreq_n_138 : STD_LOGIC;
  signal rs_wreq_n_139 : STD_LOGIC;
  signal rs_wreq_n_14 : STD_LOGIC;
  signal rs_wreq_n_140 : STD_LOGIC;
  signal rs_wreq_n_141 : STD_LOGIC;
  signal rs_wreq_n_142 : STD_LOGIC;
  signal rs_wreq_n_143 : STD_LOGIC;
  signal rs_wreq_n_144 : STD_LOGIC;
  signal rs_wreq_n_145 : STD_LOGIC;
  signal rs_wreq_n_146 : STD_LOGIC;
  signal rs_wreq_n_147 : STD_LOGIC;
  signal rs_wreq_n_148 : STD_LOGIC;
  signal rs_wreq_n_149 : STD_LOGIC;
  signal rs_wreq_n_15 : STD_LOGIC;
  signal rs_wreq_n_150 : STD_LOGIC;
  signal rs_wreq_n_151 : STD_LOGIC;
  signal rs_wreq_n_152 : STD_LOGIC;
  signal rs_wreq_n_153 : STD_LOGIC;
  signal rs_wreq_n_154 : STD_LOGIC;
  signal rs_wreq_n_155 : STD_LOGIC;
  signal rs_wreq_n_156 : STD_LOGIC;
  signal rs_wreq_n_157 : STD_LOGIC;
  signal rs_wreq_n_158 : STD_LOGIC;
  signal rs_wreq_n_159 : STD_LOGIC;
  signal rs_wreq_n_16 : STD_LOGIC;
  signal rs_wreq_n_160 : STD_LOGIC;
  signal rs_wreq_n_161 : STD_LOGIC;
  signal rs_wreq_n_162 : STD_LOGIC;
  signal rs_wreq_n_163 : STD_LOGIC;
  signal rs_wreq_n_164 : STD_LOGIC;
  signal rs_wreq_n_165 : STD_LOGIC;
  signal rs_wreq_n_166 : STD_LOGIC;
  signal rs_wreq_n_167 : STD_LOGIC;
  signal rs_wreq_n_168 : STD_LOGIC;
  signal rs_wreq_n_169 : STD_LOGIC;
  signal rs_wreq_n_17 : STD_LOGIC;
  signal rs_wreq_n_170 : STD_LOGIC;
  signal rs_wreq_n_171 : STD_LOGIC;
  signal rs_wreq_n_172 : STD_LOGIC;
  signal rs_wreq_n_173 : STD_LOGIC;
  signal rs_wreq_n_174 : STD_LOGIC;
  signal rs_wreq_n_175 : STD_LOGIC;
  signal rs_wreq_n_176 : STD_LOGIC;
  signal rs_wreq_n_177 : STD_LOGIC;
  signal rs_wreq_n_178 : STD_LOGIC;
  signal rs_wreq_n_179 : STD_LOGIC;
  signal rs_wreq_n_18 : STD_LOGIC;
  signal rs_wreq_n_180 : STD_LOGIC;
  signal rs_wreq_n_181 : STD_LOGIC;
  signal rs_wreq_n_182 : STD_LOGIC;
  signal rs_wreq_n_183 : STD_LOGIC;
  signal rs_wreq_n_184 : STD_LOGIC;
  signal rs_wreq_n_185 : STD_LOGIC;
  signal rs_wreq_n_186 : STD_LOGIC;
  signal rs_wreq_n_187 : STD_LOGIC;
  signal rs_wreq_n_188 : STD_LOGIC;
  signal rs_wreq_n_189 : STD_LOGIC;
  signal rs_wreq_n_19 : STD_LOGIC;
  signal rs_wreq_n_190 : STD_LOGIC;
  signal rs_wreq_n_191 : STD_LOGIC;
  signal rs_wreq_n_192 : STD_LOGIC;
  signal rs_wreq_n_193 : STD_LOGIC;
  signal rs_wreq_n_194 : STD_LOGIC;
  signal rs_wreq_n_195 : STD_LOGIC;
  signal rs_wreq_n_196 : STD_LOGIC;
  signal rs_wreq_n_197 : STD_LOGIC;
  signal rs_wreq_n_198 : STD_LOGIC;
  signal rs_wreq_n_199 : STD_LOGIC;
  signal rs_wreq_n_2 : STD_LOGIC;
  signal rs_wreq_n_20 : STD_LOGIC;
  signal rs_wreq_n_200 : STD_LOGIC;
  signal rs_wreq_n_201 : STD_LOGIC;
  signal rs_wreq_n_202 : STD_LOGIC;
  signal rs_wreq_n_203 : STD_LOGIC;
  signal rs_wreq_n_204 : STD_LOGIC;
  signal rs_wreq_n_205 : STD_LOGIC;
  signal rs_wreq_n_206 : STD_LOGIC;
  signal rs_wreq_n_207 : STD_LOGIC;
  signal rs_wreq_n_208 : STD_LOGIC;
  signal rs_wreq_n_209 : STD_LOGIC;
  signal rs_wreq_n_21 : STD_LOGIC;
  signal rs_wreq_n_210 : STD_LOGIC;
  signal rs_wreq_n_22 : STD_LOGIC;
  signal rs_wreq_n_23 : STD_LOGIC;
  signal rs_wreq_n_24 : STD_LOGIC;
  signal rs_wreq_n_25 : STD_LOGIC;
  signal rs_wreq_n_26 : STD_LOGIC;
  signal rs_wreq_n_27 : STD_LOGIC;
  signal rs_wreq_n_28 : STD_LOGIC;
  signal rs_wreq_n_29 : STD_LOGIC;
  signal rs_wreq_n_3 : STD_LOGIC;
  signal rs_wreq_n_30 : STD_LOGIC;
  signal rs_wreq_n_31 : STD_LOGIC;
  signal rs_wreq_n_32 : STD_LOGIC;
  signal rs_wreq_n_33 : STD_LOGIC;
  signal rs_wreq_n_34 : STD_LOGIC;
  signal rs_wreq_n_35 : STD_LOGIC;
  signal rs_wreq_n_36 : STD_LOGIC;
  signal rs_wreq_n_37 : STD_LOGIC;
  signal rs_wreq_n_38 : STD_LOGIC;
  signal rs_wreq_n_39 : STD_LOGIC;
  signal rs_wreq_n_4 : STD_LOGIC;
  signal rs_wreq_n_40 : STD_LOGIC;
  signal rs_wreq_n_41 : STD_LOGIC;
  signal rs_wreq_n_42 : STD_LOGIC;
  signal rs_wreq_n_43 : STD_LOGIC;
  signal rs_wreq_n_44 : STD_LOGIC;
  signal rs_wreq_n_45 : STD_LOGIC;
  signal rs_wreq_n_46 : STD_LOGIC;
  signal rs_wreq_n_47 : STD_LOGIC;
  signal rs_wreq_n_48 : STD_LOGIC;
  signal rs_wreq_n_49 : STD_LOGIC;
  signal rs_wreq_n_5 : STD_LOGIC;
  signal rs_wreq_n_50 : STD_LOGIC;
  signal rs_wreq_n_51 : STD_LOGIC;
  signal rs_wreq_n_52 : STD_LOGIC;
  signal rs_wreq_n_53 : STD_LOGIC;
  signal rs_wreq_n_54 : STD_LOGIC;
  signal rs_wreq_n_55 : STD_LOGIC;
  signal rs_wreq_n_56 : STD_LOGIC;
  signal rs_wreq_n_57 : STD_LOGIC;
  signal rs_wreq_n_58 : STD_LOGIC;
  signal rs_wreq_n_59 : STD_LOGIC;
  signal rs_wreq_n_6 : STD_LOGIC;
  signal rs_wreq_n_60 : STD_LOGIC;
  signal rs_wreq_n_61 : STD_LOGIC;
  signal rs_wreq_n_62 : STD_LOGIC;
  signal rs_wreq_n_63 : STD_LOGIC;
  signal rs_wreq_n_64 : STD_LOGIC;
  signal rs_wreq_n_65 : STD_LOGIC;
  signal rs_wreq_n_66 : STD_LOGIC;
  signal rs_wreq_n_67 : STD_LOGIC;
  signal rs_wreq_n_68 : STD_LOGIC;
  signal rs_wreq_n_69 : STD_LOGIC;
  signal rs_wreq_n_7 : STD_LOGIC;
  signal rs_wreq_n_70 : STD_LOGIC;
  signal rs_wreq_n_71 : STD_LOGIC;
  signal rs_wreq_n_72 : STD_LOGIC;
  signal rs_wreq_n_73 : STD_LOGIC;
  signal rs_wreq_n_74 : STD_LOGIC;
  signal rs_wreq_n_75 : STD_LOGIC;
  signal rs_wreq_n_8 : STD_LOGIC;
  signal rs_wreq_n_86 : STD_LOGIC;
  signal rs_wreq_n_87 : STD_LOGIC;
  signal rs_wreq_n_88 : STD_LOGIC;
  signal rs_wreq_n_89 : STD_LOGIC;
  signal rs_wreq_n_9 : STD_LOGIC;
  signal rs_wreq_n_90 : STD_LOGIC;
  signal rs_wreq_n_91 : STD_LOGIC;
  signal rs_wreq_n_92 : STD_LOGIC;
  signal rs_wreq_n_93 : STD_LOGIC;
  signal rs_wreq_n_94 : STD_LOGIC;
  signal rs_wreq_n_95 : STD_LOGIC;
  signal rs_wreq_n_96 : STD_LOGIC;
  signal rs_wreq_n_97 : STD_LOGIC;
  signal rs_wreq_n_98 : STD_LOGIC;
  signal rs_wreq_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal wreq_handling_reg_n_0 : STD_LOGIC;
  signal wreq_throttle_n_14 : STD_LOGIC;
  signal wreq_throttle_n_15 : STD_LOGIC;
  signal wreq_throttle_n_5 : STD_LOGIC;
  signal wreq_throttle_n_56 : STD_LOGIC;
  signal wreq_throttle_n_57 : STD_LOGIC;
  signal wreq_throttle_n_6 : STD_LOGIC;
  signal wreq_throttle_n_7 : STD_LOGIC;
  signal wreq_throttle_n_8 : STD_LOGIC;
  signal wreq_valid : STD_LOGIC;
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[63]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[63]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_2\ : label is "soft_lutpair468";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \len_cnt[1]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \len_cnt[2]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \len_cnt[3]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \len_cnt[4]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \len_cnt[6]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_3\ : label is "soft_lutpair470";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair499";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__9\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
WLAST_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => fifo_burst_n_15,
      Q => WLAST_Dummy_reg_n_0,
      R => \^sr\(0)
    );
WVALID_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => wreq_throttle_n_57,
      Q => WVALID_Dummy_reg_n_0,
      R => \^sr\(0)
    );
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(2),
      Q => beat_len(0),
      R => \^sr\(0)
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(3),
      Q => beat_len(1),
      R => \^sr\(0)
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(4),
      Q => beat_len(2),
      R => \^sr\(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(5),
      Q => beat_len(3),
      R => \^sr\(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(6),
      Q => beat_len(4),
      R => \^sr\(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(7),
      Q => beat_len(5),
      R => \^sr\(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(8),
      Q => beat_len(6),
      R => \^sr\(0)
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(9),
      Q => beat_len(7),
      R => \^sr\(0)
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(10),
      Q => beat_len(8),
      R => \^sr\(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => p_1_in(11),
      Q => beat_len(9),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => fifo_burst_n_14,
      Q => \could_multi_bursts.AWVALID_Dummy_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[10]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(10),
      O => p_1_out(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[11]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(11),
      O => p_1_out(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(12),
      O => p_1_out(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(13),
      O => p_1_out(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(14),
      O => p_1_out(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(15),
      O => p_1_out(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(16),
      O => p_1_out(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(17),
      O => p_1_out(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(18),
      O => p_1_out(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(19),
      O => p_1_out(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(20),
      O => p_1_out(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(21),
      O => p_1_out(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(22),
      O => p_1_out(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(23),
      O => p_1_out(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(24),
      O => p_1_out(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(25),
      O => p_1_out(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(26),
      O => p_1_out(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(27),
      O => p_1_out(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(28),
      O => p_1_out(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(29),
      O => p_1_out(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(2),
      O => p_1_out(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(30),
      O => p_1_out(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(31),
      O => p_1_out(31)
    );
\could_multi_bursts.awaddr_buf[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[32]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(32),
      O => p_1_out(32)
    );
\could_multi_bursts.awaddr_buf[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[33]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(33),
      O => p_1_out(33)
    );
\could_multi_bursts.awaddr_buf[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[34]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(34),
      O => p_1_out(34)
    );
\could_multi_bursts.awaddr_buf[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[35]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(35),
      O => p_1_out(35)
    );
\could_multi_bursts.awaddr_buf[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[36]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(36),
      O => p_1_out(36)
    );
\could_multi_bursts.awaddr_buf[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[37]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(37),
      O => p_1_out(37)
    );
\could_multi_bursts.awaddr_buf[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[38]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(38),
      O => p_1_out(38)
    );
\could_multi_bursts.awaddr_buf[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[39]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(39),
      O => p_1_out(39)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(3),
      O => p_1_out(3)
    );
\could_multi_bursts.awaddr_buf[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[40]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(40),
      O => p_1_out(40)
    );
\could_multi_bursts.awaddr_buf[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[41]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(41),
      O => p_1_out(41)
    );
\could_multi_bursts.awaddr_buf[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[42]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(42),
      O => p_1_out(42)
    );
\could_multi_bursts.awaddr_buf[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[43]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(43),
      O => p_1_out(43)
    );
\could_multi_bursts.awaddr_buf[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[44]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(44),
      O => p_1_out(44)
    );
\could_multi_bursts.awaddr_buf[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[45]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(45),
      O => p_1_out(45)
    );
\could_multi_bursts.awaddr_buf[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[46]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(46),
      O => p_1_out(46)
    );
\could_multi_bursts.awaddr_buf[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[47]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(47),
      O => p_1_out(47)
    );
\could_multi_bursts.awaddr_buf[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[48]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(48),
      O => p_1_out(48)
    );
\could_multi_bursts.awaddr_buf[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[49]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(49),
      O => p_1_out(49)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(4),
      O => p_1_out(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(4),
      I1 => \could_multi_bursts.awlen_buf\(2),
      I2 => \could_multi_bursts.awlen_buf\(1),
      I3 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(3),
      I1 => \could_multi_bursts.awlen_buf\(1),
      I2 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(2),
      I1 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[50]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(50),
      O => p_1_out(50)
    );
\could_multi_bursts.awaddr_buf[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[51]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(51),
      O => p_1_out(51)
    );
\could_multi_bursts.awaddr_buf[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[52]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(52),
      O => p_1_out(52)
    );
\could_multi_bursts.awaddr_buf[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[53]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(53),
      O => p_1_out(53)
    );
\could_multi_bursts.awaddr_buf[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[54]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(54),
      O => p_1_out(54)
    );
\could_multi_bursts.awaddr_buf[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[55]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(55),
      O => p_1_out(55)
    );
\could_multi_bursts.awaddr_buf[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[56]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(56),
      O => p_1_out(56)
    );
\could_multi_bursts.awaddr_buf[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[57]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(57),
      O => p_1_out(57)
    );
\could_multi_bursts.awaddr_buf[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[58]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(58),
      O => p_1_out(58)
    );
\could_multi_bursts.awaddr_buf[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[59]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(59),
      O => p_1_out(59)
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(5),
      O => p_1_out(5)
    );
\could_multi_bursts.awaddr_buf[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[60]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(60),
      O => p_1_out(60)
    );
\could_multi_bursts.awaddr_buf[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[61]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(61),
      O => p_1_out(61)
    );
\could_multi_bursts.awaddr_buf[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[62]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(62),
      O => p_1_out(62)
    );
\could_multi_bursts.awaddr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[63]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(63),
      O => p_1_out(63)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[6]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(6),
      O => p_1_out(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[7]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(7),
      O => p_1_out(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[8]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(8),
      O => p_1_out(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(8),
      I1 => \could_multi_bursts.awaddr_buf[8]_i_7_n_0\,
      I2 => \could_multi_bursts.awlen_buf\(5),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(7),
      I1 => \could_multi_bursts.awlen_buf\(5),
      I2 => \could_multi_bursts.awaddr_buf[8]_i_7_n_0\,
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(6),
      I1 => \could_multi_bursts.awlen_buf\(4),
      I2 => \could_multi_bursts.awlen_buf\(2),
      I3 => \could_multi_bursts.awlen_buf\(1),
      I4 => \could_multi_bursts.awlen_buf\(0),
      I5 => \could_multi_bursts.awlen_buf\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(5),
      I1 => \could_multi_bursts.awlen_buf\(3),
      I2 => \could_multi_bursts.awlen_buf\(0),
      I3 => \could_multi_bursts.awlen_buf\(1),
      I4 => \could_multi_bursts.awlen_buf\(2),
      O => \could_multi_bursts.awaddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf\(3),
      I1 => \could_multi_bursts.awlen_buf\(0),
      I2 => \could_multi_bursts.awlen_buf\(1),
      I3 => \could_multi_bursts.awlen_buf\(2),
      I4 => \could_multi_bursts.awlen_buf\(4),
      O => \could_multi_bursts.awaddr_buf[8]_i_7_n_0\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[9]\,
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => awaddr_tmp0(9),
      O => p_1_out(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(10),
      Q => \could_multi_bursts.awaddr_buf\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(11),
      Q => \could_multi_bursts.awaddr_buf\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(12),
      Q => \could_multi_bursts.awaddr_buf\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \could_multi_bursts.awaddr_buf\(10 downto 9),
      O(3 downto 0) => awaddr_tmp0(12 downto 9),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(12 downto 9)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(13),
      Q => \could_multi_bursts.awaddr_buf\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(14),
      Q => \could_multi_bursts.awaddr_buf\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(15),
      Q => \could_multi_bursts.awaddr_buf\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(16),
      Q => \could_multi_bursts.awaddr_buf\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(16 downto 13),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(16 downto 13)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(17),
      Q => \could_multi_bursts.awaddr_buf\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(18),
      Q => \could_multi_bursts.awaddr_buf\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(19),
      Q => \could_multi_bursts.awaddr_buf\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(20),
      Q => \could_multi_bursts.awaddr_buf\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(20 downto 17),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(20 downto 17)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(21),
      Q => \could_multi_bursts.awaddr_buf\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(22),
      Q => \could_multi_bursts.awaddr_buf\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(23),
      Q => \could_multi_bursts.awaddr_buf\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(24),
      Q => \could_multi_bursts.awaddr_buf\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(24 downto 21),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(24 downto 21)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(25),
      Q => \could_multi_bursts.awaddr_buf\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(26),
      Q => \could_multi_bursts.awaddr_buf\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(27),
      Q => \could_multi_bursts.awaddr_buf\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(28),
      Q => \could_multi_bursts.awaddr_buf\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(28 downto 25),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(28 downto 25)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(29),
      Q => \could_multi_bursts.awaddr_buf\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(2),
      Q => \could_multi_bursts.awaddr_buf\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(30),
      Q => \could_multi_bursts.awaddr_buf\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(31),
      Q => \could_multi_bursts.awaddr_buf\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(32),
      Q => \could_multi_bursts.awaddr_buf\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(32 downto 29),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(32 downto 29)
    );
\could_multi_bursts.awaddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(33),
      Q => \could_multi_bursts.awaddr_buf\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(34),
      Q => \could_multi_bursts.awaddr_buf\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(35),
      Q => \could_multi_bursts.awaddr_buf\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(36),
      Q => \could_multi_bursts.awaddr_buf\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(36 downto 33),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(36 downto 33)
    );
\could_multi_bursts.awaddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(37),
      Q => \could_multi_bursts.awaddr_buf\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(38),
      Q => \could_multi_bursts.awaddr_buf\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(39),
      Q => \could_multi_bursts.awaddr_buf\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(3),
      Q => \could_multi_bursts.awaddr_buf\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(40),
      Q => \could_multi_bursts.awaddr_buf\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(40 downto 37),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(40 downto 37)
    );
\could_multi_bursts.awaddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(41),
      Q => \could_multi_bursts.awaddr_buf\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(42),
      Q => \could_multi_bursts.awaddr_buf\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(43),
      Q => \could_multi_bursts.awaddr_buf\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(44),
      Q => \could_multi_bursts.awaddr_buf\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(44 downto 41),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(44 downto 41)
    );
\could_multi_bursts.awaddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(45),
      Q => \could_multi_bursts.awaddr_buf\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(46),
      Q => \could_multi_bursts.awaddr_buf\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(47),
      Q => \could_multi_bursts.awaddr_buf\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(48),
      Q => \could_multi_bursts.awaddr_buf\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(48 downto 45),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(48 downto 45)
    );
\could_multi_bursts.awaddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(49),
      Q => \could_multi_bursts.awaddr_buf\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(4),
      Q => \could_multi_bursts.awaddr_buf\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \could_multi_bursts.awaddr_buf\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => awaddr_tmp0(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(50),
      Q => \could_multi_bursts.awaddr_buf\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(51),
      Q => \could_multi_bursts.awaddr_buf\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(52),
      Q => \could_multi_bursts.awaddr_buf\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(52 downto 49),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(52 downto 49)
    );
\could_multi_bursts.awaddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(53),
      Q => \could_multi_bursts.awaddr_buf\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(54),
      Q => \could_multi_bursts.awaddr_buf\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(55),
      Q => \could_multi_bursts.awaddr_buf\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(56),
      Q => \could_multi_bursts.awaddr_buf\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(56 downto 53),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(56 downto 53)
    );
\could_multi_bursts.awaddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(57),
      Q => \could_multi_bursts.awaddr_buf\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(58),
      Q => \could_multi_bursts.awaddr_buf\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(59),
      Q => \could_multi_bursts.awaddr_buf\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(5),
      Q => \could_multi_bursts.awaddr_buf\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(60),
      Q => \could_multi_bursts.awaddr_buf\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => awaddr_tmp0(60 downto 57),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(60 downto 57)
    );
\could_multi_bursts.awaddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(61),
      Q => \could_multi_bursts.awaddr_buf\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(62),
      Q => \could_multi_bursts.awaddr_buf\(62),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(63),
      Q => \could_multi_bursts.awaddr_buf\(63),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => awaddr_tmp0(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \could_multi_bursts.awaddr_buf\(63 downto 61)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(6),
      Q => \could_multi_bursts.awaddr_buf\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(7),
      Q => \could_multi_bursts.awaddr_buf\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(8),
      Q => \could_multi_bursts.awaddr_buf\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \could_multi_bursts.awaddr_buf\(8 downto 5),
      O(3 downto 0) => awaddr_tmp0(8 downto 5),
      S(3) => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_1_out(9),
      Q => \could_multi_bursts.awaddr_buf\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \could_multi_bursts.awlen_buf\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \could_multi_bursts.awlen_buf\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \could_multi_bursts.awlen_buf\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \could_multi_bursts.awlen_buf\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(4),
      Q => \could_multi_bursts.awlen_buf\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(5),
      Q => \could_multi_bursts.awlen_buf\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in_0(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in_0(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in_0(2)
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in_0(3)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in_0(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in_0(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in_0(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_resp_n_3
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in_0(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_resp_n_3
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => fifo_resp_n_10,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
\end_addr[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_136,
      I1 => rs_wreq_n_74,
      O => \end_addr[13]_i_2_n_0\
    );
\end_addr[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_137,
      I1 => rs_wreq_n_75,
      O => \end_addr[13]_i_3_n_0\
    );
\end_addr[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_138,
      I1 => p_1_in(11),
      O => \end_addr[13]_i_4_n_0\
    );
\end_addr[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_139,
      I1 => p_1_in(10),
      O => \end_addr[13]_i_5_n_0\
    );
\end_addr[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_132,
      I1 => rs_wreq_n_70,
      O => \end_addr[17]_i_2_n_0\
    );
\end_addr[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_133,
      I1 => rs_wreq_n_71,
      O => \end_addr[17]_i_3_n_0\
    );
\end_addr[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_134,
      I1 => rs_wreq_n_72,
      O => \end_addr[17]_i_4_n_0\
    );
\end_addr[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_135,
      I1 => rs_wreq_n_73,
      O => \end_addr[17]_i_5_n_0\
    );
\end_addr[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_128,
      I1 => rs_wreq_n_66,
      O => \end_addr[21]_i_2_n_0\
    );
\end_addr[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_129,
      I1 => rs_wreq_n_67,
      O => \end_addr[21]_i_3_n_0\
    );
\end_addr[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_130,
      I1 => rs_wreq_n_68,
      O => \end_addr[21]_i_4_n_0\
    );
\end_addr[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_131,
      I1 => rs_wreq_n_69,
      O => \end_addr[21]_i_5_n_0\
    );
\end_addr[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_124,
      I1 => rs_wreq_n_62,
      O => \end_addr[25]_i_2_n_0\
    );
\end_addr[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_125,
      I1 => rs_wreq_n_63,
      O => \end_addr[25]_i_3_n_0\
    );
\end_addr[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_126,
      I1 => rs_wreq_n_64,
      O => \end_addr[25]_i_4_n_0\
    );
\end_addr[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_127,
      I1 => rs_wreq_n_65,
      O => \end_addr[25]_i_5_n_0\
    );
\end_addr[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_120,
      I1 => rs_wreq_n_58,
      O => \end_addr[29]_i_2_n_0\
    );
\end_addr[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_121,
      I1 => rs_wreq_n_59,
      O => \end_addr[29]_i_3_n_0\
    );
\end_addr[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_122,
      I1 => rs_wreq_n_60,
      O => \end_addr[29]_i_4_n_0\
    );
\end_addr[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_123,
      I1 => rs_wreq_n_61,
      O => \end_addr[29]_i_5_n_0\
    );
\end_addr[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_118,
      I1 => rs_wreq_n_56,
      O => \end_addr[33]_i_2_n_0\
    );
\end_addr[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_119,
      I1 => rs_wreq_n_57,
      O => \end_addr[33]_i_3_n_0\
    );
\end_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_144,
      I1 => p_1_in(5),
      O => \end_addr[5]_i_2_n_0\
    );
\end_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_145,
      I1 => p_1_in(4),
      O => \end_addr[5]_i_3_n_0\
    );
\end_addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_146,
      I1 => p_1_in(3),
      O => \end_addr[5]_i_4_n_0\
    );
\end_addr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_147,
      I1 => p_1_in(2),
      O => \end_addr[5]_i_5_n_0\
    );
\end_addr[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_140,
      I1 => p_1_in(9),
      O => \end_addr[9]_i_2_n_0\
    );
\end_addr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_141,
      I1 => p_1_in(8),
      O => \end_addr[9]_i_3_n_0\
    );
\end_addr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_142,
      I1 => p_1_in(7),
      O => \end_addr[9]_i_4_n_0\
    );
\end_addr[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_143,
      I1 => p_1_in(6),
      O => \end_addr[9]_i_5_n_0\
    );
\end_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_202,
      Q => \end_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\end_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_201,
      Q => \end_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\end_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_200,
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_199,
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_198,
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_197,
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_196,
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_195,
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_194,
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_193,
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_192,
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_191,
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_190,
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_189,
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_188,
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_187,
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_186,
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_185,
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_184,
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_183,
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_210,
      Q => \end_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\end_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_182,
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_181,
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_180,
      Q => p_0_in0_in(20),
      R => \^sr\(0)
    );
\end_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_179,
      Q => p_0_in0_in(21),
      R => \^sr\(0)
    );
\end_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_178,
      Q => p_0_in0_in(22),
      R => \^sr\(0)
    );
\end_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_177,
      Q => p_0_in0_in(23),
      R => \^sr\(0)
    );
\end_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_176,
      Q => p_0_in0_in(24),
      R => \^sr\(0)
    );
\end_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_175,
      Q => p_0_in0_in(25),
      R => \^sr\(0)
    );
\end_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_174,
      Q => p_0_in0_in(26),
      R => \^sr\(0)
    );
\end_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_173,
      Q => p_0_in0_in(27),
      R => \^sr\(0)
    );
\end_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_209,
      Q => \end_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\end_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_172,
      Q => p_0_in0_in(28),
      R => \^sr\(0)
    );
\end_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_171,
      Q => p_0_in0_in(29),
      R => \^sr\(0)
    );
\end_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_170,
      Q => p_0_in0_in(30),
      R => \^sr\(0)
    );
\end_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_169,
      Q => p_0_in0_in(31),
      R => \^sr\(0)
    );
\end_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_168,
      Q => p_0_in0_in(32),
      R => \^sr\(0)
    );
\end_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_167,
      Q => p_0_in0_in(33),
      R => \^sr\(0)
    );
\end_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_166,
      Q => p_0_in0_in(34),
      R => \^sr\(0)
    );
\end_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_165,
      Q => p_0_in0_in(35),
      R => \^sr\(0)
    );
\end_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_164,
      Q => p_0_in0_in(36),
      R => \^sr\(0)
    );
\end_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_163,
      Q => p_0_in0_in(37),
      R => \^sr\(0)
    );
\end_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_208,
      Q => \end_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\end_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_162,
      Q => p_0_in0_in(38),
      R => \^sr\(0)
    );
\end_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_161,
      Q => p_0_in0_in(39),
      R => \^sr\(0)
    );
\end_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_160,
      Q => p_0_in0_in(40),
      R => \^sr\(0)
    );
\end_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_159,
      Q => p_0_in0_in(41),
      R => \^sr\(0)
    );
\end_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_158,
      Q => p_0_in0_in(42),
      R => \^sr\(0)
    );
\end_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_157,
      Q => p_0_in0_in(43),
      R => \^sr\(0)
    );
\end_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_156,
      Q => p_0_in0_in(44),
      R => \^sr\(0)
    );
\end_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_155,
      Q => p_0_in0_in(45),
      R => \^sr\(0)
    );
\end_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_154,
      Q => p_0_in0_in(46),
      R => \^sr\(0)
    );
\end_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_153,
      Q => p_0_in0_in(47),
      R => \^sr\(0)
    );
\end_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_207,
      Q => \end_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\end_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_152,
      Q => p_0_in0_in(48),
      R => \^sr\(0)
    );
\end_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_151,
      Q => p_0_in0_in(49),
      R => \^sr\(0)
    );
\end_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_150,
      Q => p_0_in0_in(50),
      R => \^sr\(0)
    );
\end_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_149,
      Q => p_0_in0_in(51),
      R => \^sr\(0)
    );
\end_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_206,
      Q => \end_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\end_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_205,
      Q => \end_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\end_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_204,
      Q => \end_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\end_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_203,
      Q => \end_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
fifo_burst: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized4\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      E(0) => p_18_in,
      Q(7 downto 0) => len_cnt_reg(7 downto 0),
      SR(0) => \^sr\(0),
      WLAST_Dummy_reg => WLAST_Dummy_reg_n_0,
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => fifo_burst_n_15,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0(0) => fifo_burst_n_3,
      burst_valid => burst_valid,
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_burst_n_14,
      \could_multi_bursts.last_loop__6\ => \could_multi_bursts.last_loop__6\,
      \could_multi_bursts.loop_cnt_reg[0]\ => fifo_burst_n_12,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      empty_n_reg_0 => empty_n_reg,
      empty_n_reg_1 => empty_n_reg_0,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      \in\(5 downto 0) => awlen_tmp(5 downto 0),
      \len_cnt_reg[7]\ => WVALID_Dummy_reg_n_0,
      \mOutPtr_reg[4]_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \mOutPtr_reg[4]_1\ => \could_multi_bursts.AWVALID_Dummy_reg_n_0\,
      mem_reg => mem_reg,
      \sect_len_buf_reg[8]\(9) => \sect_len_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[8]\(8) => \sect_len_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[8]\(7) => \sect_len_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[8]\(6) => \sect_len_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[8]\(5) => \sect_len_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[8]\(4) => \sect_len_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[8]\(3) => \sect_len_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[8]\(2) => \sect_len_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[8]\(1) => \sect_len_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[8]\(0) => \sect_len_buf_reg_n_0_[0]\,
      \sect_len_buf_reg[8]_0\(3 downto 0) => \could_multi_bursts.loop_cnt_reg\(3 downto 0)
    );
fifo_resp: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1_12\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      CO(0) => first_sect,
      E(0) => fifo_resp_n_6,
      Q(0) => wreq_valid,
      SR(0) => \^sr\(0),
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0(0) => fifo_resp_n_3,
      axi_reset_m_n_1(0) => fifo_resp_n_5,
      \could_multi_bursts.last_loop__6\ => \could_multi_bursts.last_loop__6\,
      \could_multi_bursts.loop_cnt_reg[3]\ => \could_multi_bursts.AWVALID_Dummy_reg_n_0\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_10,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \dout_reg[0]\ => last_sect_buf_reg_n_0,
      dout_vld_reg_0 => need_wrsp,
      dout_vld_reg_1(0) => \^q\(0),
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      last_resp => last_resp,
      next_wreq => next_wreq,
      p_14_in => p_14_in,
      \resp_ready__1\ => \resp_ready__1\,
      \sect_len_buf_reg[8]\ => rs_wreq_n_148,
      \sect_len_buf_reg[8]_0\ => fifo_burst_n_12,
      ursp_ready => ursp_ready,
      wreq_handling_reg => fifo_resp_n_9,
      wreq_handling_reg_0(0) => last_sect,
      wreq_handling_reg_1 => wreq_handling_reg_n_0,
      wrsp_type => wrsp_type
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_0,
      S(2) => first_sect_carry_i_2_n_0,
      S(1) => first_sect_carry_i_3_n_0,
      S(0) => first_sect_carry_i_4_n_0
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \first_sect_carry__0_n_0\,
      CO(2) => \first_sect_carry__0_n_1\,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1_n_0\,
      S(2) => \first_sect_carry__0_i_2_n_0\,
      S(1) => \first_sect_carry__0_i_3_n_0\,
      S(0) => \first_sect_carry__0_i_4_n_0\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[21]\,
      I1 => p_0_in(21),
      I2 => \sect_cnt_reg_n_0_[22]\,
      I3 => p_0_in(22),
      I4 => p_0_in(23),
      I5 => \sect_cnt_reg_n_0_[23]\,
      O => \first_sect_carry__0_i_1_n_0\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[18]\,
      I1 => p_0_in(18),
      I2 => \sect_cnt_reg_n_0_[19]\,
      I3 => p_0_in(19),
      I4 => p_0_in(20),
      I5 => \sect_cnt_reg_n_0_[20]\,
      O => \first_sect_carry__0_i_2_n_0\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[15]\,
      I1 => p_0_in(15),
      I2 => \sect_cnt_reg_n_0_[16]\,
      I3 => p_0_in(16),
      I4 => p_0_in(17),
      I5 => \sect_cnt_reg_n_0_[17]\,
      O => \first_sect_carry__0_i_3_n_0\
    );
\first_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[12]\,
      I1 => p_0_in(12),
      I2 => \sect_cnt_reg_n_0_[13]\,
      I3 => p_0_in(13),
      I4 => p_0_in(14),
      I5 => \sect_cnt_reg_n_0_[14]\,
      O => \first_sect_carry__0_i_4_n_0\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_0\,
      CO(3) => \first_sect_carry__1_n_0\,
      CO(2) => \first_sect_carry__1_n_1\,
      CO(1) => \first_sect_carry__1_n_2\,
      CO(0) => \first_sect_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1_n_0\,
      S(2) => \first_sect_carry__1_i_2_n_0\,
      S(1) => \first_sect_carry__1_i_3_n_0\,
      S(0) => \first_sect_carry__1_i_4_n_0\
    );
\first_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[33]\,
      I1 => p_0_in(33),
      I2 => \sect_cnt_reg_n_0_[34]\,
      I3 => p_0_in(34),
      I4 => p_0_in(35),
      I5 => \sect_cnt_reg_n_0_[35]\,
      O => \first_sect_carry__1_i_1_n_0\
    );
\first_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[30]\,
      I1 => p_0_in(30),
      I2 => \sect_cnt_reg_n_0_[31]\,
      I3 => p_0_in(31),
      I4 => p_0_in(32),
      I5 => \sect_cnt_reg_n_0_[32]\,
      O => \first_sect_carry__1_i_2_n_0\
    );
\first_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[27]\,
      I1 => p_0_in(27),
      I2 => \sect_cnt_reg_n_0_[28]\,
      I3 => p_0_in(28),
      I4 => p_0_in(29),
      I5 => \sect_cnt_reg_n_0_[29]\,
      O => \first_sect_carry__1_i_3_n_0\
    );
\first_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[24]\,
      I1 => p_0_in(24),
      I2 => \sect_cnt_reg_n_0_[25]\,
      I3 => p_0_in(25),
      I4 => p_0_in(26),
      I5 => \sect_cnt_reg_n_0_[26]\,
      O => \first_sect_carry__1_i_4_n_0\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_0\,
      CO(3) => \first_sect_carry__2_n_0\,
      CO(2) => \first_sect_carry__2_n_1\,
      CO(1) => \first_sect_carry__2_n_2\,
      CO(0) => \first_sect_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1_n_0\,
      S(2) => \first_sect_carry__2_i_2_n_0\,
      S(1) => \first_sect_carry__2_i_3_n_0\,
      S(0) => \first_sect_carry__2_i_4_n_0\
    );
\first_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[45]\,
      I1 => p_0_in(45),
      I2 => \sect_cnt_reg_n_0_[46]\,
      I3 => p_0_in(46),
      I4 => p_0_in(47),
      I5 => \sect_cnt_reg_n_0_[47]\,
      O => \first_sect_carry__2_i_1_n_0\
    );
\first_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[42]\,
      I1 => p_0_in(42),
      I2 => \sect_cnt_reg_n_0_[43]\,
      I3 => p_0_in(43),
      I4 => p_0_in(44),
      I5 => \sect_cnt_reg_n_0_[44]\,
      O => \first_sect_carry__2_i_2_n_0\
    );
\first_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[39]\,
      I1 => p_0_in(39),
      I2 => \sect_cnt_reg_n_0_[40]\,
      I3 => p_0_in(40),
      I4 => p_0_in(41),
      I5 => \sect_cnt_reg_n_0_[41]\,
      O => \first_sect_carry__2_i_3_n_0\
    );
\first_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[36]\,
      I1 => p_0_in(36),
      I2 => \sect_cnt_reg_n_0_[37]\,
      I3 => p_0_in(37),
      I4 => p_0_in(38),
      I5 => \sect_cnt_reg_n_0_[38]\,
      O => \first_sect_carry__2_i_4_n_0\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_0\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1_n_0\,
      S(0) => \first_sect_carry__3_i_2_n_0\
    );
\first_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \sect_cnt_reg_n_0_[51]\,
      O => \first_sect_carry__3_i_1_n_0\
    );
\first_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[48]\,
      I1 => p_0_in(48),
      I2 => \sect_cnt_reg_n_0_[49]\,
      I3 => p_0_in(49),
      I4 => p_0_in(50),
      I5 => \sect_cnt_reg_n_0_[50]\,
      O => \first_sect_carry__3_i_2_n_0\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[9]\,
      I1 => p_0_in(9),
      I2 => \sect_cnt_reg_n_0_[10]\,
      I3 => p_0_in(10),
      I4 => p_0_in(11),
      I5 => \sect_cnt_reg_n_0_[11]\,
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[6]\,
      I1 => p_0_in(6),
      I2 => \sect_cnt_reg_n_0_[7]\,
      I3 => p_0_in(7),
      I4 => p_0_in(8),
      I5 => \sect_cnt_reg_n_0_[8]\,
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[3]\,
      I1 => p_0_in(3),
      I2 => \sect_cnt_reg_n_0_[4]\,
      I3 => p_0_in(4),
      I4 => p_0_in(5),
      I5 => \sect_cnt_reg_n_0_[5]\,
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => \sect_cnt_reg_n_0_[1]\,
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => \sect_cnt_reg_n_0_[2]\,
      O => first_sect_carry_i_4_n_0
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => last_sect,
      Q => last_sect_buf_reg_n_0,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_0,
      S(2) => last_sect_carry_i_2_n_0,
      S(1) => last_sect_carry_i_3_n_0,
      S(0) => last_sect_carry_i_4_n_0
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \last_sect_carry__0_n_0\,
      CO(2) => \last_sect_carry__0_n_1\,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1_n_0\,
      S(2) => \last_sect_carry__0_i_2_n_0\,
      S(1) => \last_sect_carry__0_i_3_n_0\,
      S(0) => \last_sect_carry__0_i_4_n_0\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \sect_cnt_reg_n_0_[21]\,
      I2 => p_0_in0_in(22),
      I3 => \sect_cnt_reg_n_0_[22]\,
      I4 => \sect_cnt_reg_n_0_[23]\,
      I5 => p_0_in0_in(23),
      O => \last_sect_carry__0_i_1_n_0\
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \sect_cnt_reg_n_0_[18]\,
      I2 => p_0_in0_in(19),
      I3 => \sect_cnt_reg_n_0_[19]\,
      I4 => \sect_cnt_reg_n_0_[20]\,
      I5 => p_0_in0_in(20),
      O => \last_sect_carry__0_i_2_n_0\
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \sect_cnt_reg_n_0_[15]\,
      I2 => p_0_in0_in(16),
      I3 => \sect_cnt_reg_n_0_[16]\,
      I4 => \sect_cnt_reg_n_0_[17]\,
      I5 => p_0_in0_in(17),
      O => \last_sect_carry__0_i_3_n_0\
    );
\last_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => \sect_cnt_reg_n_0_[12]\,
      I2 => p_0_in0_in(13),
      I3 => \sect_cnt_reg_n_0_[13]\,
      I4 => \sect_cnt_reg_n_0_[14]\,
      I5 => p_0_in0_in(14),
      O => \last_sect_carry__0_i_4_n_0\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_0\,
      CO(3) => \last_sect_carry__1_n_0\,
      CO(2) => \last_sect_carry__1_n_1\,
      CO(1) => \last_sect_carry__1_n_2\,
      CO(0) => \last_sect_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1_n_0\,
      S(2) => \last_sect_carry__1_i_2_n_0\,
      S(1) => \last_sect_carry__1_i_3_n_0\,
      S(0) => \last_sect_carry__1_i_4_n_0\
    );
\last_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(33),
      I1 => \sect_cnt_reg_n_0_[33]\,
      I2 => p_0_in0_in(34),
      I3 => \sect_cnt_reg_n_0_[34]\,
      I4 => \sect_cnt_reg_n_0_[35]\,
      I5 => p_0_in0_in(35),
      O => \last_sect_carry__1_i_1_n_0\
    );
\last_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(30),
      I1 => \sect_cnt_reg_n_0_[30]\,
      I2 => p_0_in0_in(31),
      I3 => \sect_cnt_reg_n_0_[31]\,
      I4 => \sect_cnt_reg_n_0_[32]\,
      I5 => p_0_in0_in(32),
      O => \last_sect_carry__1_i_2_n_0\
    );
\last_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(27),
      I1 => \sect_cnt_reg_n_0_[27]\,
      I2 => p_0_in0_in(28),
      I3 => \sect_cnt_reg_n_0_[28]\,
      I4 => \sect_cnt_reg_n_0_[29]\,
      I5 => p_0_in0_in(29),
      O => \last_sect_carry__1_i_3_n_0\
    );
\last_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \sect_cnt_reg_n_0_[24]\,
      I2 => p_0_in0_in(25),
      I3 => \sect_cnt_reg_n_0_[25]\,
      I4 => \sect_cnt_reg_n_0_[26]\,
      I5 => p_0_in0_in(26),
      O => \last_sect_carry__1_i_4_n_0\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_0\,
      CO(3) => \last_sect_carry__2_n_0\,
      CO(2) => \last_sect_carry__2_n_1\,
      CO(1) => \last_sect_carry__2_n_2\,
      CO(0) => \last_sect_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1_n_0\,
      S(2) => \last_sect_carry__2_i_2_n_0\,
      S(1) => \last_sect_carry__2_i_3_n_0\,
      S(0) => \last_sect_carry__2_i_4_n_0\
    );
\last_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(45),
      I1 => \sect_cnt_reg_n_0_[45]\,
      I2 => p_0_in0_in(46),
      I3 => \sect_cnt_reg_n_0_[46]\,
      I4 => \sect_cnt_reg_n_0_[47]\,
      I5 => p_0_in0_in(47),
      O => \last_sect_carry__2_i_1_n_0\
    );
\last_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(42),
      I1 => \sect_cnt_reg_n_0_[42]\,
      I2 => p_0_in0_in(43),
      I3 => \sect_cnt_reg_n_0_[43]\,
      I4 => \sect_cnt_reg_n_0_[44]\,
      I5 => p_0_in0_in(44),
      O => \last_sect_carry__2_i_2_n_0\
    );
\last_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(39),
      I1 => \sect_cnt_reg_n_0_[39]\,
      I2 => p_0_in0_in(40),
      I3 => \sect_cnt_reg_n_0_[40]\,
      I4 => \sect_cnt_reg_n_0_[41]\,
      I5 => p_0_in0_in(41),
      O => \last_sect_carry__2_i_3_n_0\
    );
\last_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(36),
      I1 => \sect_cnt_reg_n_0_[36]\,
      I2 => p_0_in0_in(37),
      I3 => \sect_cnt_reg_n_0_[37]\,
      I4 => \sect_cnt_reg_n_0_[38]\,
      I5 => p_0_in0_in(38),
      O => \last_sect_carry__2_i_4_n_0\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_0\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => rs_wreq_n_2,
      S(0) => rs_wreq_n_3
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(9),
      I1 => \sect_cnt_reg_n_0_[9]\,
      I2 => p_0_in0_in(10),
      I3 => \sect_cnt_reg_n_0_[10]\,
      I4 => \sect_cnt_reg_n_0_[11]\,
      I5 => p_0_in0_in(11),
      O => last_sect_carry_i_1_n_0
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(6),
      I1 => \sect_cnt_reg_n_0_[6]\,
      I2 => p_0_in0_in(7),
      I3 => \sect_cnt_reg_n_0_[7]\,
      I4 => \sect_cnt_reg_n_0_[8]\,
      I5 => p_0_in0_in(8),
      O => last_sect_carry_i_2_n_0
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => \sect_cnt_reg_n_0_[3]\,
      I2 => p_0_in0_in(4),
      I3 => \sect_cnt_reg_n_0_[4]\,
      I4 => \sect_cnt_reg_n_0_[5]\,
      I5 => p_0_in0_in(5),
      O => last_sect_carry_i_3_n_0
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => \sect_cnt_reg_n_0_[0]\,
      I2 => p_0_in0_in(1),
      I3 => \sect_cnt_reg_n_0_[1]\,
      I4 => \sect_cnt_reg_n_0_[2]\,
      I5 => p_0_in0_in(2),
      O => last_sect_carry_i_4_n_0
    );
\len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => len_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(2),
      O => \p_0_in__0\(2)
    );
\len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(3),
      O => \p_0_in__0\(3)
    );
\len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => len_cnt_reg(3),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(2),
      I4 => len_cnt_reg(4),
      O => \p_0_in__0\(4)
    );
\len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(3),
      I4 => len_cnt_reg(4),
      I5 => len_cnt_reg(5),
      O => \p_0_in__0\(5)
    );
\len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \len_cnt[7]_i_4_n_0\,
      I1 => len_cnt_reg(6),
      O => \p_0_in__0\(6)
    );
\len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => len_cnt_reg(6),
      I1 => \len_cnt[7]_i_4_n_0\,
      I2 => len_cnt_reg(7),
      O => \p_0_in__0\(7)
    );
\len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(3),
      I4 => len_cnt_reg(4),
      I5 => len_cnt_reg(5),
      O => \len_cnt[7]_i_4_n_0\
    );
\len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_18_in,
      D => \p_0_in__0\(0),
      Q => len_cnt_reg(0),
      R => fifo_burst_n_3
    );
\len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_18_in,
      D => \p_0_in__0\(1),
      Q => len_cnt_reg(1),
      R => fifo_burst_n_3
    );
\len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_18_in,
      D => \p_0_in__0\(2),
      Q => len_cnt_reg(2),
      R => fifo_burst_n_3
    );
\len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_18_in,
      D => \p_0_in__0\(3),
      Q => len_cnt_reg(3),
      R => fifo_burst_n_3
    );
\len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_18_in,
      D => \p_0_in__0\(4),
      Q => len_cnt_reg(4),
      R => fifo_burst_n_3
    );
\len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_18_in,
      D => \p_0_in__0\(5),
      Q => len_cnt_reg(5),
      R => fifo_burst_n_3
    );
\len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_18_in,
      D => \p_0_in__0\(6),
      Q => len_cnt_reg(6),
      R => fifo_burst_n_3
    );
\len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_18_in,
      D => \p_0_in__0\(7),
      Q => len_cnt_reg(7),
      R => fifo_burst_n_3
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => \last_cnt_reg__0\(0),
      DI(3 downto 1) => last_cnt_reg(3 downto 1),
      DI(0) => wreq_throttle_n_56,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => wreq_throttle_n_5,
      S(2) => wreq_throttle_n_6,
      S(1) => wreq_throttle_n_7,
      S(0) => wreq_throttle_n_8
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 1) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => last_cnt_reg(4),
      O(3 downto 2) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => wreq_throttle_n_14,
      S(0) => wreq_throttle_n_15
    );
rs_resp: entity work.\design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized1\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      axi_clk_m => axi_clk_m,
      ladma_mm_bvalid => ladma_mm_bvalid,
      \resp_ready__1\ => \resp_ready__1\,
      s_ready_t_reg_0 => s_ready_t_reg
    );
rs_wreq: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(51) => rs_wreq_n_4,
      D(50) => rs_wreq_n_5,
      D(49) => rs_wreq_n_6,
      D(48) => rs_wreq_n_7,
      D(47) => rs_wreq_n_8,
      D(46) => rs_wreq_n_9,
      D(45) => rs_wreq_n_10,
      D(44) => rs_wreq_n_11,
      D(43) => rs_wreq_n_12,
      D(42) => rs_wreq_n_13,
      D(41) => rs_wreq_n_14,
      D(40) => rs_wreq_n_15,
      D(39) => rs_wreq_n_16,
      D(38) => rs_wreq_n_17,
      D(37) => rs_wreq_n_18,
      D(36) => rs_wreq_n_19,
      D(35) => rs_wreq_n_20,
      D(34) => rs_wreq_n_21,
      D(33) => rs_wreq_n_22,
      D(32) => rs_wreq_n_23,
      D(31) => rs_wreq_n_24,
      D(30) => rs_wreq_n_25,
      D(29) => rs_wreq_n_26,
      D(28) => rs_wreq_n_27,
      D(27) => rs_wreq_n_28,
      D(26) => rs_wreq_n_29,
      D(25) => rs_wreq_n_30,
      D(24) => rs_wreq_n_31,
      D(23) => rs_wreq_n_32,
      D(22) => rs_wreq_n_33,
      D(21) => rs_wreq_n_34,
      D(20) => rs_wreq_n_35,
      D(19) => rs_wreq_n_36,
      D(18) => rs_wreq_n_37,
      D(17) => rs_wreq_n_38,
      D(16) => rs_wreq_n_39,
      D(15) => rs_wreq_n_40,
      D(14) => rs_wreq_n_41,
      D(13) => rs_wreq_n_42,
      D(12) => rs_wreq_n_43,
      D(11) => rs_wreq_n_44,
      D(10) => rs_wreq_n_45,
      D(9) => rs_wreq_n_46,
      D(8) => rs_wreq_n_47,
      D(7) => rs_wreq_n_48,
      D(6) => rs_wreq_n_49,
      D(5) => rs_wreq_n_50,
      D(4) => rs_wreq_n_51,
      D(3) => rs_wreq_n_52,
      D(2) => rs_wreq_n_53,
      D(1) => rs_wreq_n_54,
      D(0) => rs_wreq_n_55,
      E(0) => E(0),
      Q(0) => wreq_valid,
      S(1) => rs_wreq_n_2,
      S(0) => rs_wreq_n_3,
      SR(0) => \^sr\(0),
      axi_clk_m => axi_clk_m,
      \could_multi_bursts.loop_cnt_reg[2]\ => rs_wreq_n_148,
      \data_p1_reg[63]_0\(61) => rs_wreq_n_149,
      \data_p1_reg[63]_0\(60) => rs_wreq_n_150,
      \data_p1_reg[63]_0\(59) => rs_wreq_n_151,
      \data_p1_reg[63]_0\(58) => rs_wreq_n_152,
      \data_p1_reg[63]_0\(57) => rs_wreq_n_153,
      \data_p1_reg[63]_0\(56) => rs_wreq_n_154,
      \data_p1_reg[63]_0\(55) => rs_wreq_n_155,
      \data_p1_reg[63]_0\(54) => rs_wreq_n_156,
      \data_p1_reg[63]_0\(53) => rs_wreq_n_157,
      \data_p1_reg[63]_0\(52) => rs_wreq_n_158,
      \data_p1_reg[63]_0\(51) => rs_wreq_n_159,
      \data_p1_reg[63]_0\(50) => rs_wreq_n_160,
      \data_p1_reg[63]_0\(49) => rs_wreq_n_161,
      \data_p1_reg[63]_0\(48) => rs_wreq_n_162,
      \data_p1_reg[63]_0\(47) => rs_wreq_n_163,
      \data_p1_reg[63]_0\(46) => rs_wreq_n_164,
      \data_p1_reg[63]_0\(45) => rs_wreq_n_165,
      \data_p1_reg[63]_0\(44) => rs_wreq_n_166,
      \data_p1_reg[63]_0\(43) => rs_wreq_n_167,
      \data_p1_reg[63]_0\(42) => rs_wreq_n_168,
      \data_p1_reg[63]_0\(41) => rs_wreq_n_169,
      \data_p1_reg[63]_0\(40) => rs_wreq_n_170,
      \data_p1_reg[63]_0\(39) => rs_wreq_n_171,
      \data_p1_reg[63]_0\(38) => rs_wreq_n_172,
      \data_p1_reg[63]_0\(37) => rs_wreq_n_173,
      \data_p1_reg[63]_0\(36) => rs_wreq_n_174,
      \data_p1_reg[63]_0\(35) => rs_wreq_n_175,
      \data_p1_reg[63]_0\(34) => rs_wreq_n_176,
      \data_p1_reg[63]_0\(33) => rs_wreq_n_177,
      \data_p1_reg[63]_0\(32) => rs_wreq_n_178,
      \data_p1_reg[63]_0\(31) => rs_wreq_n_179,
      \data_p1_reg[63]_0\(30) => rs_wreq_n_180,
      \data_p1_reg[63]_0\(29) => rs_wreq_n_181,
      \data_p1_reg[63]_0\(28) => rs_wreq_n_182,
      \data_p1_reg[63]_0\(27) => rs_wreq_n_183,
      \data_p1_reg[63]_0\(26) => rs_wreq_n_184,
      \data_p1_reg[63]_0\(25) => rs_wreq_n_185,
      \data_p1_reg[63]_0\(24) => rs_wreq_n_186,
      \data_p1_reg[63]_0\(23) => rs_wreq_n_187,
      \data_p1_reg[63]_0\(22) => rs_wreq_n_188,
      \data_p1_reg[63]_0\(21) => rs_wreq_n_189,
      \data_p1_reg[63]_0\(20) => rs_wreq_n_190,
      \data_p1_reg[63]_0\(19) => rs_wreq_n_191,
      \data_p1_reg[63]_0\(18) => rs_wreq_n_192,
      \data_p1_reg[63]_0\(17) => rs_wreq_n_193,
      \data_p1_reg[63]_0\(16) => rs_wreq_n_194,
      \data_p1_reg[63]_0\(15) => rs_wreq_n_195,
      \data_p1_reg[63]_0\(14) => rs_wreq_n_196,
      \data_p1_reg[63]_0\(13) => rs_wreq_n_197,
      \data_p1_reg[63]_0\(12) => rs_wreq_n_198,
      \data_p1_reg[63]_0\(11) => rs_wreq_n_199,
      \data_p1_reg[63]_0\(10) => rs_wreq_n_200,
      \data_p1_reg[63]_0\(9) => rs_wreq_n_201,
      \data_p1_reg[63]_0\(8) => rs_wreq_n_202,
      \data_p1_reg[63]_0\(7) => rs_wreq_n_203,
      \data_p1_reg[63]_0\(6) => rs_wreq_n_204,
      \data_p1_reg[63]_0\(5) => rs_wreq_n_205,
      \data_p1_reg[63]_0\(4) => rs_wreq_n_206,
      \data_p1_reg[63]_0\(3) => rs_wreq_n_207,
      \data_p1_reg[63]_0\(2) => rs_wreq_n_208,
      \data_p1_reg[63]_0\(1) => rs_wreq_n_209,
      \data_p1_reg[63]_0\(0) => rs_wreq_n_210,
      \data_p1_reg[95]_0\(91) => rs_wreq_n_56,
      \data_p1_reg[95]_0\(90) => rs_wreq_n_57,
      \data_p1_reg[95]_0\(89) => rs_wreq_n_58,
      \data_p1_reg[95]_0\(88) => rs_wreq_n_59,
      \data_p1_reg[95]_0\(87) => rs_wreq_n_60,
      \data_p1_reg[95]_0\(86) => rs_wreq_n_61,
      \data_p1_reg[95]_0\(85) => rs_wreq_n_62,
      \data_p1_reg[95]_0\(84) => rs_wreq_n_63,
      \data_p1_reg[95]_0\(83) => rs_wreq_n_64,
      \data_p1_reg[95]_0\(82) => rs_wreq_n_65,
      \data_p1_reg[95]_0\(81) => rs_wreq_n_66,
      \data_p1_reg[95]_0\(80) => rs_wreq_n_67,
      \data_p1_reg[95]_0\(79) => rs_wreq_n_68,
      \data_p1_reg[95]_0\(78) => rs_wreq_n_69,
      \data_p1_reg[95]_0\(77) => rs_wreq_n_70,
      \data_p1_reg[95]_0\(76) => rs_wreq_n_71,
      \data_p1_reg[95]_0\(75) => rs_wreq_n_72,
      \data_p1_reg[95]_0\(74) => rs_wreq_n_73,
      \data_p1_reg[95]_0\(73) => rs_wreq_n_74,
      \data_p1_reg[95]_0\(72) => rs_wreq_n_75,
      \data_p1_reg[95]_0\(71 downto 62) => p_1_in(11 downto 2),
      \data_p1_reg[95]_0\(61) => rs_wreq_n_86,
      \data_p1_reg[95]_0\(60) => rs_wreq_n_87,
      \data_p1_reg[95]_0\(59) => rs_wreq_n_88,
      \data_p1_reg[95]_0\(58) => rs_wreq_n_89,
      \data_p1_reg[95]_0\(57) => rs_wreq_n_90,
      \data_p1_reg[95]_0\(56) => rs_wreq_n_91,
      \data_p1_reg[95]_0\(55) => rs_wreq_n_92,
      \data_p1_reg[95]_0\(54) => rs_wreq_n_93,
      \data_p1_reg[95]_0\(53) => rs_wreq_n_94,
      \data_p1_reg[95]_0\(52) => rs_wreq_n_95,
      \data_p1_reg[95]_0\(51) => rs_wreq_n_96,
      \data_p1_reg[95]_0\(50) => rs_wreq_n_97,
      \data_p1_reg[95]_0\(49) => rs_wreq_n_98,
      \data_p1_reg[95]_0\(48) => rs_wreq_n_99,
      \data_p1_reg[95]_0\(47) => rs_wreq_n_100,
      \data_p1_reg[95]_0\(46) => rs_wreq_n_101,
      \data_p1_reg[95]_0\(45) => rs_wreq_n_102,
      \data_p1_reg[95]_0\(44) => rs_wreq_n_103,
      \data_p1_reg[95]_0\(43) => rs_wreq_n_104,
      \data_p1_reg[95]_0\(42) => rs_wreq_n_105,
      \data_p1_reg[95]_0\(41) => rs_wreq_n_106,
      \data_p1_reg[95]_0\(40) => rs_wreq_n_107,
      \data_p1_reg[95]_0\(39) => rs_wreq_n_108,
      \data_p1_reg[95]_0\(38) => rs_wreq_n_109,
      \data_p1_reg[95]_0\(37) => rs_wreq_n_110,
      \data_p1_reg[95]_0\(36) => rs_wreq_n_111,
      \data_p1_reg[95]_0\(35) => rs_wreq_n_112,
      \data_p1_reg[95]_0\(34) => rs_wreq_n_113,
      \data_p1_reg[95]_0\(33) => rs_wreq_n_114,
      \data_p1_reg[95]_0\(32) => rs_wreq_n_115,
      \data_p1_reg[95]_0\(31) => rs_wreq_n_116,
      \data_p1_reg[95]_0\(30) => rs_wreq_n_117,
      \data_p1_reg[95]_0\(29) => rs_wreq_n_118,
      \data_p1_reg[95]_0\(28) => rs_wreq_n_119,
      \data_p1_reg[95]_0\(27) => rs_wreq_n_120,
      \data_p1_reg[95]_0\(26) => rs_wreq_n_121,
      \data_p1_reg[95]_0\(25) => rs_wreq_n_122,
      \data_p1_reg[95]_0\(24) => rs_wreq_n_123,
      \data_p1_reg[95]_0\(23) => rs_wreq_n_124,
      \data_p1_reg[95]_0\(22) => rs_wreq_n_125,
      \data_p1_reg[95]_0\(21) => rs_wreq_n_126,
      \data_p1_reg[95]_0\(20) => rs_wreq_n_127,
      \data_p1_reg[95]_0\(19) => rs_wreq_n_128,
      \data_p1_reg[95]_0\(18) => rs_wreq_n_129,
      \data_p1_reg[95]_0\(17) => rs_wreq_n_130,
      \data_p1_reg[95]_0\(16) => rs_wreq_n_131,
      \data_p1_reg[95]_0\(15) => rs_wreq_n_132,
      \data_p1_reg[95]_0\(14) => rs_wreq_n_133,
      \data_p1_reg[95]_0\(13) => rs_wreq_n_134,
      \data_p1_reg[95]_0\(12) => rs_wreq_n_135,
      \data_p1_reg[95]_0\(11) => rs_wreq_n_136,
      \data_p1_reg[95]_0\(10) => rs_wreq_n_137,
      \data_p1_reg[95]_0\(9) => rs_wreq_n_138,
      \data_p1_reg[95]_0\(8) => rs_wreq_n_139,
      \data_p1_reg[95]_0\(7) => rs_wreq_n_140,
      \data_p1_reg[95]_0\(6) => rs_wreq_n_141,
      \data_p1_reg[95]_0\(5) => rs_wreq_n_142,
      \data_p1_reg[95]_0\(4) => rs_wreq_n_143,
      \data_p1_reg[95]_0\(3) => rs_wreq_n_144,
      \data_p1_reg[95]_0\(2) => rs_wreq_n_145,
      \data_p1_reg[95]_0\(1) => rs_wreq_n_146,
      \data_p1_reg[95]_0\(0) => rs_wreq_n_147,
      \data_p2_reg[95]_0\(91 downto 0) => D(91 downto 0),
      \end_addr_reg[13]\(3) => \end_addr[13]_i_2_n_0\,
      \end_addr_reg[13]\(2) => \end_addr[13]_i_3_n_0\,
      \end_addr_reg[13]\(1) => \end_addr[13]_i_4_n_0\,
      \end_addr_reg[13]\(0) => \end_addr[13]_i_5_n_0\,
      \end_addr_reg[17]\(3) => \end_addr[17]_i_2_n_0\,
      \end_addr_reg[17]\(2) => \end_addr[17]_i_3_n_0\,
      \end_addr_reg[17]\(1) => \end_addr[17]_i_4_n_0\,
      \end_addr_reg[17]\(0) => \end_addr[17]_i_5_n_0\,
      \end_addr_reg[21]\(3) => \end_addr[21]_i_2_n_0\,
      \end_addr_reg[21]\(2) => \end_addr[21]_i_3_n_0\,
      \end_addr_reg[21]\(1) => \end_addr[21]_i_4_n_0\,
      \end_addr_reg[21]\(0) => \end_addr[21]_i_5_n_0\,
      \end_addr_reg[25]\(3) => \end_addr[25]_i_2_n_0\,
      \end_addr_reg[25]\(2) => \end_addr[25]_i_3_n_0\,
      \end_addr_reg[25]\(1) => \end_addr[25]_i_4_n_0\,
      \end_addr_reg[25]\(0) => \end_addr[25]_i_5_n_0\,
      \end_addr_reg[29]\(3) => \end_addr[29]_i_2_n_0\,
      \end_addr_reg[29]\(2) => \end_addr[29]_i_3_n_0\,
      \end_addr_reg[29]\(1) => \end_addr[29]_i_4_n_0\,
      \end_addr_reg[29]\(0) => \end_addr[29]_i_5_n_0\,
      \end_addr_reg[33]\(1) => \end_addr[33]_i_2_n_0\,
      \end_addr_reg[33]\(0) => \end_addr[33]_i_3_n_0\,
      \end_addr_reg[5]\(3) => \end_addr[5]_i_2_n_0\,
      \end_addr_reg[5]\(2) => \end_addr[5]_i_3_n_0\,
      \end_addr_reg[5]\(1) => \end_addr[5]_i_4_n_0\,
      \end_addr_reg[5]\(0) => \end_addr[5]_i_5_n_0\,
      \end_addr_reg[9]\(3) => \end_addr[9]_i_2_n_0\,
      \end_addr_reg[9]\(2) => \end_addr[9]_i_3_n_0\,
      \end_addr_reg[9]\(1) => \end_addr[9]_i_4_n_0\,
      \end_addr_reg[9]\(0) => \end_addr[9]_i_5_n_0\,
      last_sect_buf_reg(3 downto 0) => p_0_in0_in(51 downto 48),
      last_sect_buf_reg_0(4) => \sect_cnt_reg_n_0_[51]\,
      last_sect_buf_reg_0(3) => \sect_cnt_reg_n_0_[50]\,
      last_sect_buf_reg_0(2) => \sect_cnt_reg_n_0_[49]\,
      last_sect_buf_reg_0(1) => \sect_cnt_reg_n_0_[48]\,
      last_sect_buf_reg_0(0) => \sect_cnt_reg_n_0_[0]\,
      next_wreq => next_wreq,
      s_ready_t_reg_0 => AWREADY_Dummy,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_len_buf_reg[8]\(1 downto 0) => \could_multi_bursts.loop_cnt_reg\(2 downto 1),
      \sect_len_buf_reg[8]_0\(1) => \sect_len_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[8]_0\(0) => \sect_len_buf_reg_n_0_[7]\
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => fifo_resp_n_5
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => fifo_resp_n_5
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => \sect_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_0_[8]\,
      S(2) => \sect_cnt_reg_n_0_[7]\,
      S(1) => \sect_cnt_reg_n_0_[6]\,
      S(0) => \sect_cnt_reg_n_0_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_0\,
      CO(3) => \sect_cnt0_carry__10_n_0\,
      CO(2) => \sect_cnt0_carry__10_n_1\,
      CO(1) => \sect_cnt0_carry__10_n_2\,
      CO(0) => \sect_cnt0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_0_[48]\,
      S(2) => \sect_cnt_reg_n_0_[47]\,
      S(1) => \sect_cnt_reg_n_0_[46]\,
      S(0) => \sect_cnt_reg_n_0_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_2\,
      CO(0) => \sect_cnt0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_0_[51]\,
      S(1) => \sect_cnt_reg_n_0_[50]\,
      S(0) => \sect_cnt_reg_n_0_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_0_[16]\,
      S(2) => \sect_cnt_reg_n_0_[15]\,
      S(1) => \sect_cnt_reg_n_0_[14]\,
      S(0) => \sect_cnt_reg_n_0_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3) => \sect_cnt0_carry__3_n_0\,
      CO(2) => \sect_cnt0_carry__3_n_1\,
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_0_[20]\,
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CO(3) => \sect_cnt0_carry__4_n_0\,
      CO(2) => \sect_cnt0_carry__4_n_1\,
      CO(1) => \sect_cnt0_carry__4_n_2\,
      CO(0) => \sect_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_0_[24]\,
      S(2) => \sect_cnt_reg_n_0_[23]\,
      S(1) => \sect_cnt_reg_n_0_[22]\,
      S(0) => \sect_cnt_reg_n_0_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CO(3) => \sect_cnt0_carry__5_n_0\,
      CO(2) => \sect_cnt0_carry__5_n_1\,
      CO(1) => \sect_cnt0_carry__5_n_2\,
      CO(0) => \sect_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_0_[28]\,
      S(2) => \sect_cnt_reg_n_0_[27]\,
      S(1) => \sect_cnt_reg_n_0_[26]\,
      S(0) => \sect_cnt_reg_n_0_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_0\,
      CO(3) => \sect_cnt0_carry__6_n_0\,
      CO(2) => \sect_cnt0_carry__6_n_1\,
      CO(1) => \sect_cnt0_carry__6_n_2\,
      CO(0) => \sect_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_0_[32]\,
      S(2) => \sect_cnt_reg_n_0_[31]\,
      S(1) => \sect_cnt_reg_n_0_[30]\,
      S(0) => \sect_cnt_reg_n_0_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_0\,
      CO(3) => \sect_cnt0_carry__7_n_0\,
      CO(2) => \sect_cnt0_carry__7_n_1\,
      CO(1) => \sect_cnt0_carry__7_n_2\,
      CO(0) => \sect_cnt0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_0_[36]\,
      S(2) => \sect_cnt_reg_n_0_[35]\,
      S(1) => \sect_cnt_reg_n_0_[34]\,
      S(0) => \sect_cnt_reg_n_0_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_0\,
      CO(3) => \sect_cnt0_carry__8_n_0\,
      CO(2) => \sect_cnt0_carry__8_n_1\,
      CO(1) => \sect_cnt0_carry__8_n_2\,
      CO(0) => \sect_cnt0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_0_[40]\,
      S(2) => \sect_cnt_reg_n_0_[39]\,
      S(1) => \sect_cnt_reg_n_0_[38]\,
      S(0) => \sect_cnt_reg_n_0_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_0\,
      CO(3) => \sect_cnt0_carry__9_n_0\,
      CO(2) => \sect_cnt0_carry__9_n_1\,
      CO(1) => \sect_cnt0_carry__9_n_2\,
      CO(0) => \sect_cnt0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_0_[44]\,
      S(2) => \sect_cnt_reg_n_0_[43]\,
      S(1) => \sect_cnt_reg_n_0_[42]\,
      S(0) => \sect_cnt_reg_n_0_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_55,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_45,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_44,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_43,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_42,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_41,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_40,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_39,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_38,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_37,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_36,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_54,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_35,
      Q => \sect_cnt_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_34,
      Q => \sect_cnt_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_33,
      Q => \sect_cnt_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_32,
      Q => \sect_cnt_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_31,
      Q => \sect_cnt_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_30,
      Q => \sect_cnt_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_29,
      Q => \sect_cnt_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_28,
      Q => \sect_cnt_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_27,
      Q => \sect_cnt_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_26,
      Q => \sect_cnt_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_53,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_25,
      Q => \sect_cnt_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_24,
      Q => \sect_cnt_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_23,
      Q => \sect_cnt_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_22,
      Q => \sect_cnt_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_21,
      Q => \sect_cnt_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_20,
      Q => \sect_cnt_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_19,
      Q => \sect_cnt_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_18,
      Q => \sect_cnt_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_17,
      Q => \sect_cnt_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_16,
      Q => \sect_cnt_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_52,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_15,
      Q => \sect_cnt_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_14,
      Q => \sect_cnt_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_13,
      Q => \sect_cnt_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_12,
      Q => \sect_cnt_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_11,
      Q => \sect_cnt_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_10,
      Q => \sect_cnt_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_9,
      Q => \sect_cnt_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_8,
      Q => \sect_cnt_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_7,
      Q => \sect_cnt_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_6,
      Q => \sect_cnt_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_51,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_5,
      Q => \sect_cnt_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_4,
      Q => \sect_cnt_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_50,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_49,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_48,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_47,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => fifo_resp_n_6,
      D => rs_wreq_n_46,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(0),
      I1 => \start_addr_reg_n_0_[2]\,
      I2 => \end_addr_reg_n_0_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(1),
      I1 => \start_addr_reg_n_0_[3]\,
      I2 => \end_addr_reg_n_0_[3]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(2),
      I1 => \start_addr_reg_n_0_[4]\,
      I2 => \end_addr_reg_n_0_[4]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(3),
      I1 => \start_addr_reg_n_0_[5]\,
      I2 => \end_addr_reg_n_0_[5]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(4),
      I1 => \start_addr_reg_n_0_[6]\,
      I2 => \end_addr_reg_n_0_[6]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_0\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(5),
      I1 => \start_addr_reg_n_0_[7]\,
      I2 => \end_addr_reg_n_0_[7]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_0\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(6),
      I1 => \start_addr_reg_n_0_[8]\,
      I2 => \end_addr_reg_n_0_[8]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_0\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(7),
      I1 => \start_addr_reg_n_0_[9]\,
      I2 => \end_addr_reg_n_0_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_0\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(8),
      I1 => \start_addr_reg_n_0_[10]\,
      I2 => \end_addr_reg_n_0_[10]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_0\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(9),
      I1 => \start_addr_reg_n_0_[11]\,
      I2 => \end_addr_reg_n_0_[11]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[4]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[5]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[6]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[7]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[8]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => p_14_in,
      D => \sect_len_buf[9]_i_2_n_0\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_139,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_138,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_137,
      Q => p_0_in(0),
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_136,
      Q => p_0_in(1),
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_135,
      Q => p_0_in(2),
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_134,
      Q => p_0_in(3),
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_133,
      Q => p_0_in(4),
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_132,
      Q => p_0_in(5),
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_131,
      Q => p_0_in(6),
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_130,
      Q => p_0_in(7),
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_129,
      Q => p_0_in(8),
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_128,
      Q => p_0_in(9),
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_127,
      Q => p_0_in(10),
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_126,
      Q => p_0_in(11),
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_125,
      Q => p_0_in(12),
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_124,
      Q => p_0_in(13),
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_123,
      Q => p_0_in(14),
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_122,
      Q => p_0_in(15),
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_121,
      Q => p_0_in(16),
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_120,
      Q => p_0_in(17),
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_147,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_119,
      Q => p_0_in(18),
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_118,
      Q => p_0_in(19),
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_117,
      Q => p_0_in(20),
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_116,
      Q => p_0_in(21),
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_115,
      Q => p_0_in(22),
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_114,
      Q => p_0_in(23),
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_113,
      Q => p_0_in(24),
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_112,
      Q => p_0_in(25),
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_111,
      Q => p_0_in(26),
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_110,
      Q => p_0_in(27),
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_146,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_109,
      Q => p_0_in(28),
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_108,
      Q => p_0_in(29),
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_107,
      Q => p_0_in(30),
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_106,
      Q => p_0_in(31),
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_105,
      Q => p_0_in(32),
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_104,
      Q => p_0_in(33),
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_103,
      Q => p_0_in(34),
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_102,
      Q => p_0_in(35),
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_101,
      Q => p_0_in(36),
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_100,
      Q => p_0_in(37),
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_145,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_99,
      Q => p_0_in(38),
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_98,
      Q => p_0_in(39),
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_97,
      Q => p_0_in(40),
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_96,
      Q => p_0_in(41),
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_95,
      Q => p_0_in(42),
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_94,
      Q => p_0_in(43),
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_93,
      Q => p_0_in(44),
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_92,
      Q => p_0_in(45),
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_91,
      Q => p_0_in(46),
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_90,
      Q => p_0_in(47),
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_144,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_89,
      Q => p_0_in(48),
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_88,
      Q => p_0_in(49),
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_87,
      Q => p_0_in(50),
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_86,
      Q => p_0_in(51),
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_143,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_142,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_141,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => next_wreq,
      D => rs_wreq_n_140,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_m,
      CE => '1',
      D => fifo_resp_n_9,
      Q => wreq_handling_reg_n_0,
      R => \^sr\(0)
    );
wreq_throttle: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_throttle
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(0) => wreq_throttle_n_56,
      Q(4 downto 1) => last_cnt_reg(4 downto 1),
      Q(0) => \last_cnt_reg__0\(0),
      S(3) => wreq_throttle_n_5,
      S(2) => wreq_throttle_n_6,
      S(1) => wreq_throttle_n_7,
      S(0) => wreq_throttle_n_8,
      SR(0) => \^sr\(0),
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0 => axi_reset_m_n_0,
      burst_valid => burst_valid,
      \data_p1_reg[69]\(67 downto 0) => \data_p1_reg[69]\(67 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      \dout_reg[2]\ => \could_multi_bursts.AWVALID_Dummy_reg_n_0\,
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      full_n_reg => full_n_reg,
      full_n_reg_0 => full_n_reg_0,
      full_n_reg_1 => wreq_throttle_n_57,
      \in\(67 downto 62) => \could_multi_bursts.awlen_buf\(5 downto 0),
      \in\(61 downto 0) => \could_multi_bursts.awaddr_buf\(63 downto 2),
      ladma_mm_awready => ladma_mm_awready,
      ladma_mm_awvalid => ladma_mm_awvalid,
      ladma_mm_wready => ladma_mm_wready,
      ladma_mm_wvalid => ladma_mm_wvalid,
      \last_cnt_reg[0]_0\ => WVALID_Dummy_reg_n_0,
      \last_cnt_reg[0]_1\ => WLAST_Dummy_reg_n_0,
      \last_cnt_reg[6]_0\(1) => wreq_throttle_n_14,
      \last_cnt_reg[6]_0\(0) => wreq_throttle_n_15,
      \raddr_reg_reg[5]\ => mem_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr_gmem0_m_axi is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmem0_AWREADY : out STD_LOGIC;
    gmem0_WREADY : out STD_LOGIC;
    gmem0_BVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    ladma_mm_awvalid : out STD_LOGIC;
    pop : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ladma_mm_wvalid : out STD_LOGIC;
    \data_p1_reg[69]\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    ladma_mm_bvalid : in STD_LOGIC;
    ladma_mm_rvalid : in STD_LOGIC;
    ladma_mm_awready : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mOutPtr18_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_wready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 93 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi : entity is "ladmatr_gmem0_m_axi";
end design_1_ps_axil_0_0_ladmatr_gmem0_m_axi;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr_gmem0_m_axi is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal AWVALID_Dummy : STD_LOGIC;
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal bus_write_n_49 : STD_LOGIC;
  signal bus_write_n_5 : STD_LOGIC;
  signal bus_write_n_6 : STD_LOGIC;
  signal bus_write_n_7 : STD_LOGIC;
  signal last_resp : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \resp_ready__1\ : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal \rs_wreq/load_p2\ : STD_LOGIC;
  signal store_unit_n_9 : STD_LOGIC;
  signal strb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ursp_ready : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  SS(0) <= \^ss\(0);
  pop <= \^pop\;
bus_read: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_read
     port map (
      Q(0) => RVALID_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^ss\(0),
      axi_clk_m => axi_clk_m,
      ladma_mm_rvalid => ladma_mm_rvalid,
      s_ready_t_reg => s_ready_t_reg_0
    );
bus_write: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      D(91 downto 62) => AWLEN_Dummy(31 downto 2),
      D(61 downto 0) => AWADDR_Dummy(63 downto 2),
      E(0) => \rs_wreq/load_p2\,
      Q(0) => resp_valid,
      SR(0) => \^ss\(0),
      WVALID_Dummy => WVALID_Dummy,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0 => bus_write_n_6,
      \data_p1_reg[69]\(67 downto 0) => \data_p1_reg[69]\(67 downto 0),
      dout(35 downto 32) => strb_buf(3 downto 0),
      dout(31 downto 0) => WDATA_Dummy(31 downto 0),
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      empty_n_reg => bus_write_n_5,
      empty_n_reg_0 => bus_write_n_49,
      full_n_reg => bus_write_n_7,
      full_n_reg_0 => \^pop\,
      ladma_mm_awready => ladma_mm_awready,
      ladma_mm_awvalid => ladma_mm_awvalid,
      ladma_mm_bvalid => ladma_mm_bvalid,
      ladma_mm_wready => ladma_mm_wready,
      ladma_mm_wvalid => ladma_mm_wvalid,
      last_resp => last_resp,
      mem_reg => store_unit_n_9,
      need_wrsp => need_wrsp,
      \resp_ready__1\ => \resp_ready__1\,
      s_ready_t_reg => s_ready_t_reg,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
load_unit: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_load
     port map (
      Q(0) => RVALID_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^ss\(0),
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n
    );
store_unit: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_store
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      D(91 downto 62) => AWLEN_Dummy(31 downto 2),
      D(61 downto 0) => AWADDR_Dummy(63 downto 2),
      E(0) => \rs_wreq/load_p2\,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => \^ss\(0),
      WEBWE(0) => WEBWE(0),
      WVALID_Dummy => WVALID_Dummy,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      din(31 downto 0) => din(31 downto 0),
      dout(35 downto 32) => strb_buf(3 downto 0),
      dout(31 downto 0) => WDATA_Dummy(31 downto 0),
      dout_vld_reg => gmem0_BVALID,
      dout_vld_reg_0 => bus_write_n_49,
      dout_vld_reg_1(0) => resp_valid,
      empty_n_reg => store_unit_n_9,
      full_n_reg => gmem0_AWREADY,
      full_n_reg_0 => full_n_reg,
      gmem0_WREADY => gmem0_WREADY,
      \in\(93 downto 0) => \in\(93 downto 0),
      last_resp => last_resp,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]\(0) => E(0),
      mem_reg => bus_write_n_5,
      mem_reg_0 => bus_write_n_7,
      mem_reg_1 => bus_write_n_6,
      need_wrsp => need_wrsp,
      p_0_in(0) => p_0_in(0),
      \raddr_reg_reg[5]\ => \^pop\,
      \resp_ready__1\ => \resp_ready__1\,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ladmatr is
  port (
    start_once_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    sts_clear_c_full_n : out STD_LOGIC;
    start_for_streamtoparallelwithburst_U0_full_n : out STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready : out STD_LOGIC;
    ap_sync_reg_getinstream_U0_ap_ready_reg_0 : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]\ : out STD_LOGIC;
    inStreamTop_TVALID_int_regslice : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    inStreamTop_TREADY : out STD_LOGIC;
    getinstream_U0_sts_clear_c_write : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    outbuf_c_full_n : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    ladma_mm_awvalid : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ladma_s_bvalid : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]\ : out STD_LOGIC;
    ladma_s_rvalid : out STD_LOGIC;
    ladma_s_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_interrupt : out STD_LOGIC;
    getinstream_U0_sts_clear : out STD_LOGIC;
    \data_p1_reg[69]\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ladma_mm_wvalid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    getinstream_U0_ap_ready : out STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0 : in STD_LOGIC;
    ap_sync_reg_getinstream_U0_ap_ready_reg_1 : in STD_LOGIC;
    ladma_s_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ladma_s_arvalid : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    ladma_mm_bvalid : in STD_LOGIC;
    ladma_mm_rvalid : in STD_LOGIC;
    as_ad_tvalid : in STD_LOGIC;
    ladma_mm_awready : in STD_LOGIC;
    ladma_s_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ladma_s_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_s_rready : in STD_LOGIC;
    ladma_s_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_s_wvalid : in STD_LOGIC;
    ladma_s_bready : in STD_LOGIC;
    ladma_s_awvalid : in STD_LOGIC;
    ladma_mm_wready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    as_ad_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ladmatr : entity is "ladmatr";
end design_1_ps_axil_0_0_ladmatr;

architecture STRUCTURE of design_1_ps_axil_0_0_ladmatr is
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_1 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 to 3 );
  signal ap_NS_fsm_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal \^ap_sync_reg_entry_proc_u0_ap_ready\ : STD_LOGIC;
  signal \^ap_sync_reg_getinstream_u0_ap_ready_reg_0\ : STD_LOGIC;
  signal buf_empty_n : STD_LOGIC;
  signal buf_full_n : STD_LOGIC;
  signal control_s_axi_U_n_123 : STD_LOGIC;
  signal control_s_axi_U_n_125 : STD_LOGIC;
  signal control_s_axi_U_n_126 : STD_LOGIC;
  signal control_s_axi_U_n_127 : STD_LOGIC;
  signal control_s_axi_U_n_128 : STD_LOGIC;
  signal control_s_axi_U_n_129 : STD_LOGIC;
  signal control_s_axi_U_n_130 : STD_LOGIC;
  signal control_s_axi_U_n_131 : STD_LOGIC;
  signal control_s_axi_U_n_132 : STD_LOGIC;
  signal control_s_axi_U_n_133 : STD_LOGIC;
  signal control_s_axi_U_n_134 : STD_LOGIC;
  signal control_s_axi_U_n_135 : STD_LOGIC;
  signal control_s_axi_U_n_136 : STD_LOGIC;
  signal control_s_axi_U_n_137 : STD_LOGIC;
  signal control_s_axi_U_n_138 : STD_LOGIC;
  signal control_s_axi_U_n_139 : STD_LOGIC;
  signal control_s_axi_U_n_140 : STD_LOGIC;
  signal control_s_axi_U_n_141 : STD_LOGIC;
  signal control_s_axi_U_n_142 : STD_LOGIC;
  signal control_s_axi_U_n_143 : STD_LOGIC;
  signal control_s_axi_U_n_144 : STD_LOGIC;
  signal control_s_axi_U_n_145 : STD_LOGIC;
  signal control_s_axi_U_n_146 : STD_LOGIC;
  signal control_s_axi_U_n_147 : STD_LOGIC;
  signal control_s_axi_U_n_148 : STD_LOGIC;
  signal control_s_axi_U_n_149 : STD_LOGIC;
  signal control_s_axi_U_n_150 : STD_LOGIC;
  signal control_s_axi_U_n_151 : STD_LOGIC;
  signal control_s_axi_U_n_152 : STD_LOGIC;
  signal control_s_axi_U_n_153 : STD_LOGIC;
  signal control_s_axi_U_n_154 : STD_LOGIC;
  signal control_s_axi_U_n_155 : STD_LOGIC;
  signal control_s_axi_U_n_156 : STD_LOGIC;
  signal control_s_axi_U_n_157 : STD_LOGIC;
  signal control_s_axi_U_n_158 : STD_LOGIC;
  signal control_s_axi_U_n_159 : STD_LOGIC;
  signal control_s_axi_U_n_160 : STD_LOGIC;
  signal control_s_axi_U_n_161 : STD_LOGIC;
  signal control_s_axi_U_n_162 : STD_LOGIC;
  signal control_s_axi_U_n_163 : STD_LOGIC;
  signal control_s_axi_U_n_164 : STD_LOGIC;
  signal control_s_axi_U_n_165 : STD_LOGIC;
  signal control_s_axi_U_n_166 : STD_LOGIC;
  signal control_s_axi_U_n_167 : STD_LOGIC;
  signal control_s_axi_U_n_168 : STD_LOGIC;
  signal control_s_axi_U_n_169 : STD_LOGIC;
  signal control_s_axi_U_n_170 : STD_LOGIC;
  signal control_s_axi_U_n_171 : STD_LOGIC;
  signal control_s_axi_U_n_172 : STD_LOGIC;
  signal control_s_axi_U_n_173 : STD_LOGIC;
  signal control_s_axi_U_n_174 : STD_LOGIC;
  signal control_s_axi_U_n_175 : STD_LOGIC;
  signal control_s_axi_U_n_176 : STD_LOGIC;
  signal control_s_axi_U_n_177 : STD_LOGIC;
  signal control_s_axi_U_n_178 : STD_LOGIC;
  signal control_s_axi_U_n_179 : STD_LOGIC;
  signal control_s_axi_U_n_180 : STD_LOGIC;
  signal control_s_axi_U_n_181 : STD_LOGIC;
  signal control_s_axi_U_n_182 : STD_LOGIC;
  signal control_s_axi_U_n_183 : STD_LOGIC;
  signal control_s_axi_U_n_184 : STD_LOGIC;
  signal control_s_axi_U_n_185 : STD_LOGIC;
  signal control_s_axi_U_n_186 : STD_LOGIC;
  signal control_s_axi_U_n_187 : STD_LOGIC;
  signal control_s_axi_U_n_188 : STD_LOGIC;
  signal control_s_axi_U_n_189 : STD_LOGIC;
  signal control_s_axi_U_n_2 : STD_LOGIC;
  signal count_U_n_2 : STD_LOGIC;
  signal count_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal count_empty_n : STD_LOGIC;
  signal count_full_n : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal entry_proc_U0_n_1 : STD_LOGIC;
  signal getinstream_U0_buf_r_din : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal getinstream_U0_count19_din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal getinstream_U0_n_70 : STD_LOGIC;
  signal getinstream_U0_n_71 : STD_LOGIC;
  signal getinstream_U0_n_74 : STD_LOGIC;
  signal \^getinstream_u0_sts_clear\ : STD_LOGIC;
  signal \^getinstream_u0_sts_clear_c_write\ : STD_LOGIC;
  signal gmem0_AWREADY : STD_LOGIC;
  signal gmem0_BVALID : STD_LOGIC;
  signal gmem0_WREADY : STD_LOGIC;
  signal grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icmp_ln15_fu_173_p2 : STD_LOGIC;
  signal in_len_V_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal outbuf : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal outbuf_c_dout : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal outbuf_c_empty_n : STD_LOGIC;
  signal \^outbuf_c_full_n\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal pattern : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal push : STD_LOGIC;
  signal s2m_len : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2m_len_c_U_n_2 : STD_LOGIC;
  signal s2m_len_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2m_len_c_empty_n : STD_LOGIC;
  signal s2m_len_c_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal \^start_for_streamtoparallelwithburst_u0_full_n\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \store_unit/buff_wdata/mOutPtr18_out\ : STD_LOGIC;
  signal \store_unit/buff_wdata/pop\ : STD_LOGIC;
  signal \store_unit/buff_wdata/push\ : STD_LOGIC;
  signal streamtoparallelwithburst_U0_ap_done : STD_LOGIC;
  signal streamtoparallelwithburst_U0_ap_start : STD_LOGIC;
  signal streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal streamtoparallelwithburst_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal streamtoparallelwithburst_U0_n_10 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_101 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_102 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_103 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_104 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_105 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_106 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_11 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_110 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_111 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_12 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_13 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_14 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_15 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_16 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_17 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_18 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_19 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_20 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_21 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_22 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_23 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_24 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_25 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_26 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_27 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_28 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_29 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_30 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_31 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_32 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_33 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_34 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_35 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_36 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_37 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_38 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_7 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_8 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_n_9 : STD_LOGIC;
  signal streamtoparallelwithburst_U0_out_memory_read : STD_LOGIC;
  signal sts_clear_c_U_n_5 : STD_LOGIC;
  signal sts_clear_c_dout : STD_LOGIC;
  signal sts_clear_c_empty_n : STD_LOGIC;
  signal \^sts_clear_c_full_n\ : STD_LOGIC;
begin
  ap_start <= \^ap_start\;
  ap_sync_ready <= \^ap_sync_ready\;
  ap_sync_reg_entry_proc_U0_ap_ready <= \^ap_sync_reg_entry_proc_u0_ap_ready\;
  ap_sync_reg_getinstream_U0_ap_ready_reg_0 <= \^ap_sync_reg_getinstream_u0_ap_ready_reg_0\;
  getinstream_U0_sts_clear <= \^getinstream_u0_sts_clear\;
  getinstream_U0_sts_clear_c_write <= \^getinstream_u0_sts_clear_c_write\;
  internal_full_n_reg <= \^internal_full_n_reg\;
  outbuf_c_full_n <= \^outbuf_c_full_n\;
  start_for_streamtoparallelwithburst_U0_full_n <= \^start_for_streamtoparallelwithburst_u0_full_n\;
  start_once_reg <= \^start_once_reg\;
  sts_clear_c_full_n <= \^sts_clear_c_full_n\;
ap_sync_reg_entry_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
      Q => \^ap_sync_reg_entry_proc_u0_ap_ready\,
      R => '0'
    );
ap_sync_reg_getinstream_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_m,
      CE => '1',
      D => ap_sync_reg_getinstream_U0_ap_ready_reg_1,
      Q => \^ap_sync_reg_getinstream_u0_ap_ready_reg_0\,
      R => '0'
    );
buf_U: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A
     port map (
      E(0) => getinstream_U0_n_70,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => push,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      buf_empty_n => buf_empty_n,
      buf_full_n => buf_full_n,
      din(32 downto 0) => getinstream_U0_buf_r_din(32 downto 0),
      dout(31 downto 0) => streamtoparallelwithburst_U0_m_axi_gmem0_WDATA(31 downto 0),
      dout_vld_reg_0 => streamtoparallelwithburst_U0_n_105,
      empty_n => empty_n,
      full_n_reg_0 => getinstream_U0_n_71,
      mem_reg => streamtoparallelwithburst_U0_n_101,
      mem_reg_0 => streamtoparallelwithburst_U0_n_103,
      \raddr_reg_reg[2]\ => streamtoparallelwithburst_U0_n_102
    );
control_s_axi_U: entity work.design_1_ps_axil_0_0_ladmatr_control_s_axi
     port map (
      DI(3) => control_s_axi_U_n_130,
      DI(2) => control_s_axi_U_n_131,
      DI(1) => control_s_axi_U_n_132,
      DI(0) => control_s_axi_U_n_133,
      \FSM_onehot_rstate_reg[1]_0\ => \FSM_onehot_rstate_reg[1]\,
      \FSM_onehot_wstate_reg[1]_0\ => \FSM_onehot_wstate_reg[1]\,
      \FSM_onehot_wstate_reg[2]_0\ => \FSM_onehot_wstate_reg[2]\,
      Q(31 downto 0) => s2m_len(31 downto 0),
      S(3) => control_s_axi_U_n_126,
      S(2) => control_s_axi_U_n_127,
      S(1) => control_s_axi_U_n_128,
      S(0) => control_s_axi_U_n_129,
      SS(0) => ap_rst_n_inv,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => control_s_axi_U_n_123,
      ap_sync_reg_entry_proc_U0_ap_ready_reg_0 => control_s_axi_U_n_125,
      axi_clk_m => axi_clk_m,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31 downto 0),
      if_din(62 downto 0) => outbuf(63 downto 1),
      int_ap_idle_reg_0 => \^ap_sync_reg_entry_proc_u0_ap_ready\,
      int_ap_idle_reg_1 => \^start_once_reg\,
      int_ap_idle_reg_2 => \^start_for_streamtoparallelwithburst_u0_full_n\,
      int_ap_idle_reg_3(0) => ap_CS_fsm_state1,
      int_ap_idle_reg_4 => \^ap_sync_reg_getinstream_u0_ap_ready_reg_0\,
      int_ap_ready_reg_0 => \^ap_sync_ready\,
      int_ap_start_reg_0 => \^ap_start\,
      \int_isr_reg[0]_0\(1) => streamtoparallelwithburst_U0_ap_done,
      \int_isr_reg[0]_0\(0) => ap_CS_fsm_state1_1,
      \int_out_buf_sts_reg[0]_0\ => control_s_axi_U_n_2,
      \int_out_buf_sts_reg[0]_1\ => streamtoparallelwithburst_U0_n_104,
      \int_pattern_reg[23]_0\(23 downto 0) => pattern(23 downto 0),
      \int_s2m_len_reg[14]_0\(3) => control_s_axi_U_n_134,
      \int_s2m_len_reg[14]_0\(2) => control_s_axi_U_n_135,
      \int_s2m_len_reg[14]_0\(1) => control_s_axi_U_n_136,
      \int_s2m_len_reg[14]_0\(0) => control_s_axi_U_n_137,
      \int_s2m_len_reg[14]_1\(3) => control_s_axi_U_n_138,
      \int_s2m_len_reg[14]_1\(2) => control_s_axi_U_n_139,
      \int_s2m_len_reg[14]_1\(1) => control_s_axi_U_n_140,
      \int_s2m_len_reg[14]_1\(0) => control_s_axi_U_n_141,
      \int_s2m_len_reg[14]_2\(3) => control_s_axi_U_n_166,
      \int_s2m_len_reg[14]_2\(2) => control_s_axi_U_n_167,
      \int_s2m_len_reg[14]_2\(1) => control_s_axi_U_n_168,
      \int_s2m_len_reg[14]_2\(0) => control_s_axi_U_n_169,
      \int_s2m_len_reg[14]_3\(3) => control_s_axi_U_n_170,
      \int_s2m_len_reg[14]_3\(2) => control_s_axi_U_n_171,
      \int_s2m_len_reg[14]_3\(1) => control_s_axi_U_n_172,
      \int_s2m_len_reg[14]_3\(0) => control_s_axi_U_n_173,
      \int_s2m_len_reg[22]_0\(3) => control_s_axi_U_n_142,
      \int_s2m_len_reg[22]_0\(2) => control_s_axi_U_n_143,
      \int_s2m_len_reg[22]_0\(1) => control_s_axi_U_n_144,
      \int_s2m_len_reg[22]_0\(0) => control_s_axi_U_n_145,
      \int_s2m_len_reg[22]_1\(3) => control_s_axi_U_n_146,
      \int_s2m_len_reg[22]_1\(2) => control_s_axi_U_n_147,
      \int_s2m_len_reg[22]_1\(1) => control_s_axi_U_n_148,
      \int_s2m_len_reg[22]_1\(0) => control_s_axi_U_n_149,
      \int_s2m_len_reg[22]_2\(3) => control_s_axi_U_n_174,
      \int_s2m_len_reg[22]_2\(2) => control_s_axi_U_n_175,
      \int_s2m_len_reg[22]_2\(1) => control_s_axi_U_n_176,
      \int_s2m_len_reg[22]_2\(0) => control_s_axi_U_n_177,
      \int_s2m_len_reg[22]_3\(3) => control_s_axi_U_n_178,
      \int_s2m_len_reg[22]_3\(2) => control_s_axi_U_n_179,
      \int_s2m_len_reg[22]_3\(1) => control_s_axi_U_n_180,
      \int_s2m_len_reg[22]_3\(0) => control_s_axi_U_n_181,
      \int_s2m_len_reg[30]_0\(3) => control_s_axi_U_n_150,
      \int_s2m_len_reg[30]_0\(2) => control_s_axi_U_n_151,
      \int_s2m_len_reg[30]_0\(1) => control_s_axi_U_n_152,
      \int_s2m_len_reg[30]_0\(0) => control_s_axi_U_n_153,
      \int_s2m_len_reg[30]_1\(3) => control_s_axi_U_n_154,
      \int_s2m_len_reg[30]_1\(2) => control_s_axi_U_n_155,
      \int_s2m_len_reg[30]_1\(1) => control_s_axi_U_n_156,
      \int_s2m_len_reg[30]_1\(0) => control_s_axi_U_n_157,
      \int_s2m_len_reg[30]_2\(3) => control_s_axi_U_n_182,
      \int_s2m_len_reg[30]_2\(2) => control_s_axi_U_n_183,
      \int_s2m_len_reg[30]_2\(1) => control_s_axi_U_n_184,
      \int_s2m_len_reg[30]_2\(0) => control_s_axi_U_n_185,
      \int_s2m_len_reg[30]_3\(3) => control_s_axi_U_n_186,
      \int_s2m_len_reg[30]_3\(2) => control_s_axi_U_n_187,
      \int_s2m_len_reg[30]_3\(1) => control_s_axi_U_n_188,
      \int_s2m_len_reg[30]_3\(0) => control_s_axi_U_n_189,
      \int_s2m_len_reg[6]_0\(3) => control_s_axi_U_n_158,
      \int_s2m_len_reg[6]_0\(2) => control_s_axi_U_n_159,
      \int_s2m_len_reg[6]_0\(1) => control_s_axi_U_n_160,
      \int_s2m_len_reg[6]_0\(0) => control_s_axi_U_n_161,
      \int_s2m_len_reg[6]_1\(3) => control_s_axi_U_n_162,
      \int_s2m_len_reg[6]_1\(2) => control_s_axi_U_n_163,
      \int_s2m_len_reg[6]_1\(1) => control_s_axi_U_n_164,
      \int_s2m_len_reg[6]_1\(0) => control_s_axi_U_n_165,
      \int_sts_clear_reg[0]_0\ => \^getinstream_u0_sts_clear\,
      ladma_interrupt => ladma_interrupt,
      ladma_s_araddr(6 downto 0) => ladma_s_araddr(6 downto 0),
      ladma_s_arvalid => ladma_s_arvalid,
      ladma_s_awaddr(6 downto 0) => ladma_s_awaddr(6 downto 0),
      ladma_s_awvalid => ladma_s_awvalid,
      ladma_s_bready => ladma_s_bready,
      ladma_s_bvalid => ladma_s_bvalid,
      ladma_s_rdata(31 downto 0) => ladma_s_rdata(31 downto 0),
      ladma_s_rready => ladma_s_rready,
      ladma_s_rvalid => ladma_s_rvalid,
      ladma_s_wdata(31 downto 0) => ladma_s_wdata(31 downto 0),
      ladma_s_wstrb(3 downto 0) => ladma_s_wstrb(3 downto 0),
      ladma_s_wvalid => ladma_s_wvalid,
      \mOutPtr_reg[2]\ => \^outbuf_c_full_n\,
      \out\(31 downto 0) => in_len_V_reg(31 downto 0),
      streamtoparallelwithburst_U0_ap_start => streamtoparallelwithburst_U0_ap_start
    );
count_U: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S
     port map (
      CO(0) => icmp_ln15_fu_173_p2,
      D(0) => ap_NS_fsm(3),
      E(0) => streamtoparallelwithburst_U0_n_106,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      SS(0) => ap_rst_n_inv,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      count_empty_n => count_empty_n,
      count_full_n => count_full_n,
      gmem0_AWREADY => gmem0_AWREADY,
      internal_empty_n_reg_0 => count_U_n_2,
      internal_empty_n_reg_1 => getinstream_U0_n_74,
      mOutPtr110_out => mOutPtr110_out,
      \out\(31 downto 0) => count_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce,
      \tmp_reg_267_reg[31]\(31 downto 0) => getinstream_U0_count19_din(31 downto 0)
    );
entry_proc_U0: entity work.design_1_ps_axil_0_0_ladmatr_entry_proc
     port map (
      SS(0) => ap_rst_n_inv,
      axi_clk_m => axi_clk_m,
      \mOutPtr_reg[1]\ => \^ap_sync_reg_entry_proc_u0_ap_ready\,
      \mOutPtr_reg[1]_0\ => \^ap_start\,
      \mOutPtr_reg[1]_1\ => \^start_for_streamtoparallelwithburst_u0_full_n\,
      start_once_reg_reg_0 => \^start_once_reg\,
      start_once_reg_reg_1 => entry_proc_U0_n_1,
      start_once_reg_reg_2 => start_once_reg_reg
    );
getinstream_U0: entity work.design_1_ps_axil_0_0_ladmatr_getinstream
     port map (
      \B_V_data_1_payload_A_reg[31]\(31 downto 0) => D(31 downto 0),
      \B_V_data_1_state_reg[0]\ => inStreamTop_TVALID_int_regslice,
      \B_V_data_1_state_reg[1]\ => inStreamTop_TREADY,
      D(0) => ap_NS_fsm_0(1),
      DI(3) => control_s_axi_U_n_130,
      DI(2) => control_s_axi_U_n_131,
      DI(1) => control_s_axi_U_n_132,
      DI(0) => control_s_axi_U_n_133,
      E(0) => getinstream_U0_n_70,
      Q(31 downto 0) => getinstream_U0_count19_din(31 downto 0),
      S(3) => control_s_axi_U_n_126,
      S(2) => control_s_axi_U_n_127,
      S(1) => control_s_axi_U_n_128,
      S(0) => control_s_axi_U_n_129,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => push,
      \ap_CS_fsm_reg[0]_0\ => \^getinstream_u0_sts_clear_c_write\,
      \ap_CS_fsm_reg[0]_1\ => \^ap_start\,
      \ap_CS_fsm_reg[0]_2\ => \^sts_clear_c_full_n\,
      \ap_CS_fsm_reg[2]_0\ => getinstream_U0_n_74,
      \ap_CS_fsm_reg[3]_0\(1) => Q(0),
      \ap_CS_fsm_reg[3]_0\(0) => ap_CS_fsm_state1,
      ap_sync_ready => \^ap_sync_ready\,
      as_ad_tlast => as_ad_tlast,
      as_ad_tvalid => as_ad_tvalid,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      buf_full_n => buf_full_n,
      count_full_n => count_full_n,
      din(32 downto 0) => getinstream_U0_buf_r_din(32 downto 0),
      \empty_reg_167_reg[23]_0\(23 downto 0) => pattern(23 downto 0),
      full_n_reg => getinstream_U0_n_71,
      getinstream_U0_ap_ready => getinstream_U0_ap_ready,
      getinstream_U0_sts_clear => \^getinstream_u0_sts_clear\,
      grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31 downto 0) => grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(31 downto 0),
      \icmp_ln1073_1_fu_237_p2_carry__0\(3) => control_s_axi_U_n_162,
      \icmp_ln1073_1_fu_237_p2_carry__0\(2) => control_s_axi_U_n_163,
      \icmp_ln1073_1_fu_237_p2_carry__0\(1) => control_s_axi_U_n_164,
      \icmp_ln1073_1_fu_237_p2_carry__0\(0) => control_s_axi_U_n_165,
      \icmp_ln1073_1_fu_237_p2_carry__0_0\(3) => control_s_axi_U_n_158,
      \icmp_ln1073_1_fu_237_p2_carry__0_0\(2) => control_s_axi_U_n_159,
      \icmp_ln1073_1_fu_237_p2_carry__0_0\(1) => control_s_axi_U_n_160,
      \icmp_ln1073_1_fu_237_p2_carry__0_0\(0) => control_s_axi_U_n_161,
      \icmp_ln1073_1_fu_237_p2_carry__1\(3) => control_s_axi_U_n_170,
      \icmp_ln1073_1_fu_237_p2_carry__1\(2) => control_s_axi_U_n_171,
      \icmp_ln1073_1_fu_237_p2_carry__1\(1) => control_s_axi_U_n_172,
      \icmp_ln1073_1_fu_237_p2_carry__1\(0) => control_s_axi_U_n_173,
      \icmp_ln1073_1_fu_237_p2_carry__1_0\(3) => control_s_axi_U_n_166,
      \icmp_ln1073_1_fu_237_p2_carry__1_0\(2) => control_s_axi_U_n_167,
      \icmp_ln1073_1_fu_237_p2_carry__1_0\(1) => control_s_axi_U_n_168,
      \icmp_ln1073_1_fu_237_p2_carry__1_0\(0) => control_s_axi_U_n_169,
      \icmp_ln1073_1_reg_284_reg[0]\(3) => control_s_axi_U_n_178,
      \icmp_ln1073_1_reg_284_reg[0]\(2) => control_s_axi_U_n_179,
      \icmp_ln1073_1_reg_284_reg[0]\(1) => control_s_axi_U_n_180,
      \icmp_ln1073_1_reg_284_reg[0]\(0) => control_s_axi_U_n_181,
      \icmp_ln1073_1_reg_284_reg[0]_0\(3) => control_s_axi_U_n_174,
      \icmp_ln1073_1_reg_284_reg[0]_0\(2) => control_s_axi_U_n_175,
      \icmp_ln1073_1_reg_284_reg[0]_0\(1) => control_s_axi_U_n_176,
      \icmp_ln1073_1_reg_284_reg[0]_0\(0) => control_s_axi_U_n_177,
      \icmp_ln1073_1_reg_284_reg[0]_1\(3) => control_s_axi_U_n_186,
      \icmp_ln1073_1_reg_284_reg[0]_1\(2) => control_s_axi_U_n_187,
      \icmp_ln1073_1_reg_284_reg[0]_1\(1) => control_s_axi_U_n_188,
      \icmp_ln1073_1_reg_284_reg[0]_1\(0) => control_s_axi_U_n_189,
      \icmp_ln1073_1_reg_284_reg[0]_2\(3) => control_s_axi_U_n_182,
      \icmp_ln1073_1_reg_284_reg[0]_2\(2) => control_s_axi_U_n_183,
      \icmp_ln1073_1_reg_284_reg[0]_2\(1) => control_s_axi_U_n_184,
      \icmp_ln1073_1_reg_284_reg[0]_2\(0) => control_s_axi_U_n_185,
      \icmp_ln1073_fu_168_p2_carry__1\(3) => control_s_axi_U_n_138,
      \icmp_ln1073_fu_168_p2_carry__1\(2) => control_s_axi_U_n_139,
      \icmp_ln1073_fu_168_p2_carry__1\(1) => control_s_axi_U_n_140,
      \icmp_ln1073_fu_168_p2_carry__1\(0) => control_s_axi_U_n_141,
      \icmp_ln1073_fu_168_p2_carry__1_0\(3) => control_s_axi_U_n_134,
      \icmp_ln1073_fu_168_p2_carry__1_0\(2) => control_s_axi_U_n_135,
      \icmp_ln1073_fu_168_p2_carry__1_0\(1) => control_s_axi_U_n_136,
      \icmp_ln1073_fu_168_p2_carry__1_0\(0) => control_s_axi_U_n_137,
      \icmp_ln1073_fu_168_p2_carry__2\(3) => control_s_axi_U_n_146,
      \icmp_ln1073_fu_168_p2_carry__2\(2) => control_s_axi_U_n_147,
      \icmp_ln1073_fu_168_p2_carry__2\(1) => control_s_axi_U_n_148,
      \icmp_ln1073_fu_168_p2_carry__2\(0) => control_s_axi_U_n_149,
      \icmp_ln1073_fu_168_p2_carry__2_0\(3) => control_s_axi_U_n_142,
      \icmp_ln1073_fu_168_p2_carry__2_0\(2) => control_s_axi_U_n_143,
      \icmp_ln1073_fu_168_p2_carry__2_0\(1) => control_s_axi_U_n_144,
      \icmp_ln1073_fu_168_p2_carry__2_0\(0) => control_s_axi_U_n_145,
      \in_len_V_reg[0]_0\(3) => control_s_axi_U_n_154,
      \in_len_V_reg[0]_0\(2) => control_s_axi_U_n_155,
      \in_len_V_reg[0]_0\(1) => control_s_axi_U_n_156,
      \in_len_V_reg[0]_0\(0) => control_s_axi_U_n_157,
      \in_len_V_reg[0]_1\(3) => control_s_axi_U_n_150,
      \in_len_V_reg[0]_1\(2) => control_s_axi_U_n_151,
      \in_len_V_reg[0]_1\(1) => control_s_axi_U_n_152,
      \in_len_V_reg[0]_1\(0) => control_s_axi_U_n_153,
      int_ap_ready_reg => \^ap_sync_reg_getinstream_u0_ap_ready_reg_0\,
      int_ap_ready_reg_0 => \^internal_full_n_reg\,
      int_ap_ready_reg_1 => \^ap_sync_reg_entry_proc_u0_ap_ready\,
      \mOutPtr_reg[7]\ => streamtoparallelwithburst_U0_n_102,
      \out\(31 downto 0) => in_len_V_reg(31 downto 0),
      s2m_len_c_full_n => s2m_len_c_full_n,
      shiftReg_ce => shiftReg_ce
    );
gmem0_m_axi_U: entity work.design_1_ps_axil_0_0_ladmatr_gmem0_m_axi
     port map (
      E(0) => streamtoparallelwithburst_U0_n_111,
      Q(1) => ap_CS_fsm_state20,
      Q(0) => ap_CS_fsm_state4,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => \store_unit/buff_wdata/push\,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      \data_p1_reg[69]\(67 downto 0) => \data_p1_reg[69]\(67 downto 0),
      din(31 downto 0) => streamtoparallelwithburst_U0_m_axi_gmem0_WDATA(31 downto 0),
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      full_n_reg => streamtoparallelwithburst_U0_n_110,
      gmem0_AWREADY => gmem0_AWREADY,
      gmem0_BVALID => gmem0_BVALID,
      gmem0_WREADY => gmem0_WREADY,
      \in\(93) => streamtoparallelwithburst_U0_n_7,
      \in\(92) => streamtoparallelwithburst_U0_n_8,
      \in\(91) => streamtoparallelwithburst_U0_n_9,
      \in\(90) => streamtoparallelwithburst_U0_n_10,
      \in\(89) => streamtoparallelwithburst_U0_n_11,
      \in\(88) => streamtoparallelwithburst_U0_n_12,
      \in\(87) => streamtoparallelwithburst_U0_n_13,
      \in\(86) => streamtoparallelwithburst_U0_n_14,
      \in\(85) => streamtoparallelwithburst_U0_n_15,
      \in\(84) => streamtoparallelwithburst_U0_n_16,
      \in\(83) => streamtoparallelwithburst_U0_n_17,
      \in\(82) => streamtoparallelwithburst_U0_n_18,
      \in\(81) => streamtoparallelwithburst_U0_n_19,
      \in\(80) => streamtoparallelwithburst_U0_n_20,
      \in\(79) => streamtoparallelwithburst_U0_n_21,
      \in\(78) => streamtoparallelwithburst_U0_n_22,
      \in\(77) => streamtoparallelwithburst_U0_n_23,
      \in\(76) => streamtoparallelwithburst_U0_n_24,
      \in\(75) => streamtoparallelwithburst_U0_n_25,
      \in\(74) => streamtoparallelwithburst_U0_n_26,
      \in\(73) => streamtoparallelwithburst_U0_n_27,
      \in\(72) => streamtoparallelwithburst_U0_n_28,
      \in\(71) => streamtoparallelwithburst_U0_n_29,
      \in\(70) => streamtoparallelwithburst_U0_n_30,
      \in\(69) => streamtoparallelwithburst_U0_n_31,
      \in\(68) => streamtoparallelwithburst_U0_n_32,
      \in\(67) => streamtoparallelwithburst_U0_n_33,
      \in\(66) => streamtoparallelwithburst_U0_n_34,
      \in\(65) => streamtoparallelwithburst_U0_n_35,
      \in\(64) => streamtoparallelwithburst_U0_n_36,
      \in\(63) => streamtoparallelwithburst_U0_n_37,
      \in\(62) => streamtoparallelwithburst_U0_n_38,
      \in\(61 downto 0) => streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR(61 downto 0),
      ladma_mm_awready => ladma_mm_awready,
      ladma_mm_awvalid => ladma_mm_awvalid,
      ladma_mm_bvalid => ladma_mm_bvalid,
      ladma_mm_rvalid => ladma_mm_rvalid,
      ladma_mm_wready => ladma_mm_wready,
      ladma_mm_wvalid => ladma_mm_wvalid,
      mOutPtr18_out => \store_unit/buff_wdata/mOutPtr18_out\,
      p_0_in(0) => p_0_in(1),
      pop => \store_unit/buff_wdata/pop\,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => s_ready_t_reg_0
    );
outbuf_c_U: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S
     port map (
      SS(0) => ap_rst_n_inv,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      \in\(62 downto 0) => outbuf(63 downto 1),
      internal_empty_n_reg_0 => \^internal_full_n_reg\,
      internal_full_n_reg_0 => \^outbuf_c_full_n\,
      \mOutPtr_reg[2]_0\ => control_s_axi_U_n_123,
      \out\(62 downto 0) => outbuf_c_dout(63 downto 1),
      \out_memory_read_reg_245_reg[1]\ => \^start_for_streamtoparallelwithburst_u0_full_n\,
      \out_memory_read_reg_245_reg[1]_0\ => \^start_once_reg\,
      \out_memory_read_reg_245_reg[1]_1\ => \^ap_start\,
      \out_memory_read_reg_245_reg[1]_2\ => \^ap_sync_reg_entry_proc_u0_ap_ready\,
      outbuf_c_empty_n => outbuf_c_empty_n,
      streamtoparallelwithburst_U0_out_memory_read => streamtoparallelwithburst_U0_out_memory_read
    );
s2m_len_c_U: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S
     port map (
      D(31 downto 0) => s2m_len_c_dout(31 downto 0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => s2m_len(31 downto 0),
      \SRL_SIG_reg[1][0]\ => \^ap_sync_reg_getinstream_u0_ap_ready_reg_0\,
      \SRL_SIG_reg[1][0]_0\ => \^ap_start\,
      \SRL_SIG_reg[1][0]_1\(0) => ap_CS_fsm_state1,
      \SRL_SIG_reg[1][0]_2\ => \^sts_clear_c_full_n\,
      SS(0) => ap_rst_n_inv,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      internal_empty_n_reg_0 => sts_clear_c_U_n_5,
      internal_full_n_reg_0 => s2m_len_c_U_n_2,
      internal_full_n_reg_1(0) => ap_NS_fsm_0(1),
      \mOutPtr_reg[1]_0\ => \^getinstream_u0_sts_clear_c_write\,
      s2m_len_c_empty_n => s2m_len_c_empty_n,
      s2m_len_c_full_n => s2m_len_c_full_n,
      streamtoparallelwithburst_U0_out_memory_read => streamtoparallelwithburst_U0_out_memory_read
    );
start_for_streamtoparallelwithburst_U0_U: entity work.design_1_ps_axil_0_0_ladmatr_start_for_streamtoparallelwithburst_U0
     port map (
      Q(0) => streamtoparallelwithburst_U0_ap_done,
      SS(0) => ap_rst_n_inv,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      internal_empty_n_reg_0 => \^ap_start\,
      internal_empty_n_reg_1 => \^ap_sync_reg_entry_proc_u0_ap_ready\,
      internal_full_n_reg_0 => \^start_for_streamtoparallelwithburst_u0_full_n\,
      internal_full_n_reg_1 => \^internal_full_n_reg\,
      \mOutPtr_reg[0]_0\ => \^start_once_reg\,
      \mOutPtr_reg[0]_1\ => control_s_axi_U_n_125,
      \mOutPtr_reg[1]_0\ => entry_proc_U0_n_1,
      outbuf_c_full_n => \^outbuf_c_full_n\,
      streamtoparallelwithburst_U0_ap_start => streamtoparallelwithburst_U0_ap_start
    );
streamtoparallelwithburst_U0: entity work.design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst
     port map (
      CO(0) => icmp_ln15_fu_173_p2,
      D(0) => ap_NS_fsm(3),
      E(0) => streamtoparallelwithburst_U0_n_106,
      Q(4) => streamtoparallelwithburst_U0_ap_done,
      Q(3) => ap_CS_fsm_state20,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state1_1,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => \store_unit/buff_wdata/push\,
      ap_enable_reg_pp0_iter2_reg => streamtoparallelwithburst_U0_n_103,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_m_n_0 => streamtoparallelwithburst_U0_n_101,
      buf_empty_n => buf_empty_n,
      count_empty_n => count_empty_n,
      dout_vld_reg => streamtoparallelwithburst_U0_n_102,
      dout_vld_reg_0 => streamtoparallelwithburst_U0_n_105,
      \empty_32_reg_126_reg[0]_0\ => streamtoparallelwithburst_U0_n_104,
      empty_n => empty_n,
      full_n_reg => streamtoparallelwithburst_U0_n_110,
      full_n_reg_0(0) => streamtoparallelwithburst_U0_n_111,
      gmem0_AWREADY => gmem0_AWREADY,
      gmem0_BVALID => gmem0_BVALID,
      gmem0_WREADY => gmem0_WREADY,
      \in\(93) => streamtoparallelwithburst_U0_n_7,
      \in\(92) => streamtoparallelwithburst_U0_n_8,
      \in\(91) => streamtoparallelwithburst_U0_n_9,
      \in\(90) => streamtoparallelwithburst_U0_n_10,
      \in\(89) => streamtoparallelwithburst_U0_n_11,
      \in\(88) => streamtoparallelwithburst_U0_n_12,
      \in\(87) => streamtoparallelwithburst_U0_n_13,
      \in\(86) => streamtoparallelwithburst_U0_n_14,
      \in\(85) => streamtoparallelwithburst_U0_n_15,
      \in\(84) => streamtoparallelwithburst_U0_n_16,
      \in\(83) => streamtoparallelwithburst_U0_n_17,
      \in\(82) => streamtoparallelwithburst_U0_n_18,
      \in\(81) => streamtoparallelwithburst_U0_n_19,
      \in\(80) => streamtoparallelwithburst_U0_n_20,
      \in\(79) => streamtoparallelwithburst_U0_n_21,
      \in\(78) => streamtoparallelwithburst_U0_n_22,
      \in\(77) => streamtoparallelwithburst_U0_n_23,
      \in\(76) => streamtoparallelwithburst_U0_n_24,
      \in\(75) => streamtoparallelwithburst_U0_n_25,
      \in\(74) => streamtoparallelwithburst_U0_n_26,
      \in\(73) => streamtoparallelwithburst_U0_n_27,
      \in\(72) => streamtoparallelwithburst_U0_n_28,
      \in\(71) => streamtoparallelwithburst_U0_n_29,
      \in\(70) => streamtoparallelwithburst_U0_n_30,
      \in\(69) => streamtoparallelwithburst_U0_n_31,
      \in\(68) => streamtoparallelwithburst_U0_n_32,
      \in\(67) => streamtoparallelwithburst_U0_n_33,
      \in\(66) => streamtoparallelwithburst_U0_n_34,
      \in\(65) => streamtoparallelwithburst_U0_n_35,
      \in\(64) => streamtoparallelwithburst_U0_n_36,
      \in\(63) => streamtoparallelwithburst_U0_n_37,
      \in\(62) => streamtoparallelwithburst_U0_n_38,
      \in\(61 downto 0) => streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR(61 downto 0),
      \in_s2m_len_read_reg_250_reg[31]_0\(31 downto 0) => s2m_len_c_dout(31 downto 0),
      \int_out_buf_sts_reg[0]\ => control_s_axi_U_n_2,
      mOutPtr110_out => mOutPtr110_out,
      mOutPtr18_out => \store_unit/buff_wdata/mOutPtr18_out\,
      \mOutPtr_reg[3]\ => count_U_n_2,
      \mOutPtr_reg[3]_0\ => getinstream_U0_n_74,
      \out_memory_read_reg_245_reg[63]_0\(62 downto 0) => outbuf_c_dout(63 downto 1),
      outbuf_c_empty_n => outbuf_c_empty_n,
      p_0_in(0) => p_0_in(1),
      pop => \store_unit/buff_wdata/pop\,
      s2m_len_c_empty_n => s2m_len_c_empty_n,
      streamtoparallelwithburst_U0_ap_start => streamtoparallelwithburst_U0_ap_start,
      streamtoparallelwithburst_U0_out_memory_read => streamtoparallelwithburst_U0_out_memory_read,
      sts_clear_c_dout => sts_clear_c_dout,
      sts_clear_c_empty_n => sts_clear_c_empty_n,
      \tmp_reg_267_reg[31]_0\(31 downto 0) => count_dout(31 downto 0)
    );
sts_clear_c_U: entity work.design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S
     port map (
      \SRL_SIG_reg[0][0]\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[1][0]\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]_0\,
      SS(0) => ap_rst_n_inv,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      internal_empty_n_reg_0 => s2m_len_c_U_n_2,
      internal_empty_n_reg_1 => \^ap_sync_reg_getinstream_u0_ap_ready_reg_0\,
      internal_empty_n_reg_2 => \^ap_start\,
      internal_empty_n_reg_3(0) => ap_CS_fsm_state1,
      internal_full_n_reg_0 => \^sts_clear_c_full_n\,
      internal_full_n_reg_1 => sts_clear_c_U_n_5,
      \mOutPtr_reg[1]_0\ => \^getinstream_u0_sts_clear_c_write\,
      s2m_len_c_full_n => s2m_len_c_full_n,
      streamtoparallelwithburst_U0_out_memory_read => streamtoparallelwithburst_U0_out_memory_read,
      sts_clear_c_dout => sts_clear_c_dout,
      sts_clear_c_empty_n => sts_clear_c_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0_ps_axil is
  port (
    \FSM_onehot_rstate_reg[1]\ : out STD_LOGIC;
    ladma_mm_awvalid : out STD_LOGIC;
    updma_si_tready : out STD_LOGIC;
    updma_so_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    updma_so_tuser : out STD_LOGIC_VECTOR ( 6 downto 0 );
    updma_so_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    updma_so_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    updma_so_tlast : out STD_LOGIC;
    updma_so_tvalid : out STD_LOGIC;
    aa_mb_irq : out STD_LOGIC;
    ladma_s_bvalid : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]\ : out STD_LOGIC;
    ladma_s_rvalid : out STD_LOGIC;
    ladma_s_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_interrupt : out STD_LOGIC;
    ladma_mm_awlen : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ladma_mm_awaddr : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ladma_mm_wlast : out STD_LOGIC;
    ladma_mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_mm_wvalid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    caravel_mprj_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    ladma_s_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ladma_s_arvalid : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    ladma_mm_bvalid : in STD_LOGIC;
    ladma_mm_rvalid : in STD_LOGIC;
    axis_rst_n : in STD_LOGIC;
    ladma_mm_awready : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    updma_si_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    updma_si_tuser : in STD_LOGIC_VECTOR ( 6 downto 0 );
    updma_si_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    updma_si_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    updma_si_tlast : in STD_LOGIC;
    updma_si_tvalid : in STD_LOGIC;
    updma_so_tready : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    ladma_s_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ladma_s_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_s_rready : in STD_LOGIC;
    ladma_s_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_s_wvalid : in STD_LOGIC;
    ladma_s_bready : in STD_LOGIC;
    ladma_s_awvalid : in STD_LOGIC;
    ladma_mm_wready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 13 downto 0 );
    is_ioclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_ps_axil_0_0_ps_axil : entity is "ps_axil";
end design_1_ps_axil_0_0_ps_axil;

architecture STRUCTURE of design_1_ps_axil_0_0_ps_axil is
  signal \FSM_sequential_axi_fsm_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axi_fsm_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ps_axi_fsm_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ps_axi_fsm_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ps_axi_fsm_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ps_axi_fsm_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal LA_DMA_n_1 : STD_LOGIC;
  signal LA_DMA_n_14 : STD_LOGIC;
  signal LA_DMA_n_2 : STD_LOGIC;
  signal LA_DMA_n_6 : STD_LOGIC;
  signal PL_IS_n_0 : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[1][0]_i_1_n_0\ : STD_LOGIC;
  signal aa_as_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal aa_as_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aa_as_tlast : STD_LOGIC;
  signal aa_as_tready : STD_LOGIC;
  signal aa_as_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aa_as_tuser : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aa_as_tvalid : STD_LOGIC;
  signal aa_enable_o : STD_LOGIC;
  signal aa_enable_o0 : STD_LOGIC;
  signal aa_enable_o_i_2_n_0 : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_entry_proc_U0_ap_ready_i_1_n_0 : STD_LOGIC;
  signal ap_sync_reg_getinstream_U0_ap_ready_i_1_n_0 : STD_LOGIC;
  signal as_aa_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal as_aa_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_aa_tlast : STD_LOGIC;
  signal as_aa_tready : STD_LOGIC;
  signal as_aa_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_aa_tuser : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal as_aa_tvalid : STD_LOGIC;
  signal as_enable_o : STD_LOGIC;
  signal as_enable_o0 : STD_LOGIC;
  signal as_enable_o_i_2_n_0 : STD_LOGIC;
  signal as_enable_o_i_3_n_0 : STD_LOGIC;
  signal as_enable_o_i_4_n_0 : STD_LOGIC;
  signal as_enable_o_i_5_n_0 : STD_LOGIC;
  signal as_enable_o_i_6_n_0 : STD_LOGIC;
  signal as_enable_o_i_7_n_0 : STD_LOGIC;
  signal as_is_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal as_is_tid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal as_is_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_is_tlast : STD_LOGIC;
  signal as_is_tready : STD_LOGIC;
  signal as_is_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal as_is_tupsb : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal as_is_tuser : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal as_is_tvalid : STD_LOGIC;
  signal axi_araddr_o0_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \axi_araddr_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_araddr_o_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_arready1 : STD_LOGIC;
  signal axi_arvalid_o : STD_LOGIC;
  signal axi_arvalid_o_reg_n_0 : STD_LOGIC;
  signal axi_awaddr_o0_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \axi_awaddr_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_awaddr_o_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready1 : STD_LOGIC;
  signal \axi_awready__3\ : STD_LOGIC;
  signal axi_awvalid_o : STD_LOGIC;
  signal axi_awvalid_o_reg_n_0 : STD_LOGIC;
  signal \axi_fsm_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \axi_fsm_reg__1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axi_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_rdata0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_rdata1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_rready_o_i_1_n_0 : STD_LOGIC;
  signal axi_rready_o_i_2_n_0 : STD_LOGIC;
  signal axi_rready_o_i_3_n_0 : STD_LOGIC;
  signal axi_rready_o_reg_n_0 : STD_LOGIC;
  signal axi_rvalid0 : STD_LOGIC;
  signal axi_rvalid1 : STD_LOGIC;
  signal \axi_rvalid__3\ : STD_LOGIC;
  signal axi_wdata_o0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axi_wdata_o[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_wdata_o[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_wdata_o[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[18]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[19]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[20]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[21]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[22]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[23]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[24]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[25]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[26]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[27]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[28]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[29]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[30]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[31]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_wdata_o_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal axi_wready1 : STD_LOGIC;
  signal \axi_wready__3\ : STD_LOGIC;
  signal axi_wstrb_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \axi_wstrb_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_wstrb_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_wstrb_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_wstrb_o_reg_n_0_[3]\ : STD_LOGIC;
  signal axi_wvalid_o : STD_LOGIC;
  signal axi_wvalid_o_reg_n_0 : STD_LOGIC;
  signal \getinstream_U0/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \getinstream_U0/inStreamTop_TVALID_int_regslice\ : STD_LOGIC;
  signal getinstream_U0_ap_ready : STD_LOGIC;
  signal getinstream_U0_sts_clear : STD_LOGIC;
  signal getinstream_U0_sts_clear_c_write : STD_LOGIC;
  signal is_as_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal is_as_tid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal is_as_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal is_as_tlast : STD_LOGIC;
  signal is_as_tready : STD_LOGIC;
  signal is_as_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal is_as_tupsb : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal is_as_tuser : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal is_as_tvalid : STD_LOGIC;
  signal is_enable_o : STD_LOGIC;
  signal is_enable_o0 : STD_LOGIC;
  signal is_enable_o_i_2_n_0 : STD_LOGIC;
  signal outStream_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal outStream_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal outStream_tlast : STD_LOGIC;
  signal outStream_tready : STD_LOGIC;
  signal outStream_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal outStream_tuser : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal outStream_tvalid : STD_LOGIC;
  signal outbuf_c_full_n : STD_LOGIC;
  signal ps_axi_fsm_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps_axi_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps_axi_rdata_2 : STD_LOGIC;
  signal ps_axi_request_add : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ps_axi_request_add[31]_i_1_n_0\ : STD_LOGIC;
  signal \ps_axi_request_add[31]_i_3_n_0\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[0]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[10]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[11]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[1]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[2]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[3]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[4]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[5]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[6]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[7]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[8]\ : STD_LOGIC;
  signal \ps_axi_request_add_reg_n_0_[9]\ : STD_LOGIC;
  signal ps_axi_request_done018_out : STD_LOGIC;
  signal ps_axi_request_done_i_1_n_0 : STD_LOGIC;
  signal ps_axi_request_done_i_2_n_0 : STD_LOGIC;
  signal ps_axi_request_done_i_3_n_0 : STD_LOGIC;
  signal ps_axi_request_done_i_5_n_0 : STD_LOGIC;
  signal ps_axi_request_done_i_6_n_0 : STD_LOGIC;
  signal ps_axi_request_done_reg_n_0 : STD_LOGIC;
  signal ps_axi_request_i_1_n_0 : STD_LOGIC;
  signal ps_axi_request_i_2_n_0 : STD_LOGIC;
  signal ps_axi_request_i_3_n_0 : STD_LOGIC;
  signal ps_axi_request_i_4_n_0 : STD_LOGIC;
  signal ps_axi_request_i_5_n_0 : STD_LOGIC;
  signal ps_axi_request_reg_n_0 : STD_LOGIC;
  signal ps_axi_request_rw_i_1_n_0 : STD_LOGIC;
  signal ps_axi_request_rw_reg_n_0 : STD_LOGIC;
  signal ps_axi_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ps_axi_wdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[16]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[17]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[18]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[19]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[20]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[21]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[22]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[23]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[24]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[25]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[26]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[27]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[28]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[29]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[30]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[31]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \ps_axi_wdata_reg_n_0_[9]\ : STD_LOGIC;
  signal ps_axi_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ps_axi_wstrb_reg_n_0_[0]\ : STD_LOGIC;
  signal \ps_axi_wstrb_reg_n_0_[1]\ : STD_LOGIC;
  signal \ps_axi_wstrb_reg_n_0_[2]\ : STD_LOGIC;
  signal \ps_axi_wstrb_reg_n_0_[3]\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal s_axi_arready_o_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal s_axi_awready_o_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_o_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_o0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_axi_rdata_o[31]_i_1_n_0\ : STD_LOGIC;
  signal s_axi_rvalid_o : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal s_axi_wready_o_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal start_for_streamtoparallelwithburst_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal sts_clear_c_full_n : STD_LOGIC;
  signal NLW_PL_AA_m_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_PL_AA_m_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_PL_AA_m_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_PL_AA_m_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_PL_AA_m_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_PL_AA_m_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_PL_AA_m_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_PL_AA_m_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PL_AS_as_la_tready_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_axi_fsm_reg[0]_i_3\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \FSM_sequential_axi_fsm_reg[1]_i_3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \FSM_sequential_axi_fsm_reg[2]_i_2\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \FSM_sequential_axi_fsm_reg[2]_i_5\ : label is "soft_lutpair670";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_fsm_reg_reg[0]\ : label is "axi_fsm_read_data:011,axi_fsm_write_data:001,axi_fsm_read_complete:100,axi_fsm_write_complete:010,axi_fsm_idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_fsm_reg_reg[1]\ : label is "axi_fsm_read_data:011,axi_fsm_write_data:001,axi_fsm_read_complete:100,axi_fsm_write_complete:010,axi_fsm_idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axi_fsm_reg_reg[2]\ : label is "axi_fsm_read_data:011,axi_fsm_write_data:001,axi_fsm_read_complete:100,axi_fsm_write_complete:010,axi_fsm_idle:000";
  attribute SOFT_HLUTNM of \FSM_sequential_ps_axi_fsm_reg[0]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \FSM_sequential_ps_axi_fsm_reg[2]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \FSM_sequential_ps_axi_fsm_reg[2]_i_3\ : label is "soft_lutpair669";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ps_axi_fsm_reg_reg[0]\ : label is "axi_fsm_idle:000,axi_fsm_read_complete:101,axi_fsm_write_complete:010,axi_fsm_write_response:011,axi_fsm_read_data:100,axi_fsm_write_data:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ps_axi_fsm_reg_reg[1]\ : label is "axi_fsm_idle:000,axi_fsm_read_complete:101,axi_fsm_write_complete:010,axi_fsm_write_response:011,axi_fsm_read_data:100,axi_fsm_write_data:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ps_axi_fsm_reg_reg[2]\ : label is "axi_fsm_idle:000,axi_fsm_read_complete:101,axi_fsm_write_complete:010,axi_fsm_write_response:011,axi_fsm_read_data:100,axi_fsm_write_data:001";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of PL_AA : label is std.standard.true;
  attribute pADDR_WIDTH : integer;
  attribute pADDR_WIDTH of PL_AA : label is 15;
  attribute pDATA_WIDTH : integer;
  attribute pDATA_WIDTH of PL_AA : label is 32;
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of PL_AS : label is 4;
  attribute DONT_TOUCH of PL_AS : label is std.standard.true;
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of PL_AS : label is 16;
  attribute KEEP_OFFSET : integer;
  attribute KEEP_OFFSET of PL_AS : label is 41;
  attribute LAST_OFFSET : integer;
  attribute LAST_OFFSET of PL_AS : label is 45;
  attribute N : integer;
  attribute N of PL_AS : label is 3;
  attribute STRB_OFFSET : integer;
  attribute STRB_OFFSET of PL_AS : label is 37;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of PL_AS : label is 46;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of PL_AS : label is 2;
  attribute UPSB_OFFSET : integer;
  attribute UPSB_OFFSET of PL_AS : label is 32;
  attribute USER_OFFSET : integer;
  attribute USER_OFFSET of PL_AS : label is 48;
  attribute USER_WIDTH : integer;
  attribute USER_WIDTH of PL_AS : label is 2;
  attribute WIDTH : integer;
  attribute WIDTH of PL_AS : label is 50;
  attribute hi_req_mask : string;
  attribute hi_req_mask of PL_AS : label is "3'b000";
  attribute last_support : string;
  attribute last_support of PL_AS : label is "3'b000";
  attribute pADDR_WIDTH of PL_AS : label is 15;
  attribute pDATA_WIDTH of PL_AS : label is 32;
  attribute pUSER_PROJECT_SIDEBAND_WIDTH : integer;
  attribute pUSER_PROJECT_SIDEBAND_WIDTH of PL_AS : label is 5;
  attribute req_mask : string;
  attribute req_mask of PL_AS : label is "3'b011";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \SRL_SIG[1][0]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of as_enable_o_i_1 : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \axi_araddr_o[0]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \axi_araddr_o[10]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \axi_araddr_o[11]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \axi_araddr_o[12]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \axi_araddr_o[13]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \axi_araddr_o[14]_i_2\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \axi_araddr_o[1]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \axi_araddr_o[2]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \axi_araddr_o[3]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \axi_araddr_o[4]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \axi_araddr_o[5]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \axi_araddr_o[6]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \axi_araddr_o[7]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \axi_araddr_o[8]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \axi_araddr_o[9]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of axi_arvalid_o_i_1 : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \axi_awaddr_o[0]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \axi_awaddr_o[10]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \axi_awaddr_o[11]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \axi_awaddr_o[12]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \axi_awaddr_o[13]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \axi_awaddr_o[14]_i_2\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \axi_awaddr_o[1]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \axi_awaddr_o[2]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \axi_awaddr_o[3]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \axi_awaddr_o[4]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \axi_awaddr_o[5]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \axi_awaddr_o[6]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \axi_awaddr_o[7]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \axi_awaddr_o[8]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \axi_awaddr_o[9]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of axi_awvalid_o_i_1 : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of axi_rready_o_i_2 : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \axi_wdata_o[0]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \axi_wdata_o[10]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \axi_wdata_o[11]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \axi_wdata_o[12]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \axi_wdata_o[13]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \axi_wdata_o[14]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \axi_wdata_o[15]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \axi_wdata_o[16]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \axi_wdata_o[17]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \axi_wdata_o[18]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \axi_wdata_o[19]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \axi_wdata_o[1]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \axi_wdata_o[20]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \axi_wdata_o[21]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \axi_wdata_o[22]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \axi_wdata_o[23]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \axi_wdata_o[24]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \axi_wdata_o[25]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \axi_wdata_o[26]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \axi_wdata_o[27]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \axi_wdata_o[28]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \axi_wdata_o[29]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \axi_wdata_o[2]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \axi_wdata_o[30]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \axi_wdata_o[31]_i_2\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \axi_wdata_o[31]_i_3\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \axi_wdata_o[31]_i_4\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \axi_wdata_o[3]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \axi_wdata_o[4]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \axi_wdata_o[5]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \axi_wdata_o[6]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \axi_wdata_o[7]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \axi_wdata_o[8]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \axi_wdata_o[9]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \axi_wstrb_o[0]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \axi_wstrb_o[1]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \axi_wstrb_o[2]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \axi_wstrb_o[3]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of axi_wvalid_o_i_1 : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of is_enable_o_i_1 : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of ps_axi_request_done_i_2 : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of ps_axi_request_done_i_5 : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of ps_axi_request_i_2 : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of ps_axi_request_i_3 : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \ps_axi_wdata[0]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \ps_axi_wdata[10]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \ps_axi_wdata[11]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \ps_axi_wdata[12]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \ps_axi_wdata[13]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \ps_axi_wdata[14]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \ps_axi_wdata[15]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \ps_axi_wdata[16]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \ps_axi_wdata[17]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \ps_axi_wdata[18]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \ps_axi_wdata[19]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \ps_axi_wdata[1]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \ps_axi_wdata[20]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \ps_axi_wdata[21]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \ps_axi_wdata[22]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \ps_axi_wdata[23]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \ps_axi_wdata[24]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \ps_axi_wdata[25]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \ps_axi_wdata[26]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \ps_axi_wdata[27]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \ps_axi_wdata[28]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \ps_axi_wdata[29]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \ps_axi_wdata[2]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \ps_axi_wdata[30]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \ps_axi_wdata[31]_i_2\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \ps_axi_wdata[3]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \ps_axi_wdata[4]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \ps_axi_wdata[5]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \ps_axi_wdata[6]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \ps_axi_wdata[7]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \ps_axi_wdata[8]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \ps_axi_wdata[9]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \ps_axi_wstrb[0]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \ps_axi_wstrb[1]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \ps_axi_wstrb[2]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \ps_axi_wstrb[3]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of s_axi_awready_o_i_1 : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[0]_i_1\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[10]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[11]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[12]_i_1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[13]_i_1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[14]_i_1\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[15]_i_1\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[16]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[17]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[18]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[19]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[1]_i_1\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[20]_i_1\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[21]_i_1\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[22]_i_1\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[23]_i_1\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[24]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[25]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[26]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[27]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[28]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[29]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[2]_i_1\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[30]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[31]_i_2\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[3]_i_1\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[4]_i_1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[5]_i_1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[6]_i_1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[7]_i_1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[8]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \s_axi_rdata_o[9]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of s_axi_rvalid_o_i_1 : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of s_axi_wready_o_i_1 : label is "soft_lutpair667";
begin
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
\FSM_sequential_axi_fsm_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003030300005454"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \FSM_sequential_axi_fsm_reg[0]_i_2_n_0\,
      I2 => \FSM_sequential_axi_fsm_reg[2]_i_5_n_0\,
      I3 => \axi_rvalid__3\,
      I4 => \axi_fsm_reg__0\(2),
      I5 => \axi_fsm_reg__0\(0),
      O => \FSM_sequential_axi_fsm_reg[0]_i_1_n_0\
    );
\FSM_sequential_axi_fsm_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEAAAA"
    )
        port map (
      I0 => \FSM_sequential_axi_fsm_reg[0]_i_3_n_0\,
      I1 => \axi_fsm_reg__0\(1),
      I2 => \axi_fsm_reg__0\(0),
      I3 => \axi_fsm_reg__0\(2),
      I4 => \axi_wready__3\,
      I5 => \FSM_sequential_axi_fsm_reg[1]_i_3_n_0\,
      O => \FSM_sequential_axi_fsm_reg[0]_i_2_n_0\
    );
\FSM_sequential_axi_fsm_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => ps_axi_request_done_reg_n_0,
      I1 => ps_axi_request_reg_n_0,
      I2 => \axi_fsm_reg__0\(2),
      I3 => \axi_fsm_reg__0\(0),
      I4 => \axi_fsm_reg__0\(1),
      O => \FSM_sequential_axi_fsm_reg[0]_i_3_n_0\
    );
\FSM_sequential_axi_fsm_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \axi_fsm_reg__1\(1),
      I1 => \FSM_sequential_axi_fsm_reg[1]_i_3_n_0\,
      I2 => \FSM_sequential_axi_fsm_reg[2]_i_4_n_0\,
      I3 => \FSM_sequential_axi_fsm_reg[2]_i_5_n_0\,
      I4 => \FSM_sequential_axi_fsm_reg[1]_i_4_n_0\,
      I5 => \axi_fsm_reg__0\(1),
      O => \FSM_sequential_axi_fsm_reg[1]_i_1_n_0\
    );
\FSM_sequential_axi_fsm_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000077000F"
    )
        port map (
      I0 => \axi_wready__3\,
      I1 => \axi_awready__3\,
      I2 => ps_axi_request_rw_reg_n_0,
      I3 => \axi_fsm_reg__0\(1),
      I4 => \axi_fsm_reg__0\(0),
      I5 => \axi_fsm_reg__0\(2),
      O => \axi_fsm_reg__1\(1)
    );
\FSM_sequential_axi_fsm_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \axi_fsm_reg__0\(0),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \axi_fsm_reg__0\(2),
      I3 => \FSM_sequential_axi_fsm_reg[2]_i_3_n_0\,
      O => \FSM_sequential_axi_fsm_reg[1]_i_3_n_0\
    );
\FSM_sequential_axi_fsm_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF88800000000"
    )
        port map (
      I0 => as_enable_o,
      I1 => axi_rvalid0,
      I2 => axi_rvalid1,
      I3 => aa_enable_o,
      I4 => is_enable_o,
      I5 => \axi_fsm_reg__0\(2),
      O => \FSM_sequential_axi_fsm_reg[1]_i_4_n_0\
    );
\FSM_sequential_axi_fsm_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222AAAF2220AAA8"
    )
        port map (
      I0 => \FSM_sequential_axi_fsm_reg[2]_i_2_n_0\,
      I1 => \FSM_sequential_axi_fsm_reg[2]_i_3_n_0\,
      I2 => \FSM_sequential_axi_fsm_reg[2]_i_4_n_0\,
      I3 => \FSM_sequential_axi_fsm_reg[2]_i_5_n_0\,
      I4 => \axi_rvalid__3\,
      I5 => \axi_fsm_reg__0\(2),
      O => \FSM_sequential_axi_fsm_reg[2]_i_1_n_0\
    );
\FSM_sequential_axi_fsm_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \axi_fsm_reg__0\(0),
      O => \FSM_sequential_axi_fsm_reg[2]_i_2_n_0\
    );
\FSM_sequential_axi_fsm_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => axi_arready1,
      I1 => aa_enable_o,
      I2 => axi_arready0,
      I3 => as_enable_o,
      I4 => is_enable_o,
      O => \FSM_sequential_axi_fsm_reg[2]_i_3_n_0\
    );
\FSM_sequential_axi_fsm_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008000B0008"
    )
        port map (
      I0 => \axi_wready__3\,
      I1 => \axi_fsm_reg__0\(1),
      I2 => \axi_fsm_reg__0\(0),
      I3 => \axi_fsm_reg__0\(2),
      I4 => ps_axi_request_reg_n_0,
      I5 => ps_axi_request_done_reg_n_0,
      O => \FSM_sequential_axi_fsm_reg[2]_i_4_n_0\
    );
\FSM_sequential_axi_fsm_reg[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \axi_fsm_reg__0\(0),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \axi_fsm_reg__0\(2),
      I3 => \axi_awready__3\,
      O => \FSM_sequential_axi_fsm_reg[2]_i_5_n_0\
    );
\FSM_sequential_axi_fsm_reg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => is_enable_o,
      I1 => aa_enable_o,
      I2 => axi_rvalid1,
      I3 => axi_rvalid0,
      I4 => as_enable_o,
      O => \axi_rvalid__3\
    );
\FSM_sequential_axi_fsm_reg[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => aa_enable_o,
      I1 => axi_awready1,
      I2 => as_enable_o,
      I3 => axi_awready0,
      I4 => ps_axi_request_done_i_6_n_0,
      O => \axi_awready__3\
    );
\FSM_sequential_axi_fsm_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => \FSM_sequential_axi_fsm_reg[0]_i_1_n_0\,
      Q => \axi_fsm_reg__0\(0)
    );
\FSM_sequential_axi_fsm_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => \FSM_sequential_axi_fsm_reg[1]_i_1_n_0\,
      Q => \axi_fsm_reg__0\(1)
    );
\FSM_sequential_axi_fsm_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => \FSM_sequential_axi_fsm_reg[2]_i_1_n_0\,
      Q => \axi_fsm_reg__0\(2)
    );
\FSM_sequential_ps_axi_fsm_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF5E00"
    )
        port map (
      I0 => ps_axi_fsm_reg(1),
      I1 => s_axi_awvalid,
      I2 => ps_axi_fsm_reg(2),
      I3 => \FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0\,
      I4 => ps_axi_fsm_reg(0),
      O => \FSM_sequential_ps_axi_fsm_reg[0]_i_1_n_0\
    );
\FSM_sequential_ps_axi_fsm_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F40"
    )
        port map (
      I0 => ps_axi_fsm_reg(2),
      I1 => ps_axi_fsm_reg(0),
      I2 => \FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0\,
      I3 => ps_axi_fsm_reg(1),
      O => \FSM_sequential_ps_axi_fsm_reg[1]_i_1_n_0\
    );
\FSM_sequential_ps_axi_fsm_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03FF0100"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => ps_axi_fsm_reg(1),
      I2 => ps_axi_fsm_reg(0),
      I3 => \FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0\,
      I4 => ps_axi_fsm_reg(2),
      O => \FSM_sequential_ps_axi_fsm_reg[2]_i_1_n_0\
    );
\FSM_sequential_ps_axi_fsm_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => s_axi_wvalid,
      I2 => ps_axi_fsm_reg(1),
      I3 => s_axi_bready,
      I4 => \ps_axi_request_add[31]_i_3_n_0\,
      I5 => \FSM_sequential_ps_axi_fsm_reg[2]_i_3_n_0\,
      O => \FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0\
    );
\FSM_sequential_ps_axi_fsm_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => s_axi_rready,
      I2 => ps_axi_request_done_reg_n_0,
      I3 => ps_axi_fsm_reg(2),
      O => \FSM_sequential_ps_axi_fsm_reg[2]_i_3_n_0\
    );
\FSM_sequential_ps_axi_fsm_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => \FSM_sequential_ps_axi_fsm_reg[0]_i_1_n_0\,
      Q => ps_axi_fsm_reg(0)
    );
\FSM_sequential_ps_axi_fsm_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => \FSM_sequential_ps_axi_fsm_reg[1]_i_1_n_0\,
      Q => ps_axi_fsm_reg(1)
    );
\FSM_sequential_ps_axi_fsm_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => \FSM_sequential_ps_axi_fsm_reg[2]_i_1_n_0\,
      Q => ps_axi_fsm_reg(2)
    );
LA_DMA: entity work.design_1_ps_axil_0_0_ladmatr
     port map (
      D(31 downto 0) => outStream_tdata(31 downto 0),
      \FSM_onehot_rstate_reg[1]\ => \FSM_onehot_rstate_reg[1]\,
      \FSM_onehot_wstate_reg[1]\ => \FSM_onehot_wstate_reg[1]\,
      \FSM_onehot_wstate_reg[2]\ => \FSM_onehot_wstate_reg[2]\,
      Q(0) => \getinstream_U0/ap_CS_fsm_state4\,
      \SRL_SIG_reg[0][0]\ => LA_DMA_n_1,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG[0][0]_i_1_n_0\,
      \SRL_SIG_reg[1][0]\ => LA_DMA_n_2,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG[1][0]_i_1_n_0\,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_entry_proc_U0_ap_ready => ap_sync_reg_entry_proc_U0_ap_ready,
      ap_sync_reg_entry_proc_U0_ap_ready_reg_0 => ap_sync_reg_entry_proc_U0_ap_ready_i_1_n_0,
      ap_sync_reg_getinstream_U0_ap_ready_reg_0 => LA_DMA_n_6,
      ap_sync_reg_getinstream_U0_ap_ready_reg_1 => ap_sync_reg_getinstream_U0_ap_ready_i_1_n_0,
      as_ad_tlast => outStream_tlast,
      as_ad_tvalid => outStream_tvalid,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      \data_p1_reg[69]\(67 downto 62) => ladma_mm_awlen(5 downto 0),
      \data_p1_reg[69]\(61 downto 0) => ladma_mm_awaddr(61 downto 0),
      \dout_reg[36]\(36) => ladma_mm_wlast,
      \dout_reg[36]\(35 downto 32) => ladma_mm_wstrb(3 downto 0),
      \dout_reg[36]\(31 downto 0) => ladma_mm_wdata(31 downto 0),
      getinstream_U0_ap_ready => getinstream_U0_ap_ready,
      getinstream_U0_sts_clear => getinstream_U0_sts_clear,
      getinstream_U0_sts_clear_c_write => getinstream_U0_sts_clear_c_write,
      inStreamTop_TREADY => outStream_tready,
      inStreamTop_TVALID_int_regslice => \getinstream_U0/inStreamTop_TVALID_int_regslice\,
      internal_full_n_reg => LA_DMA_n_14,
      ladma_interrupt => ladma_interrupt,
      ladma_mm_awready => ladma_mm_awready,
      ladma_mm_awvalid => ladma_mm_awvalid,
      ladma_mm_bvalid => ladma_mm_bvalid,
      ladma_mm_rvalid => ladma_mm_rvalid,
      ladma_mm_wready => ladma_mm_wready,
      ladma_mm_wvalid => ladma_mm_wvalid,
      ladma_s_araddr(6 downto 0) => ladma_s_araddr(6 downto 0),
      ladma_s_arvalid => ladma_s_arvalid,
      ladma_s_awaddr(6 downto 0) => ladma_s_awaddr(6 downto 0),
      ladma_s_awvalid => ladma_s_awvalid,
      ladma_s_bready => ladma_s_bready,
      ladma_s_bvalid => ladma_s_bvalid,
      ladma_s_rdata(31 downto 0) => ladma_s_rdata(31 downto 0),
      ladma_s_rready => ladma_s_rready,
      ladma_s_rvalid => ladma_s_rvalid,
      ladma_s_wdata(31 downto 0) => ladma_s_wdata(31 downto 0),
      ladma_s_wstrb(3 downto 0) => ladma_s_wstrb(3 downto 0),
      ladma_s_wvalid => ladma_s_wvalid,
      outbuf_c_full_n => outbuf_c_full_n,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => s_ready_t_reg_0,
      start_for_streamtoparallelwithburst_U0_full_n => start_for_streamtoparallelwithburst_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_once_reg_i_1_n_0,
      sts_clear_c_full_n => sts_clear_c_full_n
    );
PL_AA: entity work.design_1_ps_axil_0_0_AXIL_AXIS
     port map (
      aa_as_tdata(31 downto 0) => aa_as_tdata(31 downto 0),
      aa_as_tkeep(3 downto 0) => aa_as_tkeep(3 downto 0),
      aa_as_tlast => aa_as_tlast,
      aa_as_tready => aa_as_tready,
      aa_as_tstrb(3 downto 0) => aa_as_tstrb(3 downto 0),
      aa_as_tuser(1 downto 0) => aa_as_tuser(1 downto 0),
      aa_as_tvalid => aa_as_tvalid,
      as_aa_tdata(31 downto 0) => as_aa_tdata(31 downto 0),
      as_aa_tkeep(3 downto 0) => as_aa_tkeep(3 downto 0),
      as_aa_tlast => as_aa_tlast,
      as_aa_tready => as_aa_tready,
      as_aa_tstrb(3 downto 0) => as_aa_tstrb(3 downto 0),
      as_aa_tuser(1 downto 0) => as_aa_tuser(1 downto 0),
      as_aa_tvalid => as_aa_tvalid,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      axis_clk => axis_clk,
      axis_rst_n => axis_rst_n,
      cc_aa_enable => aa_enable_o,
      m_araddr(31 downto 0) => NLW_PL_AA_m_araddr_UNCONNECTED(31 downto 0),
      m_arready => '0',
      m_arvalid => NLW_PL_AA_m_arvalid_UNCONNECTED,
      m_awaddr(31 downto 0) => NLW_PL_AA_m_awaddr_UNCONNECTED(31 downto 0),
      m_awready => '0',
      m_awvalid => NLW_PL_AA_m_awvalid_UNCONNECTED,
      m_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_rready => NLW_PL_AA_m_rready_UNCONNECTED,
      m_rvalid => '0',
      m_wdata(31 downto 0) => NLW_PL_AA_m_wdata_UNCONNECTED(31 downto 0),
      m_wready => '0',
      m_wstrb(3 downto 0) => NLW_PL_AA_m_wstrb_UNCONNECTED(3 downto 0),
      m_wvalid => NLW_PL_AA_m_wvalid_UNCONNECTED,
      mb_irq => aa_mb_irq,
      s_araddr(14) => \axi_araddr_o_reg_n_0_[14]\,
      s_araddr(13) => \axi_araddr_o_reg_n_0_[13]\,
      s_araddr(12) => \axi_araddr_o_reg_n_0_[12]\,
      s_araddr(11) => \axi_araddr_o_reg_n_0_[11]\,
      s_araddr(10) => \axi_araddr_o_reg_n_0_[10]\,
      s_araddr(9) => \axi_araddr_o_reg_n_0_[9]\,
      s_araddr(8) => \axi_araddr_o_reg_n_0_[8]\,
      s_araddr(7) => \axi_araddr_o_reg_n_0_[7]\,
      s_araddr(6) => \axi_araddr_o_reg_n_0_[6]\,
      s_araddr(5) => \axi_araddr_o_reg_n_0_[5]\,
      s_araddr(4) => \axi_araddr_o_reg_n_0_[4]\,
      s_araddr(3) => \axi_araddr_o_reg_n_0_[3]\,
      s_araddr(2) => \axi_araddr_o_reg_n_0_[2]\,
      s_araddr(1) => \axi_araddr_o_reg_n_0_[1]\,
      s_araddr(0) => \axi_araddr_o_reg_n_0_[0]\,
      s_arready => axi_arready1,
      s_arvalid => axi_arvalid_o_reg_n_0,
      s_awaddr(14) => \axi_awaddr_o_reg_n_0_[14]\,
      s_awaddr(13) => \axi_awaddr_o_reg_n_0_[13]\,
      s_awaddr(12) => \axi_awaddr_o_reg_n_0_[12]\,
      s_awaddr(11) => \axi_awaddr_o_reg_n_0_[11]\,
      s_awaddr(10) => \axi_awaddr_o_reg_n_0_[10]\,
      s_awaddr(9) => \axi_awaddr_o_reg_n_0_[9]\,
      s_awaddr(8) => \axi_awaddr_o_reg_n_0_[8]\,
      s_awaddr(7) => \axi_awaddr_o_reg_n_0_[7]\,
      s_awaddr(6) => \axi_awaddr_o_reg_n_0_[6]\,
      s_awaddr(5) => \axi_awaddr_o_reg_n_0_[5]\,
      s_awaddr(4) => \axi_awaddr_o_reg_n_0_[4]\,
      s_awaddr(3) => \axi_awaddr_o_reg_n_0_[3]\,
      s_awaddr(2) => \axi_awaddr_o_reg_n_0_[2]\,
      s_awaddr(1) => \axi_awaddr_o_reg_n_0_[1]\,
      s_awaddr(0) => \axi_awaddr_o_reg_n_0_[0]\,
      s_awready => axi_awready1,
      s_awvalid => axi_awvalid_o_reg_n_0,
      s_rdata(31 downto 0) => axi_rdata1(31 downto 0),
      s_rready => axi_rready_o_reg_n_0,
      s_rvalid => axi_rvalid1,
      s_wdata(31) => \axi_wdata_o_reg_n_0_[31]\,
      s_wdata(30) => \axi_wdata_o_reg_n_0_[30]\,
      s_wdata(29) => \axi_wdata_o_reg_n_0_[29]\,
      s_wdata(28) => \axi_wdata_o_reg_n_0_[28]\,
      s_wdata(27) => \axi_wdata_o_reg_n_0_[27]\,
      s_wdata(26) => \axi_wdata_o_reg_n_0_[26]\,
      s_wdata(25) => \axi_wdata_o_reg_n_0_[25]\,
      s_wdata(24) => \axi_wdata_o_reg_n_0_[24]\,
      s_wdata(23) => \axi_wdata_o_reg_n_0_[23]\,
      s_wdata(22) => \axi_wdata_o_reg_n_0_[22]\,
      s_wdata(21) => \axi_wdata_o_reg_n_0_[21]\,
      s_wdata(20) => \axi_wdata_o_reg_n_0_[20]\,
      s_wdata(19) => \axi_wdata_o_reg_n_0_[19]\,
      s_wdata(18) => \axi_wdata_o_reg_n_0_[18]\,
      s_wdata(17) => \axi_wdata_o_reg_n_0_[17]\,
      s_wdata(16) => \axi_wdata_o_reg_n_0_[16]\,
      s_wdata(15) => \axi_wdata_o_reg_n_0_[15]\,
      s_wdata(14) => \axi_wdata_o_reg_n_0_[14]\,
      s_wdata(13) => \axi_wdata_o_reg_n_0_[13]\,
      s_wdata(12) => \axi_wdata_o_reg_n_0_[12]\,
      s_wdata(11) => \axi_wdata_o_reg_n_0_[11]\,
      s_wdata(10) => \axi_wdata_o_reg_n_0_[10]\,
      s_wdata(9) => \axi_wdata_o_reg_n_0_[9]\,
      s_wdata(8) => \axi_wdata_o_reg_n_0_[8]\,
      s_wdata(7) => \axi_wdata_o_reg_n_0_[7]\,
      s_wdata(6) => \axi_wdata_o_reg_n_0_[6]\,
      s_wdata(5) => \axi_wdata_o_reg_n_0_[5]\,
      s_wdata(4) => \axi_wdata_o_reg_n_0_[4]\,
      s_wdata(3) => \axi_wdata_o_reg_n_0_[3]\,
      s_wdata(2) => \axi_wdata_o_reg_n_0_[2]\,
      s_wdata(1) => \axi_wdata_o_reg_n_0_[1]\,
      s_wdata(0) => \axi_wdata_o_reg_n_0_[0]\,
      s_wready => axi_wready1,
      s_wstrb(3) => \axi_wstrb_o_reg_n_0_[3]\,
      s_wstrb(2) => \axi_wstrb_o_reg_n_0_[2]\,
      s_wstrb(1) => \axi_wstrb_o_reg_n_0_[1]\,
      s_wstrb(0) => \axi_wstrb_o_reg_n_0_[0]\,
      s_wvalid => axi_wvalid_o_reg_n_0
    );
PL_AS: entity work.design_1_ps_axil_0_0_AXIS_SWz
     port map (
      aa_as_tdata(31 downto 0) => aa_as_tdata(31 downto 0),
      aa_as_tkeep(3 downto 0) => aa_as_tkeep(3 downto 0),
      aa_as_tlast => aa_as_tlast,
      aa_as_tready => aa_as_tready,
      aa_as_tstrb(3 downto 0) => aa_as_tstrb(3 downto 0),
      aa_as_tuser(1 downto 0) => aa_as_tuser(1 downto 0),
      aa_as_tvalid => aa_as_tvalid,
      ad_as_tready => outStream_tready,
      as_aa_tdata(31 downto 0) => as_aa_tdata(31 downto 0),
      as_aa_tkeep(3 downto 0) => as_aa_tkeep(3 downto 0),
      as_aa_tlast => as_aa_tlast,
      as_aa_tready => as_aa_tready,
      as_aa_tstrb(3 downto 0) => as_aa_tstrb(3 downto 0),
      as_aa_tuser(1 downto 0) => as_aa_tuser(1 downto 0),
      as_aa_tvalid => as_aa_tvalid,
      as_ad_tdata(31 downto 0) => outStream_tdata(31 downto 0),
      as_ad_tkeep(3 downto 0) => outStream_tkeep(3 downto 0),
      as_ad_tlast => outStream_tlast,
      as_ad_tstrb(3 downto 0) => outStream_tstrb(3 downto 0),
      as_ad_tuser(1 downto 0) => outStream_tuser(1 downto 0),
      as_ad_tvalid => outStream_tvalid,
      as_is_tdata(31 downto 0) => as_is_tdata(31 downto 0),
      as_is_tid(1 downto 0) => as_is_tid(1 downto 0),
      as_is_tkeep(3 downto 0) => as_is_tkeep(3 downto 0),
      as_is_tlast => as_is_tlast,
      as_is_tready => as_is_tready,
      as_is_tstrb(3 downto 0) => as_is_tstrb(3 downto 0),
      as_is_tupsb(4 downto 0) => as_is_tupsb(4 downto 0),
      as_is_tuser(1 downto 0) => as_is_tuser(1 downto 0),
      as_is_tvalid => as_is_tvalid,
      as_la_tready => NLW_PL_AS_as_la_tready_UNCONNECTED,
      as_up_tdata(31 downto 0) => updma_so_tdata(31 downto 0),
      as_up_tkeep(3 downto 0) => updma_so_tkeep(3 downto 0),
      as_up_tlast => updma_so_tlast,
      as_up_tready => updma_si_tready,
      as_up_tstrb(3 downto 0) => updma_so_tstrb(3 downto 0),
      as_up_tupsb(4 downto 0) => updma_so_tuser(6 downto 2),
      as_up_tuser(1 downto 0) => updma_so_tuser(1 downto 0),
      as_up_tvalid => updma_so_tvalid,
      axi_araddr(14) => \axi_araddr_o_reg_n_0_[14]\,
      axi_araddr(13) => \axi_araddr_o_reg_n_0_[13]\,
      axi_araddr(12) => \axi_araddr_o_reg_n_0_[12]\,
      axi_araddr(11) => \axi_araddr_o_reg_n_0_[11]\,
      axi_araddr(10) => \axi_araddr_o_reg_n_0_[10]\,
      axi_araddr(9) => \axi_araddr_o_reg_n_0_[9]\,
      axi_araddr(8) => \axi_araddr_o_reg_n_0_[8]\,
      axi_araddr(7) => \axi_araddr_o_reg_n_0_[7]\,
      axi_araddr(6) => \axi_araddr_o_reg_n_0_[6]\,
      axi_araddr(5) => \axi_araddr_o_reg_n_0_[5]\,
      axi_araddr(4) => \axi_araddr_o_reg_n_0_[4]\,
      axi_araddr(3) => \axi_araddr_o_reg_n_0_[3]\,
      axi_araddr(2) => \axi_araddr_o_reg_n_0_[2]\,
      axi_araddr(1) => \axi_araddr_o_reg_n_0_[1]\,
      axi_araddr(0) => \axi_araddr_o_reg_n_0_[0]\,
      axi_arready => axi_arready0,
      axi_arvalid => axi_arvalid_o_reg_n_0,
      axi_awaddr(14) => \axi_awaddr_o_reg_n_0_[14]\,
      axi_awaddr(13) => \axi_awaddr_o_reg_n_0_[13]\,
      axi_awaddr(12) => \axi_awaddr_o_reg_n_0_[12]\,
      axi_awaddr(11) => \axi_awaddr_o_reg_n_0_[11]\,
      axi_awaddr(10) => \axi_awaddr_o_reg_n_0_[10]\,
      axi_awaddr(9) => \axi_awaddr_o_reg_n_0_[9]\,
      axi_awaddr(8) => \axi_awaddr_o_reg_n_0_[8]\,
      axi_awaddr(7) => \axi_awaddr_o_reg_n_0_[7]\,
      axi_awaddr(6) => \axi_awaddr_o_reg_n_0_[6]\,
      axi_awaddr(5) => \axi_awaddr_o_reg_n_0_[5]\,
      axi_awaddr(4) => \axi_awaddr_o_reg_n_0_[4]\,
      axi_awaddr(3) => \axi_awaddr_o_reg_n_0_[3]\,
      axi_awaddr(2) => \axi_awaddr_o_reg_n_0_[2]\,
      axi_awaddr(1) => \axi_awaddr_o_reg_n_0_[1]\,
      axi_awaddr(0) => \axi_awaddr_o_reg_n_0_[0]\,
      axi_awready => axi_awready0,
      axi_awvalid => axi_awvalid_o_reg_n_0,
      axi_rdata(31 downto 0) => axi_rdata0(31 downto 0),
      axi_reset_n => axi_reset_n,
      axi_rready => axi_rready_o_reg_n_0,
      axi_rvalid => axi_rvalid0,
      axi_wdata(31) => \axi_wdata_o_reg_n_0_[31]\,
      axi_wdata(30) => \axi_wdata_o_reg_n_0_[30]\,
      axi_wdata(29) => \axi_wdata_o_reg_n_0_[29]\,
      axi_wdata(28) => \axi_wdata_o_reg_n_0_[28]\,
      axi_wdata(27) => \axi_wdata_o_reg_n_0_[27]\,
      axi_wdata(26) => \axi_wdata_o_reg_n_0_[26]\,
      axi_wdata(25) => \axi_wdata_o_reg_n_0_[25]\,
      axi_wdata(24) => \axi_wdata_o_reg_n_0_[24]\,
      axi_wdata(23) => \axi_wdata_o_reg_n_0_[23]\,
      axi_wdata(22) => \axi_wdata_o_reg_n_0_[22]\,
      axi_wdata(21) => \axi_wdata_o_reg_n_0_[21]\,
      axi_wdata(20) => \axi_wdata_o_reg_n_0_[20]\,
      axi_wdata(19) => \axi_wdata_o_reg_n_0_[19]\,
      axi_wdata(18) => \axi_wdata_o_reg_n_0_[18]\,
      axi_wdata(17) => \axi_wdata_o_reg_n_0_[17]\,
      axi_wdata(16) => \axi_wdata_o_reg_n_0_[16]\,
      axi_wdata(15) => \axi_wdata_o_reg_n_0_[15]\,
      axi_wdata(14) => \axi_wdata_o_reg_n_0_[14]\,
      axi_wdata(13) => \axi_wdata_o_reg_n_0_[13]\,
      axi_wdata(12) => \axi_wdata_o_reg_n_0_[12]\,
      axi_wdata(11) => \axi_wdata_o_reg_n_0_[11]\,
      axi_wdata(10) => \axi_wdata_o_reg_n_0_[10]\,
      axi_wdata(9) => \axi_wdata_o_reg_n_0_[9]\,
      axi_wdata(8) => \axi_wdata_o_reg_n_0_[8]\,
      axi_wdata(7) => \axi_wdata_o_reg_n_0_[7]\,
      axi_wdata(6) => \axi_wdata_o_reg_n_0_[6]\,
      axi_wdata(5) => \axi_wdata_o_reg_n_0_[5]\,
      axi_wdata(4) => \axi_wdata_o_reg_n_0_[4]\,
      axi_wdata(3) => \axi_wdata_o_reg_n_0_[3]\,
      axi_wdata(2) => \axi_wdata_o_reg_n_0_[2]\,
      axi_wdata(1) => \axi_wdata_o_reg_n_0_[1]\,
      axi_wdata(0) => \axi_wdata_o_reg_n_0_[0]\,
      axi_wready => axi_wready0,
      axi_wstrb(3) => \axi_wstrb_o_reg_n_0_[3]\,
      axi_wstrb(2) => \axi_wstrb_o_reg_n_0_[2]\,
      axi_wstrb(1) => \axi_wstrb_o_reg_n_0_[1]\,
      axi_wstrb(0) => \axi_wstrb_o_reg_n_0_[0]\,
      axi_wvalid => axi_wvalid_o_reg_n_0,
      axis_clk => axis_clk,
      axis_rst_n => axis_rst_n,
      cc_as_enable => as_enable_o,
      is_as_tdata(31 downto 0) => is_as_tdata(31 downto 0),
      is_as_tid(1 downto 0) => is_as_tid(1 downto 0),
      is_as_tkeep(3 downto 0) => is_as_tkeep(3 downto 0),
      is_as_tlast => is_as_tlast,
      is_as_tready => is_as_tready,
      is_as_tstrb(3 downto 0) => is_as_tstrb(3 downto 0),
      is_as_tupsb(4 downto 0) => is_as_tupsb(4 downto 0),
      is_as_tuser(1 downto 0) => is_as_tuser(1 downto 0),
      is_as_tvalid => is_as_tvalid,
      la_as_tdata(31 downto 0) => B"00000000000000000000000000000000",
      la_as_tkeep(3 downto 0) => B"0000",
      la_as_tlast => '0',
      la_as_tstrb(3 downto 0) => B"0000",
      la_as_tuser(1 downto 0) => B"00",
      la_as_tvalid => '0',
      la_hpri_req => '0',
      up_as_tdata(31 downto 0) => updma_si_tdata(31 downto 0),
      up_as_tkeep(3 downto 0) => updma_si_tkeep(3 downto 0),
      up_as_tlast => updma_si_tlast,
      up_as_tready => updma_so_tready,
      up_as_tstrb(3 downto 0) => updma_si_tstrb(3 downto 0),
      up_as_tupsb(4 downto 0) => updma_si_tuser(6 downto 2),
      up_as_tuser(1 downto 0) => updma_si_tuser(1 downto 0),
      up_as_tvalid => updma_si_tvalid,
      up_hpri_req => '0'
    );
PL_IS: entity work.design_1_ps_axil_0_0_IO_SERDES
     port map (
      D(1 downto 0) => axi_rdata(1 downto 0),
      Q(9) => \axi_awaddr_o_reg_n_0_[11]\,
      Q(8) => \axi_awaddr_o_reg_n_0_[10]\,
      Q(7) => \axi_awaddr_o_reg_n_0_[9]\,
      Q(6) => \axi_awaddr_o_reg_n_0_[8]\,
      Q(5) => \axi_awaddr_o_reg_n_0_[7]\,
      Q(4) => \axi_awaddr_o_reg_n_0_[6]\,
      Q(3) => \axi_awaddr_o_reg_n_0_[5]\,
      Q(2) => \axi_awaddr_o_reg_n_0_[4]\,
      Q(1) => \axi_awaddr_o_reg_n_0_[3]\,
      Q(0) => \axi_awaddr_o_reg_n_0_[2]\,
      aa_enable_o => aa_enable_o,
      as_enable_o => as_enable_o,
      as_is_tupsb(4 downto 0) => as_is_tupsb(4 downto 0),
      as_is_tvalid => as_is_tvalid,
      axi_clk => axi_clk,
      axi_rdata(1 downto 0) => axi_rdata0(1 downto 0),
      axi_reset_n => axi_reset_n,
      axi_reset_n_0 => PL_IS_n_0,
      axis_clk => axis_clk,
      axis_rst_n => axis_rst_n,
      caravel_mprj_in(13 downto 0) => caravel_mprj_in(13 downto 0),
      caravel_mprj_out(13 downto 0) => caravel_mprj_out(13 downto 0),
      is_as_tdata(31 downto 0) => is_as_tdata(31 downto 0),
      \is_as_tready_out_reg[0]_0\(0) => is_as_tready,
      is_as_tupsb(4 downto 0) => is_as_tupsb(4 downto 0),
      is_enable_o => is_enable_o,
      is_ioclk => is_ioclk,
      \pre_as_is_tdata_buf_reg[31]_0\(31 downto 0) => as_is_tdata(31 downto 0),
      \pre_as_is_tid_tuser_buf_reg[3]_0\(3 downto 2) => as_is_tid(1 downto 0),
      \pre_as_is_tid_tuser_buf_reg[3]_0\(1 downto 0) => as_is_tuser(1 downto 0),
      \pre_as_is_tkeep_buf_reg[3]_0\(3 downto 0) => as_is_tkeep(3 downto 0),
      \pre_as_is_tstrb_buf_reg[3]_0\(3 downto 0) => as_is_tstrb(3 downto 0),
      \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0\(1) => as_is_tlast,
      \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0\(0) => as_is_tready,
      \rx_sync_fifo_reg[2]\(1) => is_as_tlast,
      \rx_sync_fifo_reg[2]\(0) => is_as_tvalid,
      \rx_sync_fifo_reg[3]\(3 downto 0) => is_as_tstrb(3 downto 0),
      \rx_sync_fifo_reg[3]_0\(3 downto 0) => is_as_tkeep(3 downto 0),
      \rx_sync_fifo_reg[3]_1\(3 downto 2) => is_as_tid(1 downto 0),
      \rx_sync_fifo_reg[3]_1\(1 downto 0) => is_as_tuser(1 downto 0),
      rxen_ctl_reg_0(0) => \axi_wstrb_o_reg_n_0_[0]\,
      s_awvalid => axi_awvalid_o_reg_n_0,
      s_rdata(1 downto 0) => axi_rdata1(1 downto 0),
      s_wvalid => axi_wvalid_o_reg_n_0,
      txen_ctl_reg_0(1) => \axi_wdata_o_reg_n_0_[1]\,
      txen_ctl_reg_0(0) => \axi_wdata_o_reg_n_0_[0]\
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => getinstream_U0_sts_clear,
      I1 => sts_clear_c_full_n,
      I2 => getinstream_U0_sts_clear_c_write,
      I3 => LA_DMA_n_1,
      O => \SRL_SIG[0][0]_i_1_n_0\
    );
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => LA_DMA_n_1,
      I1 => sts_clear_c_full_n,
      I2 => getinstream_U0_sts_clear_c_write,
      I3 => LA_DMA_n_2,
      O => \SRL_SIG[1][0]_i_1_n_0\
    );
aa_enable_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(19),
      I3 => sel0(18),
      I4 => sel0(17),
      I5 => aa_enable_o_i_2_n_0,
      O => aa_enable_o0
    );
aa_enable_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(15),
      I3 => sel0(12),
      I4 => as_enable_o_i_2_n_0,
      I5 => sel0(9),
      O => aa_enable_o_i_2_n_0
    );
aa_enable_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => aa_enable_o0,
      Q => aa_enable_o
    );
ap_sync_reg_entry_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008A8A8A8A8A"
    )
        port map (
      I0 => axi_reset_m_n,
      I1 => ap_sync_reg_entry_proc_U0_ap_ready,
      I2 => LA_DMA_n_14,
      I3 => getinstream_U0_ap_ready,
      I4 => LA_DMA_n_6,
      I5 => ap_start,
      O => ap_sync_reg_entry_proc_U0_ap_ready_i_1_n_0
    );
ap_sync_reg_getinstream_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => LA_DMA_n_6,
      I1 => \getinstream_U0/ap_CS_fsm_state4\,
      I2 => \getinstream_U0/inStreamTop_TVALID_int_regslice\,
      I3 => axi_reset_m_n,
      I4 => ap_sync_ready,
      I5 => ap_start,
      O => ap_sync_reg_getinstream_U0_ap_ready_i_1_n_0
    );
as_enable_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => as_enable_o_i_2_n_0,
      I1 => as_enable_o_i_3_n_0,
      I2 => as_enable_o_i_4_n_0,
      I3 => sel0(19),
      O => as_enable_o0
    );
as_enable_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => as_enable_o_i_5_n_0,
      I1 => sel0(8),
      I2 => sel0(7),
      I3 => sel0(11),
      I4 => sel0(10),
      O => as_enable_o_i_2_n_0
    );
as_enable_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(18),
      I4 => sel0(17),
      I5 => as_enable_o_i_6_n_0,
      O => as_enable_o_i_3_n_0
    );
as_enable_o_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => as_enable_o_i_7_n_0,
      I1 => sel0(17),
      I2 => sel0(16),
      I3 => sel0(15),
      O => as_enable_o_i_4_n_0
    );
as_enable_o_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(16),
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => sel0(13),
      I4 => sel0(14),
      O => as_enable_o_i_5_n_0
    );
as_enable_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(8),
      I2 => sel0(6),
      I3 => sel0(4),
      I4 => sel0(5),
      I5 => sel0(3),
      O => as_enable_o_i_6_n_0
    );
as_enable_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => sel0(13),
      I1 => sel0(14),
      I2 => sel0(12),
      I3 => sel0(10),
      I4 => sel0(11),
      I5 => sel0(9),
      O => as_enable_o_i_7_n_0
    );
as_enable_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => as_enable_o0,
      Q => as_enable_o
    );
\axi_araddr_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[0]\,
      O => axi_araddr_o0_in(0)
    );
\axi_araddr_o[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[10]\,
      O => axi_araddr_o0_in(10)
    );
\axi_araddr_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[11]\,
      O => axi_araddr_o0_in(11)
    );
\axi_araddr_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => sel0(0),
      O => axi_araddr_o0_in(12)
    );
\axi_araddr_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => sel0(1),
      O => axi_araddr_o0_in(13)
    );
\axi_araddr_o[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_axi_fsm_reg[1]_i_3_n_0\,
      I1 => ps_axi_request_rw_reg_n_0,
      I2 => ps_axi_request_done_reg_n_0,
      I3 => ps_axi_request_reg_n_0,
      I4 => \axi_fsm_reg__0\(2),
      I5 => \axi_wdata_o[31]_i_4_n_0\,
      O => \axi_araddr_o[14]_i_1_n_0\
    );
\axi_araddr_o[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => sel0(2),
      O => axi_araddr_o0_in(14)
    );
\axi_araddr_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[1]\,
      O => axi_araddr_o0_in(1)
    );
\axi_araddr_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[2]\,
      O => axi_araddr_o0_in(2)
    );
\axi_araddr_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[3]\,
      O => axi_araddr_o0_in(3)
    );
\axi_araddr_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[4]\,
      O => axi_araddr_o0_in(4)
    );
\axi_araddr_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[5]\,
      O => axi_araddr_o0_in(5)
    );
\axi_araddr_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[6]\,
      O => axi_araddr_o0_in(6)
    );
\axi_araddr_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[7]\,
      O => axi_araddr_o0_in(7)
    );
\axi_araddr_o[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[8]\,
      O => axi_araddr_o0_in(8)
    );
\axi_araddr_o[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(1),
      I2 => \ps_axi_request_add_reg_n_0_[9]\,
      O => axi_araddr_o0_in(9)
    );
\axi_araddr_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(0),
      Q => \axi_araddr_o_reg_n_0_[0]\
    );
\axi_araddr_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(10),
      Q => \axi_araddr_o_reg_n_0_[10]\
    );
\axi_araddr_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(11),
      Q => \axi_araddr_o_reg_n_0_[11]\
    );
\axi_araddr_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(12),
      Q => \axi_araddr_o_reg_n_0_[12]\
    );
\axi_araddr_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(13),
      Q => \axi_araddr_o_reg_n_0_[13]\
    );
\axi_araddr_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(14),
      Q => \axi_araddr_o_reg_n_0_[14]\
    );
\axi_araddr_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(1),
      Q => \axi_araddr_o_reg_n_0_[1]\
    );
\axi_araddr_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(2),
      Q => \axi_araddr_o_reg_n_0_[2]\
    );
\axi_araddr_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(3),
      Q => \axi_araddr_o_reg_n_0_[3]\
    );
\axi_araddr_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(4),
      Q => \axi_araddr_o_reg_n_0_[4]\
    );
\axi_araddr_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(5),
      Q => \axi_araddr_o_reg_n_0_[5]\
    );
\axi_araddr_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(6),
      Q => \axi_araddr_o_reg_n_0_[6]\
    );
\axi_araddr_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(7),
      Q => \axi_araddr_o_reg_n_0_[7]\
    );
\axi_araddr_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(8),
      Q => \axi_araddr_o_reg_n_0_[8]\
    );
\axi_araddr_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_araddr_o0_in(9),
      Q => \axi_araddr_o_reg_n_0_[9]\
    );
axi_arvalid_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ps_axi_request_done_reg_n_0,
      I1 => ps_axi_request_reg_n_0,
      I2 => \axi_fsm_reg__0\(2),
      I3 => \axi_fsm_reg__0\(1),
      O => axi_arvalid_o
    );
axi_arvalid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_araddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_arvalid_o,
      Q => axi_arvalid_o_reg_n_0
    );
\axi_awaddr_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[0]\,
      O => axi_awaddr_o0_in(0)
    );
\axi_awaddr_o[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[10]\,
      O => axi_awaddr_o0_in(10)
    );
\axi_awaddr_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[11]\,
      O => axi_awaddr_o0_in(11)
    );
\axi_awaddr_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => sel0(0),
      O => axi_awaddr_o0_in(12)
    );
\axi_awaddr_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => sel0(1),
      O => axi_awaddr_o0_in(13)
    );
\axi_awaddr_o[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_axi_fsm_reg[2]_i_5_n_0\,
      I1 => ps_axi_request_rw_reg_n_0,
      I2 => ps_axi_request_done_reg_n_0,
      I3 => ps_axi_request_reg_n_0,
      I4 => \axi_fsm_reg__0\(2),
      I5 => \axi_wdata_o[31]_i_4_n_0\,
      O => \axi_awaddr_o[14]_i_1_n_0\
    );
\axi_awaddr_o[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => sel0(2),
      O => axi_awaddr_o0_in(14)
    );
\axi_awaddr_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[1]\,
      O => axi_awaddr_o0_in(1)
    );
\axi_awaddr_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[2]\,
      O => axi_awaddr_o0_in(2)
    );
\axi_awaddr_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[3]\,
      O => axi_awaddr_o0_in(3)
    );
\axi_awaddr_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[4]\,
      O => axi_awaddr_o0_in(4)
    );
\axi_awaddr_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[5]\,
      O => axi_awaddr_o0_in(5)
    );
\axi_awaddr_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[6]\,
      O => axi_awaddr_o0_in(6)
    );
\axi_awaddr_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[7]\,
      O => axi_awaddr_o0_in(7)
    );
\axi_awaddr_o[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[8]\,
      O => axi_awaddr_o0_in(8)
    );
\axi_awaddr_o[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_request_add_reg_n_0_[9]\,
      O => axi_awaddr_o0_in(9)
    );
\axi_awaddr_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(0),
      Q => \axi_awaddr_o_reg_n_0_[0]\
    );
\axi_awaddr_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(10),
      Q => \axi_awaddr_o_reg_n_0_[10]\
    );
\axi_awaddr_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(11),
      Q => \axi_awaddr_o_reg_n_0_[11]\
    );
\axi_awaddr_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(12),
      Q => \axi_awaddr_o_reg_n_0_[12]\
    );
\axi_awaddr_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(13),
      Q => \axi_awaddr_o_reg_n_0_[13]\
    );
\axi_awaddr_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(14),
      Q => \axi_awaddr_o_reg_n_0_[14]\
    );
\axi_awaddr_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(1),
      Q => \axi_awaddr_o_reg_n_0_[1]\
    );
\axi_awaddr_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(2),
      Q => \axi_awaddr_o_reg_n_0_[2]\
    );
\axi_awaddr_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(3),
      Q => \axi_awaddr_o_reg_n_0_[3]\
    );
\axi_awaddr_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(4),
      Q => \axi_awaddr_o_reg_n_0_[4]\
    );
\axi_awaddr_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(5),
      Q => \axi_awaddr_o_reg_n_0_[5]\
    );
\axi_awaddr_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(6),
      Q => \axi_awaddr_o_reg_n_0_[6]\
    );
\axi_awaddr_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(7),
      Q => \axi_awaddr_o_reg_n_0_[7]\
    );
\axi_awaddr_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(8),
      Q => \axi_awaddr_o_reg_n_0_[8]\
    );
\axi_awaddr_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awaddr_o0_in(9),
      Q => \axi_awaddr_o_reg_n_0_[9]\
    );
axi_awvalid_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => ps_axi_request_rw_reg_n_0,
      O => axi_awvalid_o
    );
axi_awvalid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_awaddr_o[14]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_awvalid_o,
      Q => axi_awvalid_o_reg_n_0
    );
axi_rready_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404000"
    )
        port map (
      I0 => ps_axi_request_done_reg_n_0,
      I1 => ps_axi_request_reg_n_0,
      I2 => axi_rready_o_i_2_n_0,
      I3 => axi_rready_o_i_3_n_0,
      I4 => ps_axi_rdata_2,
      I5 => axi_rready_o_reg_n_0,
      O => axi_rready_o_i_1_n_0
    );
axi_rready_o_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(2),
      O => axi_rready_o_i_2_n_0
    );
axi_rready_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \axi_fsm_reg__0\(2),
      I3 => ps_axi_request_reg_n_0,
      I4 => ps_axi_request_done_reg_n_0,
      I5 => ps_axi_request_rw_reg_n_0,
      O => axi_rready_o_i_3_n_0
    );
axi_rready_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => axi_rready_o_i_1_n_0,
      Q => axi_rready_o_reg_n_0
    );
\axi_wdata_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[0]\,
      O => axi_wdata_o0_in(0)
    );
\axi_wdata_o[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[10]\,
      O => axi_wdata_o0_in(10)
    );
\axi_wdata_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[11]\,
      O => axi_wdata_o0_in(11)
    );
\axi_wdata_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[12]\,
      O => axi_wdata_o0_in(12)
    );
\axi_wdata_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[13]\,
      O => axi_wdata_o0_in(13)
    );
\axi_wdata_o[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[14]\,
      O => axi_wdata_o0_in(14)
    );
\axi_wdata_o[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[15]\,
      O => axi_wdata_o0_in(15)
    );
\axi_wdata_o[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[16]\,
      O => axi_wdata_o0_in(16)
    );
\axi_wdata_o[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[17]\,
      O => axi_wdata_o0_in(17)
    );
\axi_wdata_o[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[18]\,
      O => axi_wdata_o0_in(18)
    );
\axi_wdata_o[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[19]\,
      O => axi_wdata_o0_in(19)
    );
\axi_wdata_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[1]\,
      O => axi_wdata_o0_in(1)
    );
\axi_wdata_o[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[20]\,
      O => axi_wdata_o0_in(20)
    );
\axi_wdata_o[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[21]\,
      O => axi_wdata_o0_in(21)
    );
\axi_wdata_o[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[22]\,
      O => axi_wdata_o0_in(22)
    );
\axi_wdata_o[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[23]\,
      O => axi_wdata_o0_in(23)
    );
\axi_wdata_o[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[24]\,
      O => axi_wdata_o0_in(24)
    );
\axi_wdata_o[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[25]\,
      O => axi_wdata_o0_in(25)
    );
\axi_wdata_o[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[26]\,
      O => axi_wdata_o0_in(26)
    );
\axi_wdata_o[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[27]\,
      O => axi_wdata_o0_in(27)
    );
\axi_wdata_o[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[28]\,
      O => axi_wdata_o0_in(28)
    );
\axi_wdata_o[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[29]\,
      O => axi_wdata_o0_in(29)
    );
\axi_wdata_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[2]\,
      O => axi_wdata_o0_in(2)
    );
\axi_wdata_o[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[30]\,
      O => axi_wdata_o0_in(30)
    );
\axi_wdata_o[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \axi_wdata_o[31]_i_3_n_0\,
      I1 => ps_axi_request_rw_reg_n_0,
      I2 => ps_axi_request_done_reg_n_0,
      I3 => ps_axi_request_reg_n_0,
      I4 => \axi_fsm_reg__0\(2),
      I5 => \axi_wdata_o[31]_i_4_n_0\,
      O => \axi_wdata_o[31]_i_1_n_0\
    );
\axi_wdata_o[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[31]\,
      O => axi_wdata_o0_in(31)
    );
\axi_wdata_o[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14100000"
    )
        port map (
      I0 => \axi_fsm_reg__0\(2),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \axi_fsm_reg__0\(1),
      I3 => \axi_awready__3\,
      I4 => \axi_wready__3\,
      O => \axi_wdata_o[31]_i_3_n_0\
    );
\axi_wdata_o[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_fsm_reg__0\(0),
      I1 => \axi_fsm_reg__0\(1),
      O => \axi_wdata_o[31]_i_4_n_0\
    );
\axi_wdata_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[3]\,
      O => axi_wdata_o0_in(3)
    );
\axi_wdata_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[4]\,
      O => axi_wdata_o0_in(4)
    );
\axi_wdata_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[5]\,
      O => axi_wdata_o0_in(5)
    );
\axi_wdata_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[6]\,
      O => axi_wdata_o0_in(6)
    );
\axi_wdata_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[7]\,
      O => axi_wdata_o0_in(7)
    );
\axi_wdata_o[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[8]\,
      O => axi_wdata_o0_in(8)
    );
\axi_wdata_o[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wdata_reg_n_0_[9]\,
      O => axi_wdata_o0_in(9)
    );
\axi_wdata_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(0),
      Q => \axi_wdata_o_reg_n_0_[0]\
    );
\axi_wdata_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(10),
      Q => \axi_wdata_o_reg_n_0_[10]\
    );
\axi_wdata_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(11),
      Q => \axi_wdata_o_reg_n_0_[11]\
    );
\axi_wdata_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(12),
      Q => \axi_wdata_o_reg_n_0_[12]\
    );
\axi_wdata_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(13),
      Q => \axi_wdata_o_reg_n_0_[13]\
    );
\axi_wdata_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(14),
      Q => \axi_wdata_o_reg_n_0_[14]\
    );
\axi_wdata_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(15),
      Q => \axi_wdata_o_reg_n_0_[15]\
    );
\axi_wdata_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(16),
      Q => \axi_wdata_o_reg_n_0_[16]\
    );
\axi_wdata_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(17),
      Q => \axi_wdata_o_reg_n_0_[17]\
    );
\axi_wdata_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(18),
      Q => \axi_wdata_o_reg_n_0_[18]\
    );
\axi_wdata_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(19),
      Q => \axi_wdata_o_reg_n_0_[19]\
    );
\axi_wdata_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(1),
      Q => \axi_wdata_o_reg_n_0_[1]\
    );
\axi_wdata_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(20),
      Q => \axi_wdata_o_reg_n_0_[20]\
    );
\axi_wdata_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(21),
      Q => \axi_wdata_o_reg_n_0_[21]\
    );
\axi_wdata_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(22),
      Q => \axi_wdata_o_reg_n_0_[22]\
    );
\axi_wdata_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(23),
      Q => \axi_wdata_o_reg_n_0_[23]\
    );
\axi_wdata_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(24),
      Q => \axi_wdata_o_reg_n_0_[24]\
    );
\axi_wdata_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(25),
      Q => \axi_wdata_o_reg_n_0_[25]\
    );
\axi_wdata_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(26),
      Q => \axi_wdata_o_reg_n_0_[26]\
    );
\axi_wdata_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(27),
      Q => \axi_wdata_o_reg_n_0_[27]\
    );
\axi_wdata_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(28),
      Q => \axi_wdata_o_reg_n_0_[28]\
    );
\axi_wdata_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(29),
      Q => \axi_wdata_o_reg_n_0_[29]\
    );
\axi_wdata_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(2),
      Q => \axi_wdata_o_reg_n_0_[2]\
    );
\axi_wdata_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(30),
      Q => \axi_wdata_o_reg_n_0_[30]\
    );
\axi_wdata_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(31),
      Q => \axi_wdata_o_reg_n_0_[31]\
    );
\axi_wdata_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(3),
      Q => \axi_wdata_o_reg_n_0_[3]\
    );
\axi_wdata_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(4),
      Q => \axi_wdata_o_reg_n_0_[4]\
    );
\axi_wdata_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(5),
      Q => \axi_wdata_o_reg_n_0_[5]\
    );
\axi_wdata_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(6),
      Q => \axi_wdata_o_reg_n_0_[6]\
    );
\axi_wdata_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(7),
      Q => \axi_wdata_o_reg_n_0_[7]\
    );
\axi_wdata_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(8),
      Q => \axi_wdata_o_reg_n_0_[8]\
    );
\axi_wdata_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wdata_o0_in(9),
      Q => \axi_wdata_o_reg_n_0_[9]\
    );
\axi_wstrb_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wstrb_reg_n_0_[0]\,
      O => axi_wstrb_o(0)
    );
\axi_wstrb_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wstrb_reg_n_0_[1]\,
      O => axi_wstrb_o(1)
    );
\axi_wstrb_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wstrb_reg_n_0_[2]\,
      O => axi_wstrb_o(2)
    );
\axi_wstrb_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => \ps_axi_wstrb_reg_n_0_[3]\,
      O => axi_wstrb_o(3)
    );
\axi_wstrb_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wstrb_o(0),
      Q => \axi_wstrb_o_reg_n_0_[0]\
    );
\axi_wstrb_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wstrb_o(1),
      Q => \axi_wstrb_o_reg_n_0_[1]\
    );
\axi_wstrb_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wstrb_o(2),
      Q => \axi_wstrb_o_reg_n_0_[2]\
    );
\axi_wstrb_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wstrb_o(3),
      Q => \axi_wstrb_o_reg_n_0_[3]\
    );
axi_wvalid_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \axi_fsm_reg__0\(1),
      I1 => \axi_fsm_reg__0\(0),
      I2 => ps_axi_request_rw_reg_n_0,
      O => axi_wvalid_o
    );
axi_wvalid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \axi_wdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => axi_wvalid_o,
      Q => axi_wvalid_o_reg_n_0
    );
is_enable_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => as_enable_o_i_2_n_0,
      I1 => is_enable_o_i_2_n_0,
      I2 => as_enable_o_i_4_n_0,
      I3 => sel0(19),
      O => is_enable_o0
    );
is_enable_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(18),
      I4 => sel0(17),
      I5 => as_enable_o_i_6_n_0,
      O => is_enable_o_i_2_n_0
    );
is_enable_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => is_enable_o0,
      Q => is_enable_o
    );
\ps_axi_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(10),
      I1 => as_enable_o,
      I2 => axi_rdata1(10),
      I3 => aa_enable_o,
      O => axi_rdata(10)
    );
\ps_axi_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(11),
      I1 => as_enable_o,
      I2 => axi_rdata1(11),
      I3 => aa_enable_o,
      O => axi_rdata(11)
    );
\ps_axi_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(12),
      I1 => as_enable_o,
      I2 => axi_rdata1(12),
      I3 => aa_enable_o,
      O => axi_rdata(12)
    );
\ps_axi_rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(13),
      I1 => as_enable_o,
      I2 => axi_rdata1(13),
      I3 => aa_enable_o,
      O => axi_rdata(13)
    );
\ps_axi_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(14),
      I1 => as_enable_o,
      I2 => axi_rdata1(14),
      I3 => aa_enable_o,
      O => axi_rdata(14)
    );
\ps_axi_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(15),
      I1 => as_enable_o,
      I2 => axi_rdata1(15),
      I3 => aa_enable_o,
      O => axi_rdata(15)
    );
\ps_axi_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(16),
      I1 => as_enable_o,
      I2 => axi_rdata1(16),
      I3 => aa_enable_o,
      O => axi_rdata(16)
    );
\ps_axi_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(17),
      I1 => as_enable_o,
      I2 => axi_rdata1(17),
      I3 => aa_enable_o,
      O => axi_rdata(17)
    );
\ps_axi_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(18),
      I1 => as_enable_o,
      I2 => axi_rdata1(18),
      I3 => aa_enable_o,
      O => axi_rdata(18)
    );
\ps_axi_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(19),
      I1 => as_enable_o,
      I2 => axi_rdata1(19),
      I3 => aa_enable_o,
      O => axi_rdata(19)
    );
\ps_axi_rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(20),
      I1 => as_enable_o,
      I2 => axi_rdata1(20),
      I3 => aa_enable_o,
      O => axi_rdata(20)
    );
\ps_axi_rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(21),
      I1 => as_enable_o,
      I2 => axi_rdata1(21),
      I3 => aa_enable_o,
      O => axi_rdata(21)
    );
\ps_axi_rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(22),
      I1 => as_enable_o,
      I2 => axi_rdata1(22),
      I3 => aa_enable_o,
      O => axi_rdata(22)
    );
\ps_axi_rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(23),
      I1 => as_enable_o,
      I2 => axi_rdata1(23),
      I3 => aa_enable_o,
      O => axi_rdata(23)
    );
\ps_axi_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(24),
      I1 => as_enable_o,
      I2 => axi_rdata1(24),
      I3 => aa_enable_o,
      O => axi_rdata(24)
    );
\ps_axi_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(25),
      I1 => as_enable_o,
      I2 => axi_rdata1(25),
      I3 => aa_enable_o,
      O => axi_rdata(25)
    );
\ps_axi_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(26),
      I1 => as_enable_o,
      I2 => axi_rdata1(26),
      I3 => aa_enable_o,
      O => axi_rdata(26)
    );
\ps_axi_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(27),
      I1 => as_enable_o,
      I2 => axi_rdata1(27),
      I3 => aa_enable_o,
      O => axi_rdata(27)
    );
\ps_axi_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(28),
      I1 => as_enable_o,
      I2 => axi_rdata1(28),
      I3 => aa_enable_o,
      O => axi_rdata(28)
    );
\ps_axi_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(29),
      I1 => as_enable_o,
      I2 => axi_rdata1(29),
      I3 => aa_enable_o,
      O => axi_rdata(29)
    );
\ps_axi_rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(2),
      I1 => as_enable_o,
      I2 => axi_rdata1(2),
      I3 => aa_enable_o,
      O => axi_rdata(2)
    );
\ps_axi_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(30),
      I1 => as_enable_o,
      I2 => axi_rdata1(30),
      I3 => aa_enable_o,
      O => axi_rdata(30)
    );
\ps_axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CA000"
    )
        port map (
      I0 => ps_axi_request_done018_out,
      I1 => \axi_rvalid__3\,
      I2 => \axi_fsm_reg__0\(1),
      I3 => \axi_fsm_reg__0\(0),
      I4 => \axi_fsm_reg__0\(2),
      O => ps_axi_rdata_2
    );
\ps_axi_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(31),
      I1 => as_enable_o,
      I2 => axi_rdata1(31),
      I3 => aa_enable_o,
      O => axi_rdata(31)
    );
\ps_axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => is_enable_o,
      I1 => as_enable_o,
      I2 => axi_arready0,
      I3 => aa_enable_o,
      I4 => axi_arready1,
      I5 => \axi_rvalid__3\,
      O => ps_axi_request_done018_out
    );
\ps_axi_rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(3),
      I1 => as_enable_o,
      I2 => axi_rdata1(3),
      I3 => aa_enable_o,
      O => axi_rdata(3)
    );
\ps_axi_rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(4),
      I1 => as_enable_o,
      I2 => axi_rdata1(4),
      I3 => aa_enable_o,
      O => axi_rdata(4)
    );
\ps_axi_rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(5),
      I1 => as_enable_o,
      I2 => axi_rdata1(5),
      I3 => aa_enable_o,
      O => axi_rdata(5)
    );
\ps_axi_rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(6),
      I1 => as_enable_o,
      I2 => axi_rdata1(6),
      I3 => aa_enable_o,
      O => axi_rdata(6)
    );
\ps_axi_rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(7),
      I1 => as_enable_o,
      I2 => axi_rdata1(7),
      I3 => aa_enable_o,
      O => axi_rdata(7)
    );
\ps_axi_rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(8),
      I1 => as_enable_o,
      I2 => axi_rdata1(8),
      I3 => aa_enable_o,
      O => axi_rdata(8)
    );
\ps_axi_rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => axi_rdata0(9),
      I1 => as_enable_o,
      I2 => axi_rdata1(9),
      I3 => aa_enable_o,
      O => axi_rdata(9)
    );
\ps_axi_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(0),
      Q => ps_axi_rdata(0)
    );
\ps_axi_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(10),
      Q => ps_axi_rdata(10)
    );
\ps_axi_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(11),
      Q => ps_axi_rdata(11)
    );
\ps_axi_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(12),
      Q => ps_axi_rdata(12)
    );
\ps_axi_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(13),
      Q => ps_axi_rdata(13)
    );
\ps_axi_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(14),
      Q => ps_axi_rdata(14)
    );
\ps_axi_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(15),
      Q => ps_axi_rdata(15)
    );
\ps_axi_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(16),
      Q => ps_axi_rdata(16)
    );
\ps_axi_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(17),
      Q => ps_axi_rdata(17)
    );
\ps_axi_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(18),
      Q => ps_axi_rdata(18)
    );
\ps_axi_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(19),
      Q => ps_axi_rdata(19)
    );
\ps_axi_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(1),
      Q => ps_axi_rdata(1)
    );
\ps_axi_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(20),
      Q => ps_axi_rdata(20)
    );
\ps_axi_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(21),
      Q => ps_axi_rdata(21)
    );
\ps_axi_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(22),
      Q => ps_axi_rdata(22)
    );
\ps_axi_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(23),
      Q => ps_axi_rdata(23)
    );
\ps_axi_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(24),
      Q => ps_axi_rdata(24)
    );
\ps_axi_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(25),
      Q => ps_axi_rdata(25)
    );
\ps_axi_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(26),
      Q => ps_axi_rdata(26)
    );
\ps_axi_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(27),
      Q => ps_axi_rdata(27)
    );
\ps_axi_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(28),
      Q => ps_axi_rdata(28)
    );
\ps_axi_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(29),
      Q => ps_axi_rdata(29)
    );
\ps_axi_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(2),
      Q => ps_axi_rdata(2)
    );
\ps_axi_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(30),
      Q => ps_axi_rdata(30)
    );
\ps_axi_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(31),
      Q => ps_axi_rdata(31)
    );
\ps_axi_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(3),
      Q => ps_axi_rdata(3)
    );
\ps_axi_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(4),
      Q => ps_axi_rdata(4)
    );
\ps_axi_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(5),
      Q => ps_axi_rdata(5)
    );
\ps_axi_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(6),
      Q => ps_axi_rdata(6)
    );
\ps_axi_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(7),
      Q => ps_axi_rdata(7)
    );
\ps_axi_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(8),
      Q => ps_axi_rdata(8)
    );
\ps_axi_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => ps_axi_rdata_2,
      CLR => PL_IS_n_0,
      D => axi_rdata(9),
      Q => ps_axi_rdata(9)
    );
\ps_axi_request_add[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_araddr(0),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(0)
    );
\ps_axi_request_add[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(10),
      I1 => s_axi_araddr(10),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(10)
    );
\ps_axi_request_add[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(11),
      I1 => s_axi_araddr(11),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(11)
    );
\ps_axi_request_add[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(12),
      I1 => s_axi_araddr(12),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(12)
    );
\ps_axi_request_add[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(13),
      I1 => s_axi_araddr(13),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(13)
    );
\ps_axi_request_add[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(14),
      I1 => s_axi_araddr(14),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(14)
    );
\ps_axi_request_add[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(15),
      I1 => s_axi_araddr(15),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(15)
    );
\ps_axi_request_add[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(16),
      I1 => s_axi_araddr(16),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(16)
    );
\ps_axi_request_add[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(17),
      I1 => s_axi_araddr(17),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(17)
    );
\ps_axi_request_add[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(18),
      I1 => s_axi_araddr(18),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(18)
    );
\ps_axi_request_add[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(19),
      I1 => s_axi_araddr(19),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(19)
    );
\ps_axi_request_add[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_araddr(1),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(1)
    );
\ps_axi_request_add[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(20),
      I1 => s_axi_araddr(20),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(20)
    );
\ps_axi_request_add[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(21),
      I1 => s_axi_araddr(21),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(21)
    );
\ps_axi_request_add[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(22),
      I1 => s_axi_araddr(22),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(22)
    );
\ps_axi_request_add[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(23),
      I1 => s_axi_araddr(23),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(23)
    );
\ps_axi_request_add[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(24),
      I1 => s_axi_araddr(24),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(24)
    );
\ps_axi_request_add[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(25),
      I1 => s_axi_araddr(25),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(25)
    );
\ps_axi_request_add[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(26),
      I1 => s_axi_araddr(26),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(26)
    );
\ps_axi_request_add[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(27),
      I1 => s_axi_araddr(27),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(27)
    );
\ps_axi_request_add[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(28),
      I1 => s_axi_araddr(28),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(28)
    );
\ps_axi_request_add[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(29),
      I1 => s_axi_araddr(29),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(29)
    );
\ps_axi_request_add[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_araddr(2),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(2)
    );
\ps_axi_request_add[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(30),
      I1 => s_axi_araddr(30),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(30)
    );
\ps_axi_request_add[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_fsm_reg(1),
      I2 => ps_axi_fsm_reg(2),
      I3 => s_axi_rready,
      I4 => ps_axi_request_done_reg_n_0,
      I5 => \ps_axi_request_add[31]_i_3_n_0\,
      O => \ps_axi_request_add[31]_i_1_n_0\
    );
\ps_axi_request_add[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(31),
      I1 => s_axi_araddr(31),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(31)
    );
\ps_axi_request_add[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0000000EE"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => ps_axi_request_done_reg_n_0,
      I3 => ps_axi_fsm_reg(0),
      I4 => ps_axi_fsm_reg(2),
      I5 => ps_axi_fsm_reg(1),
      O => \ps_axi_request_add[31]_i_3_n_0\
    );
\ps_axi_request_add[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_araddr(3),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(3)
    );
\ps_axi_request_add[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_araddr(4),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(4)
    );
\ps_axi_request_add[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => s_axi_araddr(5),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(5)
    );
\ps_axi_request_add[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => s_axi_araddr(6),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(6)
    );
\ps_axi_request_add[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_araddr(7),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(7)
    );
\ps_axi_request_add[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(8),
      I1 => s_axi_araddr(8),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(8)
    );
\ps_axi_request_add[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => s_axi_araddr(9),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => s_axi_awvalid,
      O => ps_axi_request_add(9)
    );
\ps_axi_request_add_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(0),
      Q => \ps_axi_request_add_reg_n_0_[0]\
    );
\ps_axi_request_add_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(10),
      Q => \ps_axi_request_add_reg_n_0_[10]\
    );
\ps_axi_request_add_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(11),
      Q => \ps_axi_request_add_reg_n_0_[11]\
    );
\ps_axi_request_add_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(12),
      Q => sel0(0)
    );
\ps_axi_request_add_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(13),
      Q => sel0(1)
    );
\ps_axi_request_add_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(14),
      Q => sel0(2)
    );
\ps_axi_request_add_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(15),
      Q => sel0(3)
    );
\ps_axi_request_add_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(16),
      Q => sel0(4)
    );
\ps_axi_request_add_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(17),
      Q => sel0(5)
    );
\ps_axi_request_add_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(18),
      Q => sel0(6)
    );
\ps_axi_request_add_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(19),
      Q => sel0(7)
    );
\ps_axi_request_add_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(1),
      Q => \ps_axi_request_add_reg_n_0_[1]\
    );
\ps_axi_request_add_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(20),
      Q => sel0(8)
    );
\ps_axi_request_add_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(21),
      Q => sel0(9)
    );
\ps_axi_request_add_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(22),
      Q => sel0(10)
    );
\ps_axi_request_add_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(23),
      Q => sel0(11)
    );
\ps_axi_request_add_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(24),
      Q => sel0(12)
    );
\ps_axi_request_add_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(25),
      Q => sel0(13)
    );
\ps_axi_request_add_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(26),
      Q => sel0(14)
    );
\ps_axi_request_add_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(27),
      Q => sel0(15)
    );
\ps_axi_request_add_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(28),
      Q => sel0(16)
    );
\ps_axi_request_add_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(29),
      Q => sel0(17)
    );
\ps_axi_request_add_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(2),
      Q => \ps_axi_request_add_reg_n_0_[2]\
    );
\ps_axi_request_add_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(30),
      Q => sel0(18)
    );
\ps_axi_request_add_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(31),
      Q => sel0(19)
    );
\ps_axi_request_add_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(3),
      Q => \ps_axi_request_add_reg_n_0_[3]\
    );
\ps_axi_request_add_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(4),
      Q => \ps_axi_request_add_reg_n_0_[4]\
    );
\ps_axi_request_add_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(5),
      Q => \ps_axi_request_add_reg_n_0_[5]\
    );
\ps_axi_request_add_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(6),
      Q => \ps_axi_request_add_reg_n_0_[6]\
    );
\ps_axi_request_add_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(7),
      Q => \ps_axi_request_add_reg_n_0_[7]\
    );
\ps_axi_request_add_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(8),
      Q => \ps_axi_request_add_reg_n_0_[8]\
    );
\ps_axi_request_add_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_request_add[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_request_add(9),
      Q => \ps_axi_request_add_reg_n_0_[9]\
    );
ps_axi_request_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFFFEEEEECCC"
    )
        port map (
      I0 => \axi_wdata_o[31]_i_3_n_0\,
      I1 => ps_axi_request_done_i_2_n_0,
      I2 => ps_axi_request_done_i_3_n_0,
      I3 => \axi_wready__3\,
      I4 => ps_axi_request_done_i_5_n_0,
      I5 => ps_axi_request_done_reg_n_0,
      O => ps_axi_request_done_i_1_n_0
    );
ps_axi_request_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => ps_axi_request_done018_out,
      I1 => \axi_fsm_reg__0\(1),
      I2 => \axi_fsm_reg__0\(0),
      I3 => \axi_fsm_reg__0\(2),
      I4 => \axi_rvalid__3\,
      O => ps_axi_request_done_i_2_n_0
    );
ps_axi_request_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_fsm_reg__0\(0),
      I1 => \axi_fsm_reg__0\(2),
      O => ps_axi_request_done_i_3_n_0
    );
ps_axi_request_done_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => aa_enable_o,
      I1 => axi_wready1,
      I2 => as_enable_o,
      I3 => axi_wready0,
      I4 => ps_axi_request_done_i_6_n_0,
      O => \axi_wready__3\
    );
ps_axi_request_done_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000080F"
    )
        port map (
      I0 => \axi_wready__3\,
      I1 => \axi_awready__3\,
      I2 => \axi_fsm_reg__0\(2),
      I3 => \axi_fsm_reg__0\(0),
      I4 => \axi_fsm_reg__0\(1),
      O => ps_axi_request_done_i_5_n_0
    );
ps_axi_request_done_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => is_enable_o,
      I1 => axi_wvalid_o_reg_n_0,
      I2 => axi_awvalid_o_reg_n_0,
      O => ps_axi_request_done_i_6_n_0
    );
ps_axi_request_done_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => ps_axi_request_done_i_1_n_0,
      Q => ps_axi_request_done_reg_n_0
    );
ps_axi_request_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFFFAAEA0000"
    )
        port map (
      I0 => ps_axi_request_i_2_n_0,
      I1 => ps_axi_request_i_3_n_0,
      I2 => s_axi_arvalid,
      I3 => ps_axi_fsm_reg(2),
      I4 => ps_axi_request_i_4_n_0,
      I5 => ps_axi_request_reg_n_0,
      O => ps_axi_request_i_1_n_0
    );
ps_axi_request_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => s_axi_wvalid,
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      O => ps_axi_request_i_2_n_0
    );
ps_axi_request_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ps_axi_fsm_reg(1),
      I1 => ps_axi_fsm_reg(0),
      O => ps_axi_request_i_3_n_0
    );
ps_axi_request_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0800"
    )
        port map (
      I0 => ps_axi_request_done_reg_n_0,
      I1 => ps_axi_fsm_reg(2),
      I2 => ps_axi_fsm_reg(0),
      I3 => s_axi_rready,
      I4 => ps_axi_request_i_2_n_0,
      I5 => ps_axi_request_i_5_n_0,
      O => ps_axi_request_i_4_n_0
    );
ps_axi_request_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000080B0808"
    )
        port map (
      I0 => ps_axi_request_done_reg_n_0,
      I1 => ps_axi_fsm_reg(1),
      I2 => ps_axi_fsm_reg(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_arvalid,
      I5 => ps_axi_fsm_reg(2),
      O => ps_axi_request_i_5_n_0
    );
ps_axi_request_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => ps_axi_request_i_1_n_0,
      Q => ps_axi_request_reg_n_0
    );
ps_axi_request_rw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000044"
    )
        port map (
      I0 => ps_axi_fsm_reg(2),
      I1 => s_axi_awvalid,
      I2 => s_axi_arvalid,
      I3 => ps_axi_fsm_reg(0),
      I4 => ps_axi_fsm_reg(1),
      I5 => ps_axi_request_rw_reg_n_0,
      O => ps_axi_request_rw_i_1_n_0
    );
ps_axi_request_rw_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => ps_axi_request_rw_i_1_n_0,
      Q => ps_axi_request_rw_reg_n_0
    );
\ps_axi_wdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(0)
    );
\ps_axi_wdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(10)
    );
\ps_axi_wdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(11)
    );
\ps_axi_wdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(12)
    );
\ps_axi_wdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(13)
    );
\ps_axi_wdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(14)
    );
\ps_axi_wdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(15)
    );
\ps_axi_wdata[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(16)
    );
\ps_axi_wdata[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(17)
    );
\ps_axi_wdata[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(18)
    );
\ps_axi_wdata[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(19)
    );
\ps_axi_wdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(1)
    );
\ps_axi_wdata[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(20)
    );
\ps_axi_wdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(21)
    );
\ps_axi_wdata[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(22)
    );
\ps_axi_wdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(23)
    );
\ps_axi_wdata[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(24)
    );
\ps_axi_wdata[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(25)
    );
\ps_axi_wdata[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(26)
    );
\ps_axi_wdata[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(27)
    );
\ps_axi_wdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(28)
    );
\ps_axi_wdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(29)
    );
\ps_axi_wdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(2)
    );
\ps_axi_wdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(30)
    );
\ps_axi_wdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => ps_axi_request_done_reg_n_0,
      I2 => ps_axi_fsm_reg(0),
      I3 => ps_axi_fsm_reg(2),
      I4 => ps_axi_fsm_reg(1),
      O => \ps_axi_wdata[31]_i_1_n_0\
    );
\ps_axi_wdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(31)
    );
\ps_axi_wdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(3)
    );
\ps_axi_wdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(4)
    );
\ps_axi_wdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(5)
    );
\ps_axi_wdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(6)
    );
\ps_axi_wdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(7)
    );
\ps_axi_wdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(8)
    );
\ps_axi_wdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wdata(9)
    );
\ps_axi_wdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(0),
      Q => \ps_axi_wdata_reg_n_0_[0]\
    );
\ps_axi_wdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(10),
      Q => \ps_axi_wdata_reg_n_0_[10]\
    );
\ps_axi_wdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(11),
      Q => \ps_axi_wdata_reg_n_0_[11]\
    );
\ps_axi_wdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(12),
      Q => \ps_axi_wdata_reg_n_0_[12]\
    );
\ps_axi_wdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(13),
      Q => \ps_axi_wdata_reg_n_0_[13]\
    );
\ps_axi_wdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(14),
      Q => \ps_axi_wdata_reg_n_0_[14]\
    );
\ps_axi_wdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(15),
      Q => \ps_axi_wdata_reg_n_0_[15]\
    );
\ps_axi_wdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(16),
      Q => \ps_axi_wdata_reg_n_0_[16]\
    );
\ps_axi_wdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(17),
      Q => \ps_axi_wdata_reg_n_0_[17]\
    );
\ps_axi_wdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(18),
      Q => \ps_axi_wdata_reg_n_0_[18]\
    );
\ps_axi_wdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(19),
      Q => \ps_axi_wdata_reg_n_0_[19]\
    );
\ps_axi_wdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(1),
      Q => \ps_axi_wdata_reg_n_0_[1]\
    );
\ps_axi_wdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(20),
      Q => \ps_axi_wdata_reg_n_0_[20]\
    );
\ps_axi_wdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(21),
      Q => \ps_axi_wdata_reg_n_0_[21]\
    );
\ps_axi_wdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(22),
      Q => \ps_axi_wdata_reg_n_0_[22]\
    );
\ps_axi_wdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(23),
      Q => \ps_axi_wdata_reg_n_0_[23]\
    );
\ps_axi_wdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(24),
      Q => \ps_axi_wdata_reg_n_0_[24]\
    );
\ps_axi_wdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(25),
      Q => \ps_axi_wdata_reg_n_0_[25]\
    );
\ps_axi_wdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(26),
      Q => \ps_axi_wdata_reg_n_0_[26]\
    );
\ps_axi_wdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(27),
      Q => \ps_axi_wdata_reg_n_0_[27]\
    );
\ps_axi_wdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(28),
      Q => \ps_axi_wdata_reg_n_0_[28]\
    );
\ps_axi_wdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(29),
      Q => \ps_axi_wdata_reg_n_0_[29]\
    );
\ps_axi_wdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(2),
      Q => \ps_axi_wdata_reg_n_0_[2]\
    );
\ps_axi_wdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(30),
      Q => \ps_axi_wdata_reg_n_0_[30]\
    );
\ps_axi_wdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(31),
      Q => \ps_axi_wdata_reg_n_0_[31]\
    );
\ps_axi_wdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(3),
      Q => \ps_axi_wdata_reg_n_0_[3]\
    );
\ps_axi_wdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(4),
      Q => \ps_axi_wdata_reg_n_0_[4]\
    );
\ps_axi_wdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(5),
      Q => \ps_axi_wdata_reg_n_0_[5]\
    );
\ps_axi_wdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(6),
      Q => \ps_axi_wdata_reg_n_0_[6]\
    );
\ps_axi_wdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(7),
      Q => \ps_axi_wdata_reg_n_0_[7]\
    );
\ps_axi_wdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(8),
      Q => \ps_axi_wdata_reg_n_0_[8]\
    );
\ps_axi_wdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wdata(9),
      Q => \ps_axi_wdata_reg_n_0_[9]\
    );
\ps_axi_wstrb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wstrb(0),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wstrb(0)
    );
\ps_axi_wstrb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wstrb(1),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wstrb(1)
    );
\ps_axi_wstrb[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wstrb(2),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wstrb(2)
    );
\ps_axi_wstrb[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wstrb(3),
      I1 => ps_axi_fsm_reg(1),
      O => ps_axi_wstrb(3)
    );
\ps_axi_wstrb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wstrb(0),
      Q => \ps_axi_wstrb_reg_n_0_[0]\
    );
\ps_axi_wstrb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wstrb(1),
      Q => \ps_axi_wstrb_reg_n_0_[1]\
    );
\ps_axi_wstrb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wstrb(2),
      Q => \ps_axi_wstrb_reg_n_0_[2]\
    );
\ps_axi_wstrb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \ps_axi_wdata[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => ps_axi_wstrb(3),
      Q => \ps_axi_wstrb_reg_n_0_[3]\
    );
s_axi_arready_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0F00000002"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(1),
      I4 => ps_axi_fsm_reg(0),
      I5 => \^s_axi_arready\,
      O => s_axi_arready_o_i_1_n_0
    );
s_axi_arready_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => s_axi_arready_o_i_1_n_0,
      Q => \^s_axi_arready\
    );
s_axi_awready_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF50004"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => s_axi_awvalid,
      I2 => ps_axi_fsm_reg(1),
      I3 => ps_axi_fsm_reg(2),
      I4 => \^s_axi_awready\,
      O => s_axi_awready_o_i_1_n_0
    );
s_axi_awready_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => s_axi_awready_o_i_1_n_0,
      Q => \^s_axi_awready\
    );
s_axi_bvalid_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFFFF000C0000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => ps_axi_request_done_reg_n_0,
      I2 => ps_axi_fsm_reg(0),
      I3 => ps_axi_fsm_reg(2),
      I4 => ps_axi_fsm_reg(1),
      I5 => \^s_axi_bvalid\,
      O => s_axi_bvalid_o_i_1_n_0
    );
s_axi_bvalid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => s_axi_bvalid_o_i_1_n_0,
      Q => \^s_axi_bvalid\
    );
\s_axi_rdata_o[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(0),
      O => s_axi_rdata_o0_in(0)
    );
\s_axi_rdata_o[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(10),
      O => s_axi_rdata_o0_in(10)
    );
\s_axi_rdata_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(11),
      O => s_axi_rdata_o0_in(11)
    );
\s_axi_rdata_o[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(12),
      O => s_axi_rdata_o0_in(12)
    );
\s_axi_rdata_o[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(13),
      O => s_axi_rdata_o0_in(13)
    );
\s_axi_rdata_o[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(14),
      O => s_axi_rdata_o0_in(14)
    );
\s_axi_rdata_o[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(15),
      O => s_axi_rdata_o0_in(15)
    );
\s_axi_rdata_o[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(16),
      O => s_axi_rdata_o0_in(16)
    );
\s_axi_rdata_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(17),
      O => s_axi_rdata_o0_in(17)
    );
\s_axi_rdata_o[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(18),
      O => s_axi_rdata_o0_in(18)
    );
\s_axi_rdata_o[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(19),
      O => s_axi_rdata_o0_in(19)
    );
\s_axi_rdata_o[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(1),
      O => s_axi_rdata_o0_in(1)
    );
\s_axi_rdata_o[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(20),
      O => s_axi_rdata_o0_in(20)
    );
\s_axi_rdata_o[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(21),
      O => s_axi_rdata_o0_in(21)
    );
\s_axi_rdata_o[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(22),
      O => s_axi_rdata_o0_in(22)
    );
\s_axi_rdata_o[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(23),
      O => s_axi_rdata_o0_in(23)
    );
\s_axi_rdata_o[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(24),
      O => s_axi_rdata_o0_in(24)
    );
\s_axi_rdata_o[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(25),
      O => s_axi_rdata_o0_in(25)
    );
\s_axi_rdata_o[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(26),
      O => s_axi_rdata_o0_in(26)
    );
\s_axi_rdata_o[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(27),
      O => s_axi_rdata_o0_in(27)
    );
\s_axi_rdata_o[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(28),
      O => s_axi_rdata_o0_in(28)
    );
\s_axi_rdata_o[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(29),
      O => s_axi_rdata_o0_in(29)
    );
\s_axi_rdata_o[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(2),
      O => s_axi_rdata_o0_in(2)
    );
\s_axi_rdata_o[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(30),
      O => s_axi_rdata_o0_in(30)
    );
\s_axi_rdata_o[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => ps_axi_fsm_reg(1),
      I1 => ps_axi_fsm_reg(2),
      I2 => ps_axi_fsm_reg(0),
      I3 => s_axi_rready,
      I4 => ps_axi_request_done_reg_n_0,
      O => \s_axi_rdata_o[31]_i_1_n_0\
    );
\s_axi_rdata_o[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(31),
      O => s_axi_rdata_o0_in(31)
    );
\s_axi_rdata_o[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(3),
      O => s_axi_rdata_o0_in(3)
    );
\s_axi_rdata_o[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(4),
      O => s_axi_rdata_o0_in(4)
    );
\s_axi_rdata_o[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(5),
      O => s_axi_rdata_o0_in(5)
    );
\s_axi_rdata_o[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(6),
      O => s_axi_rdata_o0_in(6)
    );
\s_axi_rdata_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(7),
      O => s_axi_rdata_o0_in(7)
    );
\s_axi_rdata_o[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(8),
      O => s_axi_rdata_o0_in(8)
    );
\s_axi_rdata_o[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ps_axi_fsm_reg(0),
      I1 => ps_axi_rdata(9),
      O => s_axi_rdata_o0_in(9)
    );
\s_axi_rdata_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(0),
      Q => s_axi_rdata(0)
    );
\s_axi_rdata_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(10),
      Q => s_axi_rdata(10)
    );
\s_axi_rdata_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(11),
      Q => s_axi_rdata(11)
    );
\s_axi_rdata_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(12),
      Q => s_axi_rdata(12)
    );
\s_axi_rdata_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(13),
      Q => s_axi_rdata(13)
    );
\s_axi_rdata_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(14),
      Q => s_axi_rdata(14)
    );
\s_axi_rdata_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(15),
      Q => s_axi_rdata(15)
    );
\s_axi_rdata_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(16),
      Q => s_axi_rdata(16)
    );
\s_axi_rdata_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(17),
      Q => s_axi_rdata(17)
    );
\s_axi_rdata_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(18),
      Q => s_axi_rdata(18)
    );
\s_axi_rdata_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(19),
      Q => s_axi_rdata(19)
    );
\s_axi_rdata_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(1),
      Q => s_axi_rdata(1)
    );
\s_axi_rdata_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(20),
      Q => s_axi_rdata(20)
    );
\s_axi_rdata_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(21),
      Q => s_axi_rdata(21)
    );
\s_axi_rdata_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(22),
      Q => s_axi_rdata(22)
    );
\s_axi_rdata_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(23),
      Q => s_axi_rdata(23)
    );
\s_axi_rdata_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(24),
      Q => s_axi_rdata(24)
    );
\s_axi_rdata_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(25),
      Q => s_axi_rdata(25)
    );
\s_axi_rdata_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(26),
      Q => s_axi_rdata(26)
    );
\s_axi_rdata_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(27),
      Q => s_axi_rdata(27)
    );
\s_axi_rdata_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(28),
      Q => s_axi_rdata(28)
    );
\s_axi_rdata_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(29),
      Q => s_axi_rdata(29)
    );
\s_axi_rdata_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(2),
      Q => s_axi_rdata(2)
    );
\s_axi_rdata_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(30),
      Q => s_axi_rdata(30)
    );
\s_axi_rdata_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(31),
      Q => s_axi_rdata(31)
    );
\s_axi_rdata_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(3),
      Q => s_axi_rdata(3)
    );
\s_axi_rdata_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(4),
      Q => s_axi_rdata(4)
    );
\s_axi_rdata_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(5),
      Q => s_axi_rdata(5)
    );
\s_axi_rdata_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(6),
      Q => s_axi_rdata(6)
    );
\s_axi_rdata_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(7),
      Q => s_axi_rdata(7)
    );
\s_axi_rdata_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(8),
      Q => s_axi_rdata(8)
    );
\s_axi_rdata_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rdata_o0_in(9),
      Q => s_axi_rdata(9)
    );
s_axi_rvalid_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ps_axi_request_done_reg_n_0,
      I1 => s_axi_rready,
      I2 => ps_axi_fsm_reg(0),
      O => s_axi_rvalid_o
    );
s_axi_rvalid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => \s_axi_rdata_o[31]_i_1_n_0\,
      CLR => PL_IS_n_0,
      D => s_axi_rvalid_o,
      Q => s_axi_rvalid
    );
s_axi_wready_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF30200"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => ps_axi_fsm_reg(1),
      I2 => ps_axi_fsm_reg(2),
      I3 => ps_axi_fsm_reg(0),
      I4 => \^s_axi_wready\,
      O => s_axi_wready_o_i_1_n_0
    );
s_axi_wready_o_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => '1',
      CLR => PL_IS_n_0,
      D => s_axi_wready_o_i_1_n_0,
      Q => \^s_axi_wready\
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF10DF00"
    )
        port map (
      I0 => outbuf_c_full_n,
      I1 => ap_sync_reg_entry_proc_U0_ap_ready,
      I2 => ap_start,
      I3 => start_once_reg,
      I4 => start_for_streamtoparallelwithburst_U0_full_n,
      O => start_once_reg_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_ps_axil_0_0 is
  port (
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    aa_mb_irq : out STD_LOGIC;
    is_ioclk : in STD_LOGIC;
    caravel_mprj_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    caravel_mprj_in : in STD_LOGIC_VECTOR ( 37 downto 0 );
    ladma_mm_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ladma_mm_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_mm_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_mm_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ladma_mm_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_mm_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ladma_mm_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_mm_arready : in STD_LOGIC;
    ladma_mm_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_mm_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ladma_mm_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_arvalid : out STD_LOGIC;
    ladma_mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ladma_mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_mm_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ladma_mm_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ladma_mm_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_mm_awready : in STD_LOGIC;
    ladma_mm_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ladma_mm_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_awvalid : out STD_LOGIC;
    ladma_mm_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_bready : out STD_LOGIC;
    ladma_mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_mm_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_bvalid : in STD_LOGIC;
    ladma_mm_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_mm_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_rlast : in STD_LOGIC;
    ladma_mm_rready : out STD_LOGIC;
    ladma_mm_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_mm_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_rvalid : in STD_LOGIC;
    ladma_mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_mm_wlast : out STD_LOGIC;
    ladma_mm_wready : in STD_LOGIC;
    ladma_mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_mm_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    ladma_mm_wvalid : out STD_LOGIC;
    ladma_s_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_s_arready : out STD_LOGIC;
    ladma_s_arvalid : in STD_LOGIC;
    ladma_s_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_s_awready : out STD_LOGIC;
    ladma_s_awvalid : in STD_LOGIC;
    ladma_s_bready : in STD_LOGIC;
    ladma_s_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_s_bvalid : out STD_LOGIC;
    ladma_s_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_s_rready : in STD_LOGIC;
    ladma_s_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ladma_s_rvalid : out STD_LOGIC;
    ladma_s_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ladma_s_wready : out STD_LOGIC;
    ladma_s_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ladma_s_wvalid : in STD_LOGIC;
    ladma_interrupt : out STD_LOGIC;
    updma_si_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    updma_si_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    updma_si_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    updma_si_tlast : in STD_LOGIC;
    updma_si_tvalid : in STD_LOGIC;
    updma_si_tuser : in STD_LOGIC_VECTOR ( 6 downto 0 );
    updma_si_tready : out STD_LOGIC;
    updma_so_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    updma_so_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    updma_so_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    updma_so_tlast : out STD_LOGIC;
    updma_so_tvalid : out STD_LOGIC;
    updma_so_tuser : out STD_LOGIC_VECTOR ( 6 downto 0 );
    updma_so_tready : in STD_LOGIC;
    qspi_io0_i : in STD_LOGIC;
    qspi_io1_o : out STD_LOGIC;
    qspi_sck_i : in STD_LOGIC;
    qspi_ss_i : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk_m : in STD_LOGIC;
    axi_reset_m_n : in STD_LOGIC;
    axi_clk_usdi : in STD_LOGIC;
    axi_reset_usdi_n : in STD_LOGIC;
    axi_clk_udso : in STD_LOGIC;
    axi_reset_udso_n : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axis_rst_n : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_ps_axil_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_ps_axil_0_0 : entity is "design_1_ps_axil_0_0,ps_axil,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_ps_axil_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_ps_axil_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_ps_axil_0_0 : entity is "ps_axil,Vivado 2022.1";
end design_1_ps_axil_0_0;

architecture STRUCTURE of design_1_ps_axil_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^caravel_mprj_in\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^caravel_mprj_out\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^is_ioclk\ : STD_LOGIC;
  signal \^ladma_mm_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^ladma_mm_awlen\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^qspi_io0_i\ : STD_LOGIC;
  signal \^qspi_sck_i\ : STD_LOGIC;
  signal \^qspi_ss_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aa_mb_irq : signal is "xilinx.com:signal:interrupt:1.0 aa_mb_irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aa_mb_irq : signal is "XIL_INTERFACENAME aa_mb_irq, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of axi_clk : signal is "xilinx.com:signal:clock:1.0 axi_clk CLK";
  attribute X_INTERFACE_PARAMETER of axi_clk : signal is "XIL_INTERFACENAME axi_clk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET axi_reset_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_clk_m : signal is "xilinx.com:signal:clock:1.0 axi_clk_m CLK";
  attribute X_INTERFACE_PARAMETER of axi_clk_m : signal is "XIL_INTERFACENAME axi_clk_m, ASSOCIATED_BUSIF ladma_mm, ASSOCIATED_RESET axi_reset_m_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_clk_udso : signal is "xilinx.com:signal:clock:1.0 axi_clk_udso CLK";
  attribute X_INTERFACE_PARAMETER of axi_clk_udso : signal is "XIL_INTERFACENAME axi_clk_udso, ASSOCIATED_BUSIF updma_so, ASSOCIATED_RESET axis_rst_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_clk_usdi : signal is "xilinx.com:signal:clock:1.0 axi_clk_udsi CLK";
  attribute X_INTERFACE_PARAMETER of axi_clk_usdi : signal is "XIL_INTERFACENAME axi_clk_udsi, ASSOCIATED_BUSIF updma_si, ASSOCIATED_RESET axis_rst_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axis_clk : signal is "xilinx.com:signal:clock:1.0 axis_clk CLK";
  attribute X_INTERFACE_PARAMETER of axis_clk : signal is "XIL_INTERFACENAME axis_clk, ASSOCIATED_BUSIF ladma_s, ASSOCIATED_RESET axis_rst_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axis_rst_n : signal is "xilinx.com:signal:reset:1.0 axis_rst_n RST";
  attribute X_INTERFACE_PARAMETER of axis_rst_n : signal is "XIL_INTERFACENAME axis_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ladma_interrupt : signal is "xilinx.com:signal:interrupt:1.0 ladma_interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of ladma_interrupt : signal is "XIL_INTERFACENAME ladma_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of ladma_mm_arready : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARREADY";
  attribute X_INTERFACE_INFO of ladma_mm_arvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARVALID";
  attribute X_INTERFACE_INFO of ladma_mm_awready : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWREADY";
  attribute X_INTERFACE_INFO of ladma_mm_awvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWVALID";
  attribute X_INTERFACE_INFO of ladma_mm_bready : signal is "xilinx.com:interface:aximm:1.0 ladma_mm BREADY";
  attribute X_INTERFACE_INFO of ladma_mm_bvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm BVALID";
  attribute X_INTERFACE_INFO of ladma_mm_rlast : signal is "xilinx.com:interface:aximm:1.0 ladma_mm RLAST";
  attribute X_INTERFACE_INFO of ladma_mm_rready : signal is "xilinx.com:interface:aximm:1.0 ladma_mm RREADY";
  attribute X_INTERFACE_INFO of ladma_mm_rvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm RVALID";
  attribute X_INTERFACE_INFO of ladma_mm_wlast : signal is "xilinx.com:interface:aximm:1.0 ladma_mm WLAST";
  attribute X_INTERFACE_INFO of ladma_mm_wready : signal is "xilinx.com:interface:aximm:1.0 ladma_mm WREADY";
  attribute X_INTERFACE_INFO of ladma_mm_wvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm WVALID";
  attribute X_INTERFACE_PARAMETER of ladma_mm_wvalid : signal is "XIL_INTERFACENAME ladma_mm, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 5000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ladma_s_arready : signal is "xilinx.com:interface:aximm:1.0 ladma_s ARREADY";
  attribute X_INTERFACE_INFO of ladma_s_arvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_s ARVALID";
  attribute X_INTERFACE_INFO of ladma_s_awready : signal is "xilinx.com:interface:aximm:1.0 ladma_s AWREADY";
  attribute X_INTERFACE_INFO of ladma_s_awvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_s AWVALID";
  attribute X_INTERFACE_INFO of ladma_s_bready : signal is "xilinx.com:interface:aximm:1.0 ladma_s BREADY";
  attribute X_INTERFACE_INFO of ladma_s_bvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_s BVALID";
  attribute X_INTERFACE_INFO of ladma_s_rready : signal is "xilinx.com:interface:aximm:1.0 ladma_s RREADY";
  attribute X_INTERFACE_INFO of ladma_s_rvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_s RVALID";
  attribute X_INTERFACE_INFO of ladma_s_wready : signal is "xilinx.com:interface:aximm:1.0 ladma_s WREADY";
  attribute X_INTERFACE_INFO of ladma_s_wvalid : signal is "xilinx.com:interface:aximm:1.0 ladma_s WVALID";
  attribute X_INTERFACE_PARAMETER of ladma_s_wvalid : signal is "XIL_INTERFACENAME ladma_s, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_PARAMETER of s_axi_wvalid : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of updma_si_tlast : signal is "xilinx.com:interface:axis:1.0 updma_si TLAST";
  attribute X_INTERFACE_INFO of updma_si_tready : signal is "xilinx.com:interface:axis:1.0 updma_si TREADY";
  attribute X_INTERFACE_PARAMETER of updma_si_tready : signal is "XIL_INTERFACENAME updma_si, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 7, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 5000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of updma_si_tvalid : signal is "xilinx.com:interface:axis:1.0 updma_si TVALID";
  attribute X_INTERFACE_INFO of updma_so_tlast : signal is "xilinx.com:interface:axis:1.0 updma_so TLAST";
  attribute X_INTERFACE_INFO of updma_so_tready : signal is "xilinx.com:interface:axis:1.0 updma_so TREADY";
  attribute X_INTERFACE_PARAMETER of updma_so_tready : signal is "XIL_INTERFACENAME updma_so, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 7, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 5000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of updma_so_tvalid : signal is "xilinx.com:interface:axis:1.0 updma_so TVALID";
  attribute X_INTERFACE_INFO of ladma_mm_araddr : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARADDR";
  attribute X_INTERFACE_INFO of ladma_mm_arburst : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARBURST";
  attribute X_INTERFACE_INFO of ladma_mm_arcache : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARCACHE";
  attribute X_INTERFACE_INFO of ladma_mm_arid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARID";
  attribute X_INTERFACE_INFO of ladma_mm_arlen : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARLEN";
  attribute X_INTERFACE_INFO of ladma_mm_arlock : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARLOCK";
  attribute X_INTERFACE_INFO of ladma_mm_arprot : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARPROT";
  attribute X_INTERFACE_INFO of ladma_mm_arqos : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARQOS";
  attribute X_INTERFACE_INFO of ladma_mm_arregion : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARREGION";
  attribute X_INTERFACE_INFO of ladma_mm_arsize : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARSIZE";
  attribute X_INTERFACE_INFO of ladma_mm_aruser : signal is "xilinx.com:interface:aximm:1.0 ladma_mm ARUSER";
  attribute X_INTERFACE_INFO of ladma_mm_awaddr : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWADDR";
  attribute X_INTERFACE_INFO of ladma_mm_awburst : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWBURST";
  attribute X_INTERFACE_INFO of ladma_mm_awcache : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWCACHE";
  attribute X_INTERFACE_INFO of ladma_mm_awid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWID";
  attribute X_INTERFACE_INFO of ladma_mm_awlen : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWLEN";
  attribute X_INTERFACE_INFO of ladma_mm_awlock : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWLOCK";
  attribute X_INTERFACE_INFO of ladma_mm_awprot : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWPROT";
  attribute X_INTERFACE_INFO of ladma_mm_awqos : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWQOS";
  attribute X_INTERFACE_INFO of ladma_mm_awregion : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWREGION";
  attribute X_INTERFACE_INFO of ladma_mm_awsize : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWSIZE";
  attribute X_INTERFACE_INFO of ladma_mm_awuser : signal is "xilinx.com:interface:aximm:1.0 ladma_mm AWUSER";
  attribute X_INTERFACE_INFO of ladma_mm_bid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm BID";
  attribute X_INTERFACE_INFO of ladma_mm_bresp : signal is "xilinx.com:interface:aximm:1.0 ladma_mm BRESP";
  attribute X_INTERFACE_INFO of ladma_mm_buser : signal is "xilinx.com:interface:aximm:1.0 ladma_mm BUSER";
  attribute X_INTERFACE_INFO of ladma_mm_rdata : signal is "xilinx.com:interface:aximm:1.0 ladma_mm RDATA";
  attribute X_INTERFACE_INFO of ladma_mm_rid : signal is "xilinx.com:interface:aximm:1.0 ladma_mm RID";
  attribute X_INTERFACE_INFO of ladma_mm_rresp : signal is "xilinx.com:interface:aximm:1.0 ladma_mm RRESP";
  attribute X_INTERFACE_INFO of ladma_mm_ruser : signal is "xilinx.com:interface:aximm:1.0 ladma_mm RUSER";
  attribute X_INTERFACE_INFO of ladma_mm_wdata : signal is "xilinx.com:interface:aximm:1.0 ladma_mm WDATA";
  attribute X_INTERFACE_INFO of ladma_mm_wstrb : signal is "xilinx.com:interface:aximm:1.0 ladma_mm WSTRB";
  attribute X_INTERFACE_INFO of ladma_mm_wuser : signal is "xilinx.com:interface:aximm:1.0 ladma_mm WUSER";
  attribute X_INTERFACE_INFO of ladma_s_araddr : signal is "xilinx.com:interface:aximm:1.0 ladma_s ARADDR";
  attribute X_INTERFACE_INFO of ladma_s_awaddr : signal is "xilinx.com:interface:aximm:1.0 ladma_s AWADDR";
  attribute X_INTERFACE_INFO of ladma_s_bresp : signal is "xilinx.com:interface:aximm:1.0 ladma_s BRESP";
  attribute X_INTERFACE_INFO of ladma_s_rdata : signal is "xilinx.com:interface:aximm:1.0 ladma_s RDATA";
  attribute X_INTERFACE_INFO of ladma_s_rresp : signal is "xilinx.com:interface:aximm:1.0 ladma_s RRESP";
  attribute X_INTERFACE_INFO of ladma_s_wdata : signal is "xilinx.com:interface:aximm:1.0 ladma_s WDATA";
  attribute X_INTERFACE_INFO of ladma_s_wstrb : signal is "xilinx.com:interface:aximm:1.0 ladma_s WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
  attribute X_INTERFACE_INFO of updma_si_tdata : signal is "xilinx.com:interface:axis:1.0 updma_si TDATA";
  attribute X_INTERFACE_INFO of updma_si_tkeep : signal is "xilinx.com:interface:axis:1.0 updma_si TKEEP";
  attribute X_INTERFACE_INFO of updma_si_tstrb : signal is "xilinx.com:interface:axis:1.0 updma_si TSTRB";
  attribute X_INTERFACE_INFO of updma_si_tuser : signal is "xilinx.com:interface:axis:1.0 updma_si TUSER";
  attribute X_INTERFACE_INFO of updma_so_tdata : signal is "xilinx.com:interface:axis:1.0 updma_so TDATA";
  attribute X_INTERFACE_INFO of updma_so_tkeep : signal is "xilinx.com:interface:axis:1.0 updma_so TKEEP";
  attribute X_INTERFACE_INFO of updma_so_tstrb : signal is "xilinx.com:interface:axis:1.0 updma_so TSTRB";
  attribute X_INTERFACE_INFO of updma_so_tuser : signal is "xilinx.com:interface:axis:1.0 updma_so TUSER";
begin
  \^caravel_mprj_in\(35 downto 22) <= caravel_mprj_in(35 downto 22);
  \^caravel_mprj_in\(1) <= caravel_mprj_in(1);
  \^is_ioclk\ <= is_ioclk;
  \^qspi_io0_i\ <= qspi_io0_i;
  \^qspi_sck_i\ <= qspi_sck_i;
  \^qspi_ss_i\ <= qspi_ss_i;
  caravel_mprj_out(37) <= \^caravel_mprj_out\(37);
  caravel_mprj_out(36) <= \^is_ioclk\;
  caravel_mprj_out(35 downto 5) <= \^caravel_mprj_out\(35 downto 5);
  caravel_mprj_out(4) <= \^qspi_sck_i\;
  caravel_mprj_out(3) <= \^qspi_ss_i\;
  caravel_mprj_out(2) <= \^qspi_io0_i\;
  caravel_mprj_out(1 downto 0) <= \^caravel_mprj_out\(1 downto 0);
  ladma_mm_araddr(63) <= \<const0>\;
  ladma_mm_araddr(62) <= \<const0>\;
  ladma_mm_araddr(61) <= \<const0>\;
  ladma_mm_araddr(60) <= \<const0>\;
  ladma_mm_araddr(59) <= \<const0>\;
  ladma_mm_araddr(58) <= \<const0>\;
  ladma_mm_araddr(57) <= \<const0>\;
  ladma_mm_araddr(56) <= \<const0>\;
  ladma_mm_araddr(55) <= \<const0>\;
  ladma_mm_araddr(54) <= \<const0>\;
  ladma_mm_araddr(53) <= \<const0>\;
  ladma_mm_araddr(52) <= \<const0>\;
  ladma_mm_araddr(51) <= \<const0>\;
  ladma_mm_araddr(50) <= \<const0>\;
  ladma_mm_araddr(49) <= \<const0>\;
  ladma_mm_araddr(48) <= \<const0>\;
  ladma_mm_araddr(47) <= \<const0>\;
  ladma_mm_araddr(46) <= \<const0>\;
  ladma_mm_araddr(45) <= \<const0>\;
  ladma_mm_araddr(44) <= \<const0>\;
  ladma_mm_araddr(43) <= \<const0>\;
  ladma_mm_araddr(42) <= \<const0>\;
  ladma_mm_araddr(41) <= \<const0>\;
  ladma_mm_araddr(40) <= \<const0>\;
  ladma_mm_araddr(39) <= \<const0>\;
  ladma_mm_araddr(38) <= \<const0>\;
  ladma_mm_araddr(37) <= \<const0>\;
  ladma_mm_araddr(36) <= \<const0>\;
  ladma_mm_araddr(35) <= \<const0>\;
  ladma_mm_araddr(34) <= \<const0>\;
  ladma_mm_araddr(33) <= \<const0>\;
  ladma_mm_araddr(32) <= \<const0>\;
  ladma_mm_araddr(31) <= \<const0>\;
  ladma_mm_araddr(30) <= \<const0>\;
  ladma_mm_araddr(29) <= \<const0>\;
  ladma_mm_araddr(28) <= \<const0>\;
  ladma_mm_araddr(27) <= \<const0>\;
  ladma_mm_araddr(26) <= \<const0>\;
  ladma_mm_araddr(25) <= \<const0>\;
  ladma_mm_araddr(24) <= \<const0>\;
  ladma_mm_araddr(23) <= \<const0>\;
  ladma_mm_araddr(22) <= \<const0>\;
  ladma_mm_araddr(21) <= \<const0>\;
  ladma_mm_araddr(20) <= \<const0>\;
  ladma_mm_araddr(19) <= \<const0>\;
  ladma_mm_araddr(18) <= \<const0>\;
  ladma_mm_araddr(17) <= \<const0>\;
  ladma_mm_araddr(16) <= \<const0>\;
  ladma_mm_araddr(15) <= \<const0>\;
  ladma_mm_araddr(14) <= \<const0>\;
  ladma_mm_araddr(13) <= \<const0>\;
  ladma_mm_araddr(12) <= \<const0>\;
  ladma_mm_araddr(11) <= \<const0>\;
  ladma_mm_araddr(10) <= \<const0>\;
  ladma_mm_araddr(9) <= \<const0>\;
  ladma_mm_araddr(8) <= \<const0>\;
  ladma_mm_araddr(7) <= \<const0>\;
  ladma_mm_araddr(6) <= \<const0>\;
  ladma_mm_araddr(5) <= \<const0>\;
  ladma_mm_araddr(4) <= \<const0>\;
  ladma_mm_araddr(3) <= \<const0>\;
  ladma_mm_araddr(2) <= \<const0>\;
  ladma_mm_araddr(1) <= \<const0>\;
  ladma_mm_araddr(0) <= \<const0>\;
  ladma_mm_arburst(1) <= \<const0>\;
  ladma_mm_arburst(0) <= \<const1>\;
  ladma_mm_arcache(3) <= \<const0>\;
  ladma_mm_arcache(2) <= \<const0>\;
  ladma_mm_arcache(1) <= \<const1>\;
  ladma_mm_arcache(0) <= \<const1>\;
  ladma_mm_arid(0) <= \<const0>\;
  ladma_mm_arlen(7) <= \<const0>\;
  ladma_mm_arlen(6) <= \<const0>\;
  ladma_mm_arlen(5) <= \<const0>\;
  ladma_mm_arlen(4) <= \<const0>\;
  ladma_mm_arlen(3) <= \<const0>\;
  ladma_mm_arlen(2) <= \<const0>\;
  ladma_mm_arlen(1) <= \<const0>\;
  ladma_mm_arlen(0) <= \<const0>\;
  ladma_mm_arlock(1) <= \<const0>\;
  ladma_mm_arlock(0) <= \<const0>\;
  ladma_mm_arprot(2) <= \<const0>\;
  ladma_mm_arprot(1) <= \<const0>\;
  ladma_mm_arprot(0) <= \<const0>\;
  ladma_mm_arqos(3) <= \<const0>\;
  ladma_mm_arqos(2) <= \<const0>\;
  ladma_mm_arqos(1) <= \<const0>\;
  ladma_mm_arqos(0) <= \<const0>\;
  ladma_mm_arregion(3) <= \<const0>\;
  ladma_mm_arregion(2) <= \<const0>\;
  ladma_mm_arregion(1) <= \<const0>\;
  ladma_mm_arregion(0) <= \<const0>\;
  ladma_mm_arsize(2) <= \<const0>\;
  ladma_mm_arsize(1) <= \<const1>\;
  ladma_mm_arsize(0) <= \<const0>\;
  ladma_mm_aruser(0) <= \<const0>\;
  ladma_mm_arvalid <= \<const0>\;
  ladma_mm_awaddr(63 downto 2) <= \^ladma_mm_awaddr\(63 downto 2);
  ladma_mm_awaddr(1) <= \<const0>\;
  ladma_mm_awaddr(0) <= \<const0>\;
  ladma_mm_awburst(1) <= \<const0>\;
  ladma_mm_awburst(0) <= \<const1>\;
  ladma_mm_awcache(3) <= \<const0>\;
  ladma_mm_awcache(2) <= \<const0>\;
  ladma_mm_awcache(1) <= \<const1>\;
  ladma_mm_awcache(0) <= \<const1>\;
  ladma_mm_awid(0) <= \<const0>\;
  ladma_mm_awlen(7) <= \<const0>\;
  ladma_mm_awlen(6) <= \<const0>\;
  ladma_mm_awlen(5 downto 0) <= \^ladma_mm_awlen\(5 downto 0);
  ladma_mm_awlock(1) <= \<const0>\;
  ladma_mm_awlock(0) <= \<const0>\;
  ladma_mm_awprot(2) <= \<const0>\;
  ladma_mm_awprot(1) <= \<const0>\;
  ladma_mm_awprot(0) <= \<const0>\;
  ladma_mm_awqos(3) <= \<const0>\;
  ladma_mm_awqos(2) <= \<const0>\;
  ladma_mm_awqos(1) <= \<const0>\;
  ladma_mm_awqos(0) <= \<const0>\;
  ladma_mm_awregion(3) <= \<const0>\;
  ladma_mm_awregion(2) <= \<const0>\;
  ladma_mm_awregion(1) <= \<const0>\;
  ladma_mm_awregion(0) <= \<const0>\;
  ladma_mm_awsize(2) <= \<const0>\;
  ladma_mm_awsize(1) <= \<const1>\;
  ladma_mm_awsize(0) <= \<const0>\;
  ladma_mm_awuser(0) <= \<const0>\;
  ladma_mm_wuser(0) <= \<const0>\;
  ladma_s_bresp(1) <= \<const0>\;
  ladma_s_bresp(0) <= \<const0>\;
  ladma_s_rresp(1) <= \<const0>\;
  ladma_s_rresp(0) <= \<const0>\;
  qspi_io1_o <= \^caravel_mprj_in\(1);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\caravel_mprj_out[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(0)
    );
\caravel_mprj_out[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(1)
    );
\caravel_mprj_out[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(22)
    );
\caravel_mprj_out[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(23)
    );
\caravel_mprj_out[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(24)
    );
\caravel_mprj_out[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(25)
    );
\caravel_mprj_out[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(26)
    );
\caravel_mprj_out[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(27)
    );
\caravel_mprj_out[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(28)
    );
\caravel_mprj_out[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(29)
    );
\caravel_mprj_out[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(30)
    );
\caravel_mprj_out[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(31)
    );
\caravel_mprj_out[32]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(32)
    );
\caravel_mprj_out[33]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(33)
    );
\caravel_mprj_out[34]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(34)
    );
\caravel_mprj_out[35]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(35)
    );
\caravel_mprj_out[37]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(37)
    );
\caravel_mprj_out[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(5)
    );
\caravel_mprj_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(6)
    );
\caravel_mprj_out[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^caravel_mprj_out\(7)
    );
inst: entity work.design_1_ps_axil_0_0_ps_axil
     port map (
      \FSM_onehot_rstate_reg[1]\ => ladma_s_arready,
      \FSM_onehot_wstate_reg[1]\ => ladma_s_awready,
      \FSM_onehot_wstate_reg[2]\ => ladma_s_wready,
      aa_mb_irq => aa_mb_irq,
      axi_clk => axi_clk,
      axi_clk_m => axi_clk_m,
      axi_reset_m_n => axi_reset_m_n,
      axi_reset_n => axi_reset_n,
      axis_clk => axis_clk,
      axis_rst_n => axis_rst_n,
      caravel_mprj_in(13 downto 0) => \^caravel_mprj_in\(35 downto 22),
      caravel_mprj_out(13 downto 0) => \^caravel_mprj_out\(21 downto 8),
      is_ioclk => \^is_ioclk\,
      ladma_interrupt => ladma_interrupt,
      ladma_mm_awaddr(61 downto 0) => \^ladma_mm_awaddr\(63 downto 2),
      ladma_mm_awlen(5 downto 0) => \^ladma_mm_awlen\(5 downto 0),
      ladma_mm_awready => ladma_mm_awready,
      ladma_mm_awvalid => ladma_mm_awvalid,
      ladma_mm_bvalid => ladma_mm_bvalid,
      ladma_mm_rvalid => ladma_mm_rvalid,
      ladma_mm_wdata(31 downto 0) => ladma_mm_wdata(31 downto 0),
      ladma_mm_wlast => ladma_mm_wlast,
      ladma_mm_wready => ladma_mm_wready,
      ladma_mm_wstrb(3 downto 0) => ladma_mm_wstrb(3 downto 0),
      ladma_mm_wvalid => ladma_mm_wvalid,
      ladma_s_araddr(6 downto 0) => ladma_s_araddr(6 downto 0),
      ladma_s_arvalid => ladma_s_arvalid,
      ladma_s_awaddr(6 downto 0) => ladma_s_awaddr(6 downto 0),
      ladma_s_awvalid => ladma_s_awvalid,
      ladma_s_bready => ladma_s_bready,
      ladma_s_bvalid => ladma_s_bvalid,
      ladma_s_rdata(31 downto 0) => ladma_s_rdata(31 downto 0),
      ladma_s_rready => ladma_s_rready,
      ladma_s_rvalid => ladma_s_rvalid,
      ladma_s_wdata(31 downto 0) => ladma_s_wdata(31 downto 0),
      ladma_s_wstrb(3 downto 0) => ladma_s_wstrb(3 downto 0),
      ladma_s_wvalid => ladma_s_wvalid,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      s_ready_t_reg => ladma_mm_bready,
      s_ready_t_reg_0 => ladma_mm_rready,
      updma_si_tdata(31 downto 0) => updma_si_tdata(31 downto 0),
      updma_si_tkeep(3 downto 0) => updma_si_tkeep(3 downto 0),
      updma_si_tlast => updma_si_tlast,
      updma_si_tready => updma_si_tready,
      updma_si_tstrb(3 downto 0) => updma_si_tstrb(3 downto 0),
      updma_si_tuser(6 downto 0) => updma_si_tuser(6 downto 0),
      updma_si_tvalid => updma_si_tvalid,
      updma_so_tdata(31 downto 0) => updma_so_tdata(31 downto 0),
      updma_so_tkeep(3 downto 0) => updma_so_tkeep(3 downto 0),
      updma_so_tlast => updma_so_tlast,
      updma_so_tready => updma_so_tready,
      updma_so_tstrb(3 downto 0) => updma_so_tstrb(3 downto 0),
      updma_so_tuser(6 downto 0) => updma_so_tuser(6 downto 0),
      updma_so_tvalid => updma_so_tvalid
    );
end STRUCTURE;
