#ifndef _RN6752V1_INITABLE_CVBS_NTSC_H_
#define _RN6752V1_INITABLE_CVBS_NTSC_H_

#include "../dvp.h"



struct regval_list RN675V1_init_cfg_cvbs_ntsc[] = {
// D1 TV_NTSC
// Slave address is 0x58
// Register, data

// if clock source(Xin) of RN6752 is 26MHz, please add these procedures marked first
//0xD2, 0x85, // disable auto clock detect
//0xD6, 0x37, // 27MHz default
//0xD8, 0x18, // switch to 26MHz clock
//delay(100), // delay 100ms

{0x81, 0x01}, // turn on video decoder
{0xA3, 0x00},
{0xDF, 0xFF}, // enable CVBS format

// ch0
{0xFF, 0x00}, // switch to ch0 (default; optional)
{0x00, 0x00}, // internal use*
{0x06, 0x08}, // internal use*
{0x07, 0x23}, // HD format
{0x2A, 0x81}, // filter control
{0x3A, 0x00}, // No Insert Channel ID in SAV/EAV code
{0x3F, 0x10}, // channel ID
{0x4C, 0x37}, // equalizer
{0x4F, 0x00}, // sync control
{0x50, 0x00}, // D1 resolution
{0x56, 0x00}, // 27M mode and BT656 mode
{0x5F, 0x00}, // blank level
{0x63, 0x75}, // filter control
{0x59, 0x00}, // extended register access
{0x5A, 0x00}, // data for extended register
{0x58, 0x01}, // enable extended register write
{0x59, 0x33}, // extended register access
{0x5A, 0x02}, // data for extended register
{0x58, 0x01}, // enable extended register write

/*
{0x5B, 0x00}, // H-scaling control
{0x5E, 0x03}, // enable H-scaling control
{0x6A, 0x00}, // H-scaling control
{0x28, 0xB2}, // cropping
{0x20, 0x24},
{0x23, 0x11},
{0x24, 0x05},
{0x25, 0x11},
{0x26, 0x00},
{0x42, 0x00},
*/

{0x03, 0x80}, // saturation
{0x04, 0x80}, // hue
{0x05, 0x03}, // sharpness
{0x57, 0x20}, // black/white stretch
{0x68, 0x32}, // coring
{0x37, 0x33},
{0x61, 0x6C},

#ifdef RN6752V1_HDR_Configuration
{0x1D, 0xFF},
{0x28, 0xB0},
{0x2D, 0xFA},
{0x4E, 0x01},
{0x67, 0x66},
{0x0B, 0x80},
{0x09, 0x00},
{0x0D, 0x18},
{0x49, 0x84},
{0x57, 0x60},
{0x59, 0x20},
{0x5A, 0x68},
{0x58, 0x01},
#endif

{0x8E, 0x00}, // single channel output for VP
{0x8F, 0x00}, // D1 mode for VP
{0x8D, 0x31}, // enable VP out
{0x89, 0x00}, // select 27MHz for SCLK
{0x88, 0x01}, // enable SCLK out

{0xFF, 0xFF},
};


#endif
