/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 56 336 456)
	(text "altlvds_rx" (rect 112 8 160 20)(font "Arial" ))
	(text "inst" (rect 8 384 25 396)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "rx_in[NUMBER_OF_CHANNELS-1..0]" (rect 0 8 187 20)(font "Arial" ))
		(text "rx_in[]" (rect 24 32 59 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "rx_inclock" (rect 0 8 49 20)(font "Arial" ))
		(text "rx_inclock" (rect 24 48 81 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(line_width 1))
	)
	(port
		(pt 0 72)
		(input)
		(text "rx_deskew" (rect 0 8 51 20)(font "Arial" ))
		(text "rx_deskew" (rect 24 64 88 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72)(line_width 1))
	)
	(port
		(pt 0 88)
		(input)
		(text "rx_pll_enable" (rect 24 80 99 94)(font "Arial" (font_size 8)))
		(text "rx_pll_enable" (rect 24 80 99 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88)(line_width 1))
	)
	(port
		(pt 0 104)
		(input)
		(text "rx_data_align" (rect 24 96 100 110)(font "Arial" (font_size 8)))
		(text "rx_data_align" (rect 24 96 100 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(line_width 1))
	)
	(port
		(pt 0 120)
		(input)
		(text "rx_reset[NUMBER_OF_CHANNELS-1..0]" (rect 24 112 250 126)(font "Arial" (font_size 8)))
		(text "rx_reset[]" (rect 24 112 79 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 136)
		(input)
		(text "rx_coreclk[NUMBER_OF_CHANNELS-1..0]" (rect 24 128 262 142)(font "Arial" (font_size 8)))
		(text "rx_coreclk[]" (rect 24 128 91 142)(font "Arial" (font_size 8)))
		(line (pt 0 136)(pt 16 136)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 152)
		(input)
		(text "rx_dpll_reset[NUMBER_OF_CHANNELS-1..0]" (rect 24 144 276 158)(font "Arial" (font_size 8)))
		(text "rx_dpll_reset[]" (rect 24 144 105 158)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 16 152)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 168)
		(input)
		(text "rx_channel_data_align[NUMBER_OF_CHANNELS-1..0]" (rect 24 160 330 174)(font "Arial" (font_size 8)))
		(text "rx_channel_data_align[]" (rect 24 160 159 174)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 16 168)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 184)
		(input)
		(text "pll_areset" (rect 24 176 79 190)(font "Arial" (font_size 8)))
		(text "pll_areset" (rect 24 176 79 190)(font "Arial" (font_size 8)))
		(line (pt 0 184)(pt 16 184)(line_width 1))
	)
	(port
		(pt 0 200)
		(input)
		(text "rx_dpll_hold[NUMBER_OF_CHANNELS-1..0]" (rect 24 192 270 206)(font "Arial" (font_size 8)))
		(text "rx_dpll_hold[]" (rect 24 192 99 206)(font "Arial" (font_size 8)))
		(line (pt 0 200)(pt 16 200)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 216)
		(input)
		(text "rx_dpll_enable[NUMBER_OF_CHANNELS-1..0]" (rect 24 208 284 222)(font "Arial" (font_size 8)))
		(text "rx_dpll_enable[]" (rect 24 208 113 222)(font "Arial" (font_size 8)))
		(line (pt 0 216)(pt 16 216)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 232)
		(input)
		(text "rx_fifo_reset[NUMBER_OF_CHANNELS-1..0]" (rect 24 224 276 238)(font "Arial" (font_size 8)))
		(text "rx_fifo_reset" (rect 24 224 98 238)(font "Arial" (font_size 8)))
		(line (pt 0 232)(pt 16 232)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 248)
		(input)
		(text "rx_cda_reset[NUMBER_OF_CHANNELS-1..0]" (rect 24 240 278 254)(font "Arial" (font_size 8)))
		(text "rx_cda_reset" (rect 24 240 100 254)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 16 248)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 264)
		(input)
		(text "rx_enable" (rect 24 256 80 270)(font "Arial" (font_size 8)))
		(text "rx_enable" (rect 24 256 80 270)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 16 264)(line_width 1))
	)
	(port
		(pt 0 280)
		(input)
		(text "rx_syncclock" (rect 24 272 100 286)(font "Arial" (font_size 8)))
		(text "rx_syncclock" (rect 24 272 100 286)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 16 280)(line_width 1))
	)
	(port
		(pt 0 296)
		(input)
		(text "rx_readclock" (rect 24 288 98 302)(font "Arial" (font_size 8)))
		(text "rx_readclock" (rect 24 288 98 302)(font "Arial" (font_size 8)))
		(line (pt 0 296)(pt 16 296)(line_width 1))
	)
	(port
		(pt 0 312)
		(input)
		(text "rx_data_align_reset" (rect 24 304 137 318)(font "Arial" (font_size 8)))
		(text "rx_data_align_reset" (rect 24 304 137 318)(font "Arial" (font_size 8)))
		(line (pt 0 312)(pt 16 312)(line_width 1))
	)
	(port
		(pt 0 328)
		(input)
		(text "dpa_pll_recal" (rect 24 320 99 334)(font "Arial" (font_size 8)))
		(text "dpa_pll_recal" (rect 24 320 99 334)(font "Arial" (font_size 8)))
		(line (pt 0 328)(pt 16 328)(line_width 1))
	)
	(port
		(pt 0 344)
		(input)
		(text "rx_dpa_lock_reset[NUMBER_OF_CHANNELS-1..0]" (rect 24 336 308 350)(font "Arial" (font_size 8)))
		(text "rx_dpa_lock_reset[]" (rect 24 336 137 350)(font "Arial" (font_size 8)))
		(line (pt 0 344)(pt 16 344)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 360)
		(input)
		(text "pll_phasedone" (rect 24 352 106 366)(font "Arial" (font_size 8)))
		(text "pll_phasedone" (rect 24 352 106 366)(font "Arial" (font_size 8)))
		(line (pt 0 360)(pt 16 360)(line_width 1))
	)
	(port
		(pt 272 40)
		(output)
		(text "rx_out[DESERIALIZATION_FACTOR*NUMBER_OF_CHANNELS-1..0]" (rect -288 8 60 20)(font "Arial" ))
		(text "rx_out[]" (rect 208 32 251 46)(font "Arial" (font_size 8)))
		(line (pt 272 40)(pt 256 40)(line_width 3))
	)
	(port
		(pt 272 56)
		(output)
		(text "rx_outclock" (rect -288 8 -232 20)(font "Arial" ))
		(text "rx_outclock" (rect 192 48 258 62)(font "Arial" (font_size 8)))
		(line (pt 272 56)(pt 256 56)(line_width 1))
	)
	(port
		(pt 272 72)
		(output)
		(text "rx_locked" (rect 224 64 279 78)(font "Arial" (font_size 8)))
		(text "rx_locked" (rect 200 64 255 78)(font "Arial" (font_size 8)))
		(line (pt 272 72)(pt 256 72)(line_width 1))
	)
	(port
		(pt 272 88)
		(output)
		(text "rx_dpa_locked[NUMBER_OF_CHANNELS-1..0]" (rect 223 80 484 94)(font "Arial" (font_size 8)))
		(text "rx_dpa_locked[]" (rect 168 80 258 94)(font "Arial" (font_size 8)))
		(line (pt 272 88)(pt 256 88)(color 128 0 255)(line_width 3))
	)
	(port
		(pt 272 248)
		(output)
		(text "rx_cda_max[NUMBER_OF_CHANNELS-1..0]" (rect 222 96 470 110)(font "Arial" (font_size 8)))
		(text "rx_cda_max" (rect 176 240 246 254)(font "Arial" (font_size 8)))
		(line (pt 272 248)(pt 256 248)(color 128 0 255)(line_width 3))
	)
	(port
		(pt 272 104)
		(output)
		(text "rx_divfwdclk[NUMBER_OF_CHANNELS-1..0]" (rect 222 96 474 110)(font "Arial" (font_size 8)))
		(text "rx_divfwdclk[]" (rect 182 96 263 110)(font "Arial" (font_size 8)))
		(line (pt 272 104)(pt 256 104)(color 128 0 255)(line_width 3))
	)
	(port
		(pt 272 296)
		(output)
		(text "dpa_pll_cal_busy" (rect 222 280 321 294)(font "Arial" (font_size 8)))
		(text "dpa_pll_cal_busy" (rect 166 288 265 302)(font "Arial" (font_size 8)))
		(line (pt 272 296)(pt 256 296)(line_width 1))
	)
	(port
		(pt 272 312)
		(output)
		(text "pll_phaseupdown" (rect 222 296 323 310)(font "Arial" (font_size 8)))
		(text "pll_phaseupdown" (rect 166 304 267 318)(font "Arial" (font_size 8)))
		(line (pt 272 312)(pt 256 312)(line_width 1))
	)
	(port
		(pt 272 328)
		(output)
		(text "pll_scanclk" (rect 222 312 284 326)(font "Arial" (font_size 8)))
		(text "pll_scanclk" (rect 190 320 252 334)(font "Arial" (font_size 8)))
		(line (pt 272 328)(pt 256 328)(line_width 1))
	)
	(port
		(pt 272 344)
		(output)
		(text "pll_phasecounterselect[3..0]" (rect 222 328 382 342)(font "Arial" (font_size 8)))
		(text "pll_phasecounterselect[]" (rect 134 336 273 350)(font "Arial" (font_size 8)))
		(line (pt 272 344)(pt 256 344)(color 128 0 255)(line_width 3))
	)
	(port
		(pt 272 360)
		(output)
		(text "pll_phasestep" (rect 222 344 301 358)(font "Arial" (font_size 8)))
		(text "pll_phasestep" (rect 182 352 261 366)(font "Arial" (font_size 8)))
		(line (pt 272 360)(pt 256 360)(line_width 1))
	)
	(parameter
		"NUMBER_OF_CHANNELS"
		"16"
		"Number of LVDS channels (wire pairs)"
	)
	(parameter
		"DESERIALIZATION_FACTOR"
		"4"
		"Bit serial to parallel factor"
		"4" "7" "8" 
	)
	(parameter
		"REGISTERED_OUTPUT"
		"\"ON\""
		"Should output be registered?"
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"INCLOCK_PERIOD"
		""
		"Input clock period  is ps. Enter as an integer without units"
	)
	(parameter
		"INCLOCK_BOOST"
		"4"
		"Clock rate increase factor (rx_inclock to pll clock)"
	)
	(parameter
		"CDS_MODE"
		""
		"Determines the range of clock skew that the deskew circuitry can correct for. Values are \"UNUSED\" (default), \"SINGLE_BIT\", and \"MULTIPLE_BIT\""
		"\"SINGLE_BIT\"" "\"MULTIPLE_BIT\"" "\"UNUSED\"" 
	)
	(parameter
		"INPUT_DATA_RATE"
		"0"
		"Input data rate in Mbps. New parameters used only for Stratix"
	)
	(parameter
		"INCLOCK_DATA_ALIGNMENT"
		"\"EDGE_ALIGNED\""
		"Alignment of the input clock with data. Possible values are \"EDGE_ALIGNED\",  \"45_DEGREES\", \"CENTER_ALIGNED\", \"135_DEGREES\", \"180_DEGREES\", \"225_DEGREES\", \"270_DEGREES\", \"315_DEGREES\""
		"\"EDGE_ALIGNED\"" "\"45_DEGREES\"" "\"CENTER_ALIGNED\"" "\"135_DEGREES\"" "\"180_DEGREES\"" "\"225_DEGREES\"" "\"270_DEGREES\"" "\"315_DEGREES\"" 
	)
	(parameter
		"REGISTERED_DATA_ALIGN_INPUT"
		"\"ON\""
		"Indicates whether the rx_data_align input port is registered by rx_outclock or not"
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"COMMON_RX_TX_PLL"
		"\"ON\""
		"Determines whether to use a common PLL for both receiver and transmitter LVDS designs."
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"ENABLE_DPA_MODE"
		"\"OFF\""
		"Determines whether the Dynamic Phase Alignment mode is ON or OFF. Used only in Stratix-GX"
		"\"OFF\"" "\"ON\"" 
	)
	(parameter
		"ENABLE_DPA_FIFO"
		"\"ON\""
		"Determines whether FIFO needs to be used in the DPA mode. Used for Stratix-GX only"
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"USE_DPLL_RAWPERROR"
		"\"OFF\""
		"Indicates whether the locked port should count or send rawperror in DPA mode for Stratix-GX"
		"\"OFF\"" "\"ON\"" 
	)
	(parameter
		"DPLL_LOCK_COUNT"
		"2"
		"Selects counter value to go with USE_DPLL_RAWPERROR. Values are 1,2,4,8,16, 32 or 64.Default is 2. Used only for Stratix-GX"
		"1" "2" "4" "8" "16" "32" "64" 
	)
	(parameter
		"DPLL_LOCK_WINDOW"
		""
		"Selects DPLL lock window for DPA mode for Stratix-GX. Values are 100ps, 200ps, 400ps or 800ps"
		"100" "200" "400" "800" 
	)
	(parameter
		"USE_EXTERNAL_PLL"
		"\"OFF\""
		"Determines whether an internal PLL is instantiated in the megafunction to drive the SERDES or not.Values are \"ON\" and \"OFF\"(default)"
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"OUTCLOCK_RESOURCE"
		"\"AUTO\""
		"Determines whether to treat the rx_outclock as a global clock or as a regional clock for routing. Values are \"AUTO\"(default), \"Global Clock\" and \"Regional Clock\""
		"\"AUTO\"" "\"Global Clock\"" "\"Regional Clock\"" 
	)
	(parameter
		"USE_CORECLOCK_INPUT"
		"\"OFF\""
		"Selects the coreclock feeding into the SERDES from the external input pin rx_coreclk or the PLL. Values are \"OFF\"(default) and \"ON\""
		"\"OFF\"" "\"ON\"" 
	)
	(parameter
		"DATA_ALIGN_ROLLOVER"
		"2"
		"Determines when the bitslip circuit will move the least significant bit back to position 0."
		"2" "4" "6" "8" "10" "12" 
	)
	(parameter
		"LOSE_LOCK_ON_ONE_CHANGE"
		"\"OFF\""
		"Determines when the rx_dpa_locked will fall when the phase changes. ON means rx_dpa_locked falls on the first phase change, OFF means two phase changes in same direction are required to make it fall. Values are \"OFF\"(default) and \"ON\""
		"\"OFF\"" "\"ON\"" 
	)
	(parameter
		"RESET_FIFO_AT_FIRST_LOCK"
		"\"ON\""
		"Determines if the bit serial FIFO will reset when the rx_dpa_locked rises for the first time. If OFF the user must assert rx_fifo_reset before using rx_out. Values are \"OFF\" and \"ON\"(default)"
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"RX_ALIGN_DATA_REG"
		"\"RISING_EDGE\""
		"Determines whether the data input is aligned to the rising edge triggered clock or falling edge triggered clock. Values are \"RISING_EDGE\" and \"FALLING_EDGE\""
	)
	(parameter
		"INCLOCK_PHASE_SHIFT"
		"0"
		"Alignment of the input clock with data."
	)
	(parameter
		"BUFFER_IMPLEMENTATION"
		"\"RAM\""
		""
	)
	(parameter
		"DPA_INITIAL_PHASE_VALUE"
		"0"
		""
	)
	(parameter
		"ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY"
		"\"OFF\""
		""
	)
	(parameter
		"ENABLE_DPA_INITIAL_PHASE_SELECTION"
		"\"OFF\""
		""
	)
	(parameter
		"ENABLE_SOFT_CDR_MODE"
		"\"OFF\""
		""
	)
	(parameter
		"PLL_OPERATION_MODE"
		"\"NORMAL\""
		""
	)
	(parameter
		"SIM_DPA_IS_NEGATIVE_PPM_DRIFT"
		"\"OFF\""
		""
	)
	(parameter
		"SIM_DPA_NET_PPM_VARIATION"
		"0"
		""
	)
	(parameter
		"SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT"
		"0"
		""
	)
	(parameter
		"USE_NO_PHASE_SHIFT"
		"\"ON\""
		""
	)
	(parameter
		"PORT_RX_CHANNEL_DATA_ALIGN"
		"\"PORT_CONNECTIVITY\""
		"Determines whether rx_channel_data_align port is used or not. Choices are PORT_USED, PORT_UNUSED and PORT_CONNECTIVITY"
	)
	(parameter
		"ENABLE_DPA_PLL_CALIBRATION"
		"OFF"
		"Enables DPA PLL calibration. Choices are ON and OFF"
		(type "PARAMETER_STRING")	)
	(drawing
		(rectangle (rect 16 24 256 376)(line_width 1))
	)
	(annotation_block (parameter)(rect 272 -424 664 80))
)
