Procise 2022.1
SVN Version : 26989
Build  time : 2022/06/24 09:06:18
Start  time : 2022-12-02 19:01:23
>>set_device fmql45t900
  set_device elapsed_time 5.17 seconds, cpu_time 5.27 seconds
  set_device used memory 893MB, procise used peak memory 969MB, current used memory 712MB
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.26 seconds, cpu_time 0.28 seconds
  load_design used memory 7MB, procise used peak memory 969MB, current used memory 721MB
>>set_device fmql20s400
  set_device elapsed_time 3.13 seconds, cpu_time 3.17 seconds
  set_device used memory 1MB, procise used peak memory 1090MB, current used memory 924MB
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.26 seconds, cpu_time 0.30 seconds
  load_design used memory 7MB, procise used peak memory 1090MB, current used memory 927MB
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1090MB, current used memory 1000MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.26 seconds, cpu_time 0.27 seconds
  load_design used memory 1MB, procise used peak memory 1090MB, current used memory 1004MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.07 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 1MB, procise used peak memory 1090MB, current used memory 1036MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1090MB, current used memory 1026MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.26 seconds, cpu_time 0.27 seconds
  load_design used memory 2MB, procise used peak memory 1090MB, current used memory 1037MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.06 seconds
  create_boot_image used memory 0MB, procise used peak memory 1090MB, current used memory 1053MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1090MB, current used memory 1043MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.28 seconds, cpu_time 0.30 seconds
  load_design used memory 1MB, procise used peak memory 1090MB, current used memory 1044MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 0MB, procise used peak memory 1090MB, current used memory 1059MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1090MB, current used memory 1058MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.26 seconds, cpu_time 0.28 seconds
  load_design used memory 1MB, procise used peak memory 1090MB, current used memory 1057MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.07 seconds, cpu_time 0.05 seconds
  create_boot_image used memory 6MB, procise used peak memory 1113MB, current used memory 1079MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1113MB, current used memory 1076MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.29 seconds, cpu_time 0.34 seconds
  load_design used memory 2MB, procise used peak memory 1113MB, current used memory 1095MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 0MB, procise used peak memory 1122MB, current used memory 1096MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1122MB, current used memory 1096MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.27 seconds, cpu_time 0.28 seconds
  load_design used memory 1MB, procise used peak memory 1126MB, current used memory 1096MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 0MB, procise used peak memory 1141MB, current used memory 1116MB
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 9MB, procise used peak memory 1141MB, current used memory 1109MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1141MB, current used memory 1112MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.27 seconds, cpu_time 0.28 seconds
  load_design used memory 1MB, procise used peak memory 1141MB, current used memory 1125MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 0MB, procise used peak memory 1160MB, current used memory 1141MB
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 8MB, procise used peak memory 1160MB, current used memory 1129MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1160MB, current used memory 1144MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.27 seconds, cpu_time 0.33 seconds
  load_design used memory 2MB, procise used peak memory 1173MB, current used memory 1152MB
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1173MB, current used memory 1145MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.27 seconds, cpu_time 0.28 seconds
  load_design used memory 1MB, procise used peak memory 1173MB, current used memory 1163MB
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 8MB, procise used peak memory 1173MB, current used memory 1155MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1173MB, current used memory 1155MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.29 seconds, cpu_time 0.33 seconds
  load_design used memory 3MB, procise used peak memory 1186MB, current used memory 1153MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.07 seconds, cpu_time 0.09 seconds
  create_boot_image used memory 1MB, procise used peak memory 1201MB, current used memory 1166MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 588MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.28 seconds, cpu_time 0.31 seconds
  load_design used memory 1MB, procise used peak memory 1201MB, current used memory 603MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 0MB, procise used peak memory 1201MB, current used memory 477MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 412MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.27 seconds, cpu_time 0.31 seconds
  load_design used memory 1MB, procise used peak memory 1201MB, current used memory 418MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
"C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v" is already in project.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.30 seconds, cpu_time 0.33 seconds
  load_design used memory 1MB, procise used peak memory 1201MB, current used memory 425MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.07 seconds, cpu_time 0.11 seconds
  create_boot_image used memory 1MB, procise used peak memory 1201MB, current used memory 434MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 396MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.28 seconds, cpu_time 0.31 seconds
  load_design used memory 3MB, procise used peak memory 1201MB, current used memory 420MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.06 seconds
  create_boot_image used memory 1MB, procise used peak memory 1201MB, current used memory 438MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 430MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.28 seconds, cpu_time 0.31 seconds
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 438MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.09 seconds
  create_boot_image used memory 2MB, procise used peak memory 1201MB, current used memory 440MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 444MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.32 seconds, cpu_time 0.34 seconds
  load_design used memory 1MB, procise used peak memory 1201MB, current used memory 446MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.07 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 1MB, procise used peak memory 1201MB, current used memory 457MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 420MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.28 seconds, cpu_time 0.31 seconds
  load_design used memory 1MB, procise used peak memory 1201MB, current used memory 441MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.08 seconds
  create_boot_image used memory 3MB, procise used peak memory 1201MB, current used memory 456MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 456MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.36 seconds, cpu_time 0.39 seconds
  load_design used memory 1MB, procise used peak memory 1201MB, current used memory 479MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.06 seconds, cpu_time 0.06 seconds
  create_boot_image used memory 1MB, procise used peak memory 1201MB, current used memory 483MB
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 1201MB, current used memory 451MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/fsbl.bd
  load ip C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'C:/Users/Administrator/Desktop/MY7020/fsbl_7020-test/fsbl/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.28 seconds, cpu_time 0.31 seconds
  load_design used memory 2MB, procise used peak memory 1201MB, current used memory 457MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.09 seconds, cpu_time 0.09 seconds
  create_boot_image used memory 2MB, procise used peak memory 1201MB, current used memory 474MB
