(ns sdc.clock-test
  (:require [clojure.test :refer [deftest is testing]]
            [sdc.clock :as clock]))

(deftest create-clock-model
  (testing "defaults to a 50% duty-cycle waveform"
    (let [c (clock/create-clock {:name "CLK" :period 10.0})]
      (is (= "CLK" (:name c)))
      (is (= 10.0 (:period c)))
      (is (= [0.0 5.0] (:waveform c)))
      (is (nil? (:source-port c)))))
  (testing "explicit waveform + source port are preserved"
    (let [c (clock/create-clock {:name "CLK" :period 10.0 :waveform [0.0 3.0]
                                  :source-port "clk"})]
      (is (= [0.0 3.0] (:waveform c)))
      (is (= "clk" (:source-port c))))))

(deftest duty-cycle-computation
  (testing "default 50% waveform"
    (is (= 50.0 (clock/duty-cycle (clock/create-clock {:name "CLK" :period 10.0})))))
  (testing "asymmetric waveforms"
    (is (= 30.0 (clock/duty-cycle {:period 10.0 :waveform [0.0 3.0]})))
    (is (= 70.0 (clock/duty-cycle {:period 10.0 :waveform [2.0 9.0]}))))
  (testing "inverted waveform (fall before rise) wraps around the period"
    ;; clock is high 0..2 (pre-fall), low 2..8, high again 8..10 (post-rise)
    (is (= 40.0 (clock/duty-cycle {:period 10.0 :waveform [8.0 2.0]})))))

(deftest duty-cycle-invalid-period
  (is (nil? (clock/duty-cycle {:period 0 :waveform [0.0 5.0]})))
  (is (nil? (clock/duty-cycle {:period -1 :waveform [0.0 5.0]}))))
