// Seed: 2373102262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = id_1 - id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 ();
  logic [7:0] id_1;
  wire id_2;
  wire id_3;
  id_4(
      .id_0(1'd0), .id_1(id_2), .id_2(id_3), .id_3(1), .id_4((id_3))
  ); module_0(
      id_3, id_3, id_2, id_3
  );
  assign id_1[1'b0] = 1;
endmodule
