{
  "module_name": "longlong.h",
  "hash_id": "7c26d323379dfdf18592d99f7fa1ba11a58d304f5279d063857bddf40c162b72",
  "original_prompt": "Ingested from linux-6.6.14/lib/crypto/mpi/longlong.h",
  "human_readable_source": " \n\n#include <linux/count_zeros.h>\n\n \n\n#define __BITS4 (W_TYPE_SIZE / 4)\n#define __ll_B ((UWtype) 1 << (W_TYPE_SIZE / 2))\n#define __ll_lowpart(t) ((UWtype) (t) & (__ll_B - 1))\n#define __ll_highpart(t) ((UWtype) (t) >> (W_TYPE_SIZE / 2))\n\n \n#ifndef __MPN\n#define __MPN(x) __##x\n#endif\n\n \n\n \n\n#if defined(__GNUC__) && !defined(NO_ASM)\n\n \n#if __GNUC__ < 2\n#define __CLOBBER_CC\n#define __AND_CLOBBER_CC\n#else  \n#define __CLOBBER_CC : \"cc\"\n#define __AND_CLOBBER_CC , \"cc\"\n#endif  \n\n \n#if (defined(__a29k__) || defined(_AM29K)) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"add %1,%4,%5\\n\" \\\n\t\t\"addc %0,%2,%3\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t\t\"=&r\" ((USItype)(sl)) \\\n\t: \"%r\" ((USItype)(ah)), \\\n\t\t\"rI\" ((USItype)(bh)), \\\n\t\t\"%r\" ((USItype)(al)), \\\n\t\t\"rI\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"sub %1,%4,%5\\n\" \\\n\t\t\"subc %0,%2,%3\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t\t\"=&r\" ((USItype)(sl)) \\\n\t: \"r\" ((USItype)(ah)), \\\n\t\t\"rI\" ((USItype)(bh)), \\\n\t\t\"r\" ((USItype)(al)), \\\n\t\t\"rI\" ((USItype)(bl)))\n#define umul_ppmm(xh, xl, m0, m1) \\\ndo { \\\n\t\tUSItype __m0 = (m0), __m1 = (m1); \\\n\t\t__asm__ (\"multiplu %0,%1,%2\" \\\n\t\t: \"=r\" ((USItype)(xl)) \\\n\t\t: \"r\" (__m0), \\\n\t\t\t\"r\" (__m1)); \\\n\t\t__asm__ (\"multmu %0,%1,%2\" \\\n\t\t: \"=r\" ((USItype)(xh)) \\\n\t\t: \"r\" (__m0), \\\n\t\t\t\"r\" (__m1)); \\\n} while (0)\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n\t__asm__ (\"dividu %0,%3,%4\" \\\n\t: \"=r\" ((USItype)(q)), \\\n\t\t\"=q\" ((USItype)(r)) \\\n\t: \"1\" ((USItype)(n1)), \\\n\t\t\"r\" ((USItype)(n0)), \\\n\t\t\"r\" ((USItype)(d)))\n#endif  \n\n#if defined(__alpha) && W_TYPE_SIZE == 64\n#define umul_ppmm(ph, pl, m0, m1)\t\t\t\\\ndo {\t\t\t\t\t\t\t\\\n\tUDItype __m0 = (m0), __m1 = (m1);\t\t\\\n\t(ph) = __builtin_alpha_umulh(__m0, __m1);\t\\\n\t(pl) = __m0 * __m1;                             \\\n} while (0)\n#define UMUL_TIME 46\n#ifndef LONGLONG_STANDALONE\n#define udiv_qrnnd(q, r, n1, n0, d) \\\ndo { UDItype __r; \\\n\t(q) = __udiv_qrnnd(&__r, (n1), (n0), (d)); \\\n\t(r) = __r; \\\n} while (0)\nextern UDItype __udiv_qrnnd(UDItype *, UDItype, UDItype, UDItype);\n#define UDIV_TIME 220\n#endif  \n#endif  \n\n \n#if defined(__arm__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"adds %1, %4, %5\\n\" \\\n\t\t\"adc  %0, %2, %3\" \\\n\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t: \"%r\" ((USItype)(ah)), \\\n\t\t\"rI\" ((USItype)(bh)), \\\n\t\t\"%r\" ((USItype)(al)), \\\n\t\t\"rI\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"subs %1, %4, %5\\n\" \\\n\t\t\"sbc  %0, %2, %3\" \\\n\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t: \"r\" ((USItype)(ah)), \\\n\t\t\"rI\" ((USItype)(bh)), \\\n\t\t\"r\" ((USItype)(al)), \\\n\t\t\"rI\" ((USItype)(bl)))\n#if defined __ARM_ARCH_2__ || defined __ARM_ARCH_3__\n#define umul_ppmm(xh, xl, a, b) \\\n\t__asm__ (\"@ Inlined umul_ppmm\\n\" \\\n\t\t\"mov\t%|r0, %2, lsr #16\t\t@ AAAA\\n\" \\\n\t\t\"mov\t%|r2, %3, lsr #16\t\t@ BBBB\\n\" \\\n\t\t\"bic\t%|r1, %2, %|r0, lsl #16\t\t@ aaaa\\n\" \\\n\t\t\"bic\t%0, %3, %|r2, lsl #16\t\t@ bbbb\\n\" \\\n\t\t\"mul\t%1, %|r1, %|r2\t\t\t@ aaaa * BBBB\\n\" \\\n\t\t\"mul\t%|r2, %|r0, %|r2\t\t@ AAAA * BBBB\\n\" \\\n\t\t\"mul\t%|r1, %0, %|r1\t\t\t@ aaaa * bbbb\\n\" \\\n\t\t\"mul\t%0, %|r0, %0\t\t\t@ AAAA * bbbb\\n\" \\\n\t\t\"adds\t%|r0, %1, %0\t\t\t@ central sum\\n\" \\\n\t\t\"addcs\t%|r2, %|r2, #65536\\n\" \\\n\t\t\"adds\t%1, %|r1, %|r0, lsl #16\\n\" \\\n\t\t\"adc\t%0, %|r2, %|r0, lsr #16\" \\\n\t: \"=&r\" (xh), \\\n\t\t\"=r\" (xl) \\\n\t: \"r\" ((USItype)(a)), \\\n\t\t\"r\" ((USItype)(b)) \\\n\t: \"r0\", \"r1\", \"r2\")\n#else\n#define umul_ppmm(xh, xl, a, b) \\\n\t__asm__ (\"@ Inlined umul_ppmm\\n\" \\\n\t\t\"umull %1, %0, %2, %3\" \\\n\t: \"=&r\" (xh), \\\n\t\t\"=&r\" (xl) \\\n\t: \"r\" ((USItype)(a)), \\\n\t\t\"r\" ((USItype)(b)) \\\n\t: \"r0\", \"r1\")\n#endif\n#define UMUL_TIME 20\n#define UDIV_TIME 100\n#endif  \n\n \n#if defined(__clipper__) && W_TYPE_SIZE == 32\n#define umul_ppmm(w1, w0, u, v) \\\n\t({union {UDItype __ll; \\\n\t\tstruct {USItype __l, __h; } __i; \\\n\t} __xx; \\\n\t__asm__ (\"mulwux %2,%0\" \\\n\t: \"=r\" (__xx.__ll) \\\n\t: \"%0\" ((USItype)(u)), \\\n\t\t\"r\" ((USItype)(v))); \\\n\t(w1) = __xx.__i.__h; (w0) = __xx.__i.__l; })\n#define smul_ppmm(w1, w0, u, v) \\\n\t({union {DItype __ll; \\\n\t\tstruct {SItype __l, __h; } __i; \\\n\t} __xx; \\\n\t__asm__ (\"mulwx %2,%0\" \\\n\t: \"=r\" (__xx.__ll) \\\n\t: \"%0\" ((SItype)(u)), \\\n\t\t\"r\" ((SItype)(v))); \\\n\t(w1) = __xx.__i.__h; (w0) = __xx.__i.__l; })\n#define __umulsidi3(u, v) \\\n\t({UDItype __w; \\\n\t__asm__ (\"mulwux %2,%0\" \\\n\t: \"=r\" (__w) \\\n\t: \"%0\" ((USItype)(u)), \\\n\t\t\"r\" ((USItype)(v))); \\\n\t__w; })\n#endif  \n\n \n#if defined(__gmicro__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"add.w %5,%1\\n\" \\\n\t\t\"addx %3,%0\" \\\n\t: \"=g\" ((USItype)(sh)), \\\n\t\t\"=&g\" ((USItype)(sl)) \\\n\t: \"%0\" ((USItype)(ah)), \\\n\t\t\"g\" ((USItype)(bh)), \\\n\t\t\"%1\" ((USItype)(al)), \\\n\t\t\"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"sub.w %5,%1\\n\" \\\n\t\t\"subx %3,%0\" \\\n\t: \"=g\" ((USItype)(sh)), \\\n\t\t\"=&g\" ((USItype)(sl)) \\\n\t: \"0\" ((USItype)(ah)), \\\n\t\t\"g\" ((USItype)(bh)), \\\n\t\t\"1\" ((USItype)(al)), \\\n\t\t\"g\" ((USItype)(bl)))\n#define umul_ppmm(ph, pl, m0, m1) \\\n\t__asm__ (\"mulx %3,%0,%1\" \\\n\t: \"=g\" ((USItype)(ph)), \\\n\t\t\"=r\" ((USItype)(pl)) \\\n\t: \"%0\" ((USItype)(m0)), \\\n\t\t\"g\" ((USItype)(m1)))\n#define udiv_qrnnd(q, r, nh, nl, d) \\\n\t__asm__ (\"divx %4,%0,%1\" \\\n\t: \"=g\" ((USItype)(q)), \\\n\t\t\"=r\" ((USItype)(r)) \\\n\t: \"1\" ((USItype)(nh)), \\\n\t\t\"0\" ((USItype)(nl)), \\\n\t\t\"g\" ((USItype)(d)))\n#endif\n\n \n#if defined(__hppa) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"add %4,%5,%1\\n\" \\\n\t\t   \"addc %2,%3,%0\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t     \"=&r\" ((USItype)(sl)) \\\n\t: \"%rM\" ((USItype)(ah)), \\\n\t     \"rM\" ((USItype)(bh)), \\\n\t     \"%rM\" ((USItype)(al)), \\\n\t     \"rM\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"sub %4,%5,%1\\n\" \\\n\t   \"subb %2,%3,%0\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t     \"=&r\" ((USItype)(sl)) \\\n\t: \"rM\" ((USItype)(ah)), \\\n\t     \"rM\" ((USItype)(bh)), \\\n\t     \"rM\" ((USItype)(al)), \\\n\t     \"rM\" ((USItype)(bl)))\n#if 0 && defined(_PA_RISC1_1)\n \n#define umul_ppmm(wh, wl, u, v) \\\ndo { \\\n\tunion {UDItype __ll; \\\n\tstruct {USItype __h, __l; } __i; \\\n\t} __xx; \\\n\t__asm__ (\"xmpyu %1,%2,%0\" \\\n\t: \"=*f\" (__xx.__ll) \\\n\t: \"*f\" ((USItype)(u)), \\\n\t       \"*f\" ((USItype)(v))); \\\n\t(wh) = __xx.__i.__h; \\\n\t(wl) = __xx.__i.__l; \\\n} while (0)\n#define UMUL_TIME 8\n#define UDIV_TIME 60\n#else\n#define UMUL_TIME 40\n#define UDIV_TIME 80\n#endif\n#if 0  \n#define udiv_qrnnd(q, r, n1, n0, d) \\\ndo { USItype __r; \\\n\t(q) = __udiv_qrnnd(&__r, (n1), (n0), (d)); \\\n\t(r) = __r; \\\n} while (0)\nextern USItype __udiv_qrnnd();\n#endif  \n#endif  \n\n \n#if (defined(__i370__) || defined(__mvs__)) && W_TYPE_SIZE == 32\n#define umul_ppmm(xh, xl, m0, m1) \\\ndo { \\\n\tunion {UDItype __ll; \\\n\t   struct {USItype __h, __l; } __i; \\\n\t} __xx; \\\n\tUSItype __m0 = (m0), __m1 = (m1); \\\n\t__asm__ (\"mr %0,%3\" \\\n\t: \"=r\" (__xx.__i.__h), \\\n\t       \"=r\" (__xx.__i.__l) \\\n\t: \"%1\" (__m0), \\\n\t       \"r\" (__m1)); \\\n\t(xh) = __xx.__i.__h; (xl) = __xx.__i.__l; \\\n\t(xh) += ((((SItype) __m0 >> 31) & __m1) \\\n\t     + (((SItype) __m1 >> 31) & __m0)); \\\n} while (0)\n#define smul_ppmm(xh, xl, m0, m1) \\\ndo { \\\n\tunion {DItype __ll; \\\n\t   struct {USItype __h, __l; } __i; \\\n\t} __xx; \\\n\t__asm__ (\"mr %0,%3\" \\\n\t: \"=r\" (__xx.__i.__h), \\\n\t       \"=r\" (__xx.__i.__l) \\\n\t: \"%1\" (m0), \\\n\t       \"r\" (m1)); \\\n\t(xh) = __xx.__i.__h; (xl) = __xx.__i.__l; \\\n} while (0)\n#define sdiv_qrnnd(q, r, n1, n0, d) \\\ndo { \\\n\tunion {DItype __ll; \\\n\t   struct {USItype __h, __l; } __i; \\\n\t} __xx; \\\n\t__xx.__i.__h = n1; __xx.__i.__l = n0; \\\n\t__asm__ (\"dr %0,%2\" \\\n\t: \"=r\" (__xx.__ll) \\\n\t: \"0\" (__xx.__ll), \"r\" (d)); \\\n\t(q) = __xx.__i.__l; (r) = __xx.__i.__h; \\\n} while (0)\n#endif\n\n \n#undef __i386__\n#if (defined(__i386__) || defined(__i486__)) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"addl %5,%1\\n\" \\\n\t   \"adcl %3,%0\" \\\n\t: \"=r\" (sh), \\\n\t     \"=&r\" (sl) \\\n\t: \"%0\" ((USItype)(ah)), \\\n\t     \"g\" ((USItype)(bh)), \\\n\t     \"%1\" ((USItype)(al)), \\\n\t     \"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"subl %5,%1\\n\" \\\n\t   \"sbbl %3,%0\" \\\n\t: \"=r\" (sh), \\\n\t     \"=&r\" (sl) \\\n\t: \"0\" ((USItype)(ah)), \\\n\t     \"g\" ((USItype)(bh)), \\\n\t     \"1\" ((USItype)(al)), \\\n\t     \"g\" ((USItype)(bl)))\n#define umul_ppmm(w1, w0, u, v) \\\n\t__asm__ (\"mull %3\" \\\n\t: \"=a\" (w0), \\\n\t     \"=d\" (w1) \\\n\t: \"%0\" ((USItype)(u)), \\\n\t     \"rm\" ((USItype)(v)))\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n\t__asm__ (\"divl %4\" \\\n\t: \"=a\" (q), \\\n\t     \"=d\" (r) \\\n\t: \"0\" ((USItype)(n0)), \\\n\t     \"1\" ((USItype)(n1)), \\\n\t     \"rm\" ((USItype)(d)))\n#ifndef UMUL_TIME\n#define UMUL_TIME 40\n#endif\n#ifndef UDIV_TIME\n#define UDIV_TIME 40\n#endif\n#endif  \n\n \n#if defined(__i860__) && W_TYPE_SIZE == 32\n#define rshift_rhlc(r, h, l, c) \\\n\t__asm__ (\"shr %3,r0,r0\\n\" \\\n\t\"shrd %1,%2,%0\" \\\n\t   \"=r\" (r) : \"r\" (h), \"r\" (l), \"rn\" (c))\n#endif  \n\n \n#if defined(__i960__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"cmpo 1,0\\n\" \\\n\t\"addc %5,%4,%1\\n\" \\\n\t\"addc %3,%2,%0\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t     \"=&r\" ((USItype)(sl)) \\\n\t: \"%dI\" ((USItype)(ah)), \\\n\t     \"dI\" ((USItype)(bh)), \\\n\t     \"%dI\" ((USItype)(al)), \\\n\t     \"dI\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"cmpo 0,0\\n\" \\\n\t\"subc %5,%4,%1\\n\" \\\n\t\"subc %3,%2,%0\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t     \"=&r\" ((USItype)(sl)) \\\n\t: \"dI\" ((USItype)(ah)), \\\n\t     \"dI\" ((USItype)(bh)), \\\n\t     \"dI\" ((USItype)(al)), \\\n\t     \"dI\" ((USItype)(bl)))\n#define umul_ppmm(w1, w0, u, v) \\\n\t({union {UDItype __ll; \\\n\t   struct {USItype __l, __h; } __i; \\\n\t} __xx; \\\n\t__asm__ (\"emul        %2,%1,%0\" \\\n\t: \"=d\" (__xx.__ll) \\\n\t: \"%dI\" ((USItype)(u)), \\\n\t     \"dI\" ((USItype)(v))); \\\n\t(w1) = __xx.__i.__h; (w0) = __xx.__i.__l; })\n#define __umulsidi3(u, v) \\\n\t({UDItype __w; \\\n\t__asm__ (\"emul      %2,%1,%0\" \\\n\t: \"=d\" (__w) \\\n\t: \"%dI\" ((USItype)(u)), \\\n\t       \"dI\" ((USItype)(v))); \\\n\t__w; })\n#define udiv_qrnnd(q, r, nh, nl, d) \\\ndo { \\\n\tunion {UDItype __ll; \\\n\t   struct {USItype __l, __h; } __i; \\\n\t} __nn; \\\n\t__nn.__i.__h = (nh); __nn.__i.__l = (nl); \\\n\t__asm__ (\"ediv %d,%n,%0\" \\\n\t: \"=d\" (__rq.__ll) \\\n\t: \"dI\" (__nn.__ll), \\\n\t     \"dI\" ((USItype)(d))); \\\n\t(r) = __rq.__i.__l; (q) = __rq.__i.__h; \\\n} while (0)\n#if defined(__i960mx)\t\t \n#define rshift_rhlc(r, h, l, c) \\\ndo { \\\n\tunion {UDItype __ll; \\\n\t   struct {USItype __l, __h; } __i; \\\n\t} __nn; \\\n\t__nn.__i.__h = (h); __nn.__i.__l = (l); \\\n\t__asm__ (\"shre %2,%1,%0\" \\\n\t: \"=d\" (r) : \"dI\" (__nn.__ll), \"dI\" (c)); \\\n}\n#endif  \n#endif  \n\n \n#if (defined(__mc68000__) || defined(__mc68020__) || defined(__NeXT__) || defined(mc68020)) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"add%.l %5,%1\\n\" \\\n\t   \"addx%.l %3,%0\" \\\n\t: \"=d\" ((USItype)(sh)), \\\n\t     \"=&d\" ((USItype)(sl)) \\\n\t: \"%0\" ((USItype)(ah)), \\\n\t     \"d\" ((USItype)(bh)), \\\n\t     \"%1\" ((USItype)(al)), \\\n\t     \"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"sub%.l %5,%1\\n\" \\\n\t   \"subx%.l %3,%0\" \\\n\t: \"=d\" ((USItype)(sh)), \\\n\t     \"=&d\" ((USItype)(sl)) \\\n\t: \"0\" ((USItype)(ah)), \\\n\t     \"d\" ((USItype)(bh)), \\\n\t     \"1\" ((USItype)(al)), \\\n\t     \"g\" ((USItype)(bl)))\n#if (defined(__mc68020__) || defined(__NeXT__) || defined(mc68020))\n#define umul_ppmm(w1, w0, u, v) \\\n\t__asm__ (\"mulu%.l %3,%1:%0\" \\\n\t: \"=d\" ((USItype)(w0)), \\\n\t     \"=d\" ((USItype)(w1)) \\\n\t: \"%0\" ((USItype)(u)), \\\n\t     \"dmi\" ((USItype)(v)))\n#define UMUL_TIME 45\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n\t__asm__ (\"divu%.l %4,%1:%0\" \\\n\t: \"=d\" ((USItype)(q)), \\\n\t     \"=d\" ((USItype)(r)) \\\n\t: \"0\" ((USItype)(n0)), \\\n\t     \"1\" ((USItype)(n1)), \\\n\t     \"dmi\" ((USItype)(d)))\n#define UDIV_TIME 90\n#define sdiv_qrnnd(q, r, n1, n0, d) \\\n\t__asm__ (\"divs%.l %4,%1:%0\" \\\n\t: \"=d\" ((USItype)(q)), \\\n\t     \"=d\" ((USItype)(r)) \\\n\t: \"0\" ((USItype)(n0)), \\\n\t     \"1\" ((USItype)(n1)), \\\n\t     \"dmi\" ((USItype)(d)))\n#else  \n#define umul_ppmm(xh, xl, a, b) \\\ndo { USItype __umul_tmp1, __umul_tmp2; \\\n\t__asm__ (\"| Inlined umul_ppmm\\n\" \\\n\t\"move%.l %5,%3\\n\" \\\n\t\"move%.l %2,%0\\n\" \\\n\t\"move%.w %3,%1\\n\" \\\n\t\"swap\t%3\\n\" \\\n\t\"swap\t%0\\n\" \\\n\t\"mulu\t%2,%1\\n\" \\\n\t\"mulu\t%3,%0\\n\" \\\n\t\"mulu\t%2,%3\\n\" \\\n\t\"swap\t%2\\n\" \\\n\t\"mulu\t%5,%2\\n\" \\\n\t\"add%.l\t%3,%2\\n\" \\\n\t\"jcc\t1f\\n\" \\\n\t\"add%.l\t%#0x10000,%0\\n\" \\\n\t\"1:\tmove%.l %2,%3\\n\" \\\n\t\"clr%.w\t%2\\n\" \\\n\t\"swap\t%2\\n\" \\\n\t\"swap\t%3\\n\" \\\n\t\"clr%.w\t%3\\n\" \\\n\t\"add%.l\t%3,%1\\n\" \\\n\t\"addx%.l %2,%0\\n\" \\\n\t\"| End inlined umul_ppmm\" \\\n\t: \"=&d\" ((USItype)(xh)), \"=&d\" ((USItype)(xl)), \\\n\t\t\"=d\" (__umul_tmp1), \"=&d\" (__umul_tmp2) \\\n\t: \"%2\" ((USItype)(a)), \"d\" ((USItype)(b))); \\\n} while (0)\n#define UMUL_TIME 100\n#define UDIV_TIME 400\n#endif  \n#endif  \n\n \n#if defined(__m88000__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"addu.co %1,%r4,%r5\\n\" \\\n\t   \"addu.ci %0,%r2,%r3\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t     \"=&r\" ((USItype)(sl)) \\\n\t: \"%rJ\" ((USItype)(ah)), \\\n\t     \"rJ\" ((USItype)(bh)), \\\n\t     \"%rJ\" ((USItype)(al)), \\\n\t     \"rJ\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"subu.co %1,%r4,%r5\\n\" \\\n\t   \"subu.ci %0,%r2,%r3\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t     \"=&r\" ((USItype)(sl)) \\\n\t: \"rJ\" ((USItype)(ah)), \\\n\t     \"rJ\" ((USItype)(bh)), \\\n\t     \"rJ\" ((USItype)(al)), \\\n\t     \"rJ\" ((USItype)(bl)))\n#if defined(__m88110__)\n#define umul_ppmm(wh, wl, u, v) \\\ndo { \\\n\tunion {UDItype __ll; \\\n\t   struct {USItype __h, __l; } __i; \\\n\t} __x; \\\n\t__asm__ (\"mulu.d %0,%1,%2\" : \"=r\" (__x.__ll) : \"r\" (u), \"r\" (v)); \\\n\t(wh) = __x.__i.__h; \\\n\t(wl) = __x.__i.__l; \\\n} while (0)\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n\t({union {UDItype __ll; \\\n\t   struct {USItype __h, __l; } __i; \\\n\t} __x, __q; \\\n\t__x.__i.__h = (n1); __x.__i.__l = (n0); \\\n\t__asm__ (\"divu.d %0,%1,%2\" \\\n\t: \"=r\" (__q.__ll) : \"r\" (__x.__ll), \"r\" (d)); \\\n\t(r) = (n0) - __q.__l * (d); (q) = __q.__l; })\n#define UMUL_TIME 5\n#define UDIV_TIME 25\n#else\n#define UMUL_TIME 17\n#define UDIV_TIME 150\n#endif  \n#endif  \n\n \n#if defined(__mips__) && W_TYPE_SIZE == 32\n#define umul_ppmm(w1, w0, u, v)\t\t\t\\\ndo {\t\t\t\t\t\t\\\n\tUDItype __ll = (UDItype)(u) * (v);\t\\\n\tw1 = __ll >> 32;\t\t\t\\\n\tw0 = __ll;\t\t\t\t\\\n} while (0)\n#define UMUL_TIME 10\n#define UDIV_TIME 100\n#endif  \n\n \n#if (defined(__mips) && __mips >= 3) && W_TYPE_SIZE == 64\n#if defined(__mips_isa_rev) && __mips_isa_rev >= 6 && defined(CONFIG_CC_IS_GCC)\n \n#define umul_ppmm(w1, w0, u, v)\t\t\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\t__asm__ (\"dmulu %0,%1,%2\"\t\t\t\t\t\\\n\t\t : \"=d\" ((UDItype)(w0))\t\t\t\t\t\\\n\t\t : \"d\" ((UDItype)(u)),\t\t\t\t\t\\\n\t\t   \"d\" ((UDItype)(v)));\t\t\t\t\t\\\n\t__asm__ (\"dmuhu %0,%1,%2\"\t\t\t\t\t\\\n\t\t : \"=d\" ((UDItype)(w1))\t\t\t\t\t\\\n\t\t : \"d\" ((UDItype)(u)),\t\t\t\t\t\\\n\t\t   \"d\" ((UDItype)(v)));\t\t\t\t\t\\\n} while (0)\n#else\n#define umul_ppmm(w1, w0, u, v) \\\ndo {\t\t\t\t\t\t\t\t\t\\\n\ttypedef unsigned int __ll_UTItype __attribute__((mode(TI)));\t\\\n\t__ll_UTItype __ll = (__ll_UTItype)(u) * (v);\t\t\t\\\n\tw1 = __ll >> 64;\t\t\t\t\t\t\\\n\tw0 = __ll;\t\t\t\t\t\t\t\\\n} while (0)\n#endif\n#define UMUL_TIME 20\n#define UDIV_TIME 140\n#endif  \n\n \n#if defined(__ns32000__) && W_TYPE_SIZE == 32\n#define umul_ppmm(w1, w0, u, v) \\\n\t({union {UDItype __ll; \\\n\t   struct {USItype __l, __h; } __i; \\\n\t} __xx; \\\n\t__asm__ (\"meid %2,%0\" \\\n\t: \"=g\" (__xx.__ll) \\\n\t: \"%0\" ((USItype)(u)), \\\n\t     \"g\" ((USItype)(v))); \\\n\t(w1) = __xx.__i.__h; (w0) = __xx.__i.__l; })\n#define __umulsidi3(u, v) \\\n\t({UDItype __w; \\\n\t__asm__ (\"meid %2,%0\" \\\n\t: \"=g\" (__w) \\\n\t: \"%0\" ((USItype)(u)), \\\n\t       \"g\" ((USItype)(v))); \\\n\t__w; })\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n\t({union {UDItype __ll; \\\n\t   struct {USItype __l, __h; } __i; \\\n\t} __xx; \\\n\t__xx.__i.__h = (n1); __xx.__i.__l = (n0); \\\n\t__asm__ (\"deid %2,%0\" \\\n\t: \"=g\" (__xx.__ll) \\\n\t: \"0\" (__xx.__ll), \\\n\t     \"g\" ((USItype)(d))); \\\n\t(r) = __xx.__i.__l; (q) = __xx.__i.__h; })\n#endif  \n\n \n#if (defined(_ARCH_PPC) || defined(_IBMR2)) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\ndo { \\\n\tif (__builtin_constant_p(bh) && (bh) == 0) \\\n\t\t__asm__ (\"{a%I4|add%I4c} %1,%3,%4\\n\\t{aze|addze} %0,%2\" \\\n\t\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t\t: \"%r\" ((USItype)(ah)), \\\n\t\t\"%r\" ((USItype)(al)), \\\n\t\t\"rI\" ((USItype)(bl))); \\\n\telse if (__builtin_constant_p(bh) && (bh) == ~(USItype) 0) \\\n\t\t__asm__ (\"{a%I4|add%I4c} %1,%3,%4\\n\\t{ame|addme} %0,%2\" \\\n\t\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t\t: \"%r\" ((USItype)(ah)), \\\n\t\t\"%r\" ((USItype)(al)), \\\n\t\t\"rI\" ((USItype)(bl))); \\\n\telse \\\n\t\t__asm__ (\"{a%I5|add%I5c} %1,%4,%5\\n\\t{ae|adde} %0,%2,%3\" \\\n\t\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t\t: \"%r\" ((USItype)(ah)), \\\n\t\t\"r\" ((USItype)(bh)), \\\n\t\t\"%r\" ((USItype)(al)), \\\n\t\t\"rI\" ((USItype)(bl))); \\\n} while (0)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\ndo { \\\n\tif (__builtin_constant_p(ah) && (ah) == 0) \\\n\t\t__asm__ (\"{sf%I3|subf%I3c} %1,%4,%3\\n\\t{sfze|subfze} %0,%2\" \\\n\t\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t\t: \"r\" ((USItype)(bh)), \\\n\t\t\"rI\" ((USItype)(al)), \\\n\t\t\"r\" ((USItype)(bl))); \\\n\telse if (__builtin_constant_p(ah) && (ah) == ~(USItype) 0) \\\n\t\t__asm__ (\"{sf%I3|subf%I3c} %1,%4,%3\\n\\t{sfme|subfme} %0,%2\" \\\n\t\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t\t: \"r\" ((USItype)(bh)), \\\n\t\t\"rI\" ((USItype)(al)), \\\n\t\t\"r\" ((USItype)(bl))); \\\n\telse if (__builtin_constant_p(bh) && (bh) == 0) \\\n\t\t__asm__ (\"{sf%I3|subf%I3c} %1,%4,%3\\n\\t{ame|addme} %0,%2\" \\\n\t\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t\t: \"r\" ((USItype)(ah)), \\\n\t\t\"rI\" ((USItype)(al)), \\\n\t\t\"r\" ((USItype)(bl))); \\\n\telse if (__builtin_constant_p(bh) && (bh) == ~(USItype) 0) \\\n\t\t__asm__ (\"{sf%I3|subf%I3c} %1,%4,%3\\n\\t{aze|addze} %0,%2\" \\\n\t\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t\t: \"r\" ((USItype)(ah)), \\\n\t\t\"rI\" ((USItype)(al)), \\\n\t\t\"r\" ((USItype)(bl))); \\\n\telse \\\n\t\t__asm__ (\"{sf%I4|subf%I4c} %1,%5,%4\\n\\t{sfe|subfe} %0,%3,%2\" \\\n\t\t: \"=r\" (sh), \\\n\t\t\"=&r\" (sl) \\\n\t\t: \"r\" ((USItype)(ah)), \\\n\t\t\"r\" ((USItype)(bh)), \\\n\t\t\"rI\" ((USItype)(al)), \\\n\t\t\"r\" ((USItype)(bl))); \\\n} while (0)\n#if defined(_ARCH_PPC)\n#define umul_ppmm(ph, pl, m0, m1) \\\ndo { \\\n\tUSItype __m0 = (m0), __m1 = (m1); \\\n\t__asm__ (\"mulhwu %0,%1,%2\" \\\n\t: \"=r\" (ph) \\\n\t: \"%r\" (__m0), \\\n\t\"r\" (__m1)); \\\n\t(pl) = __m0 * __m1; \\\n} while (0)\n#define UMUL_TIME 15\n#define smul_ppmm(ph, pl, m0, m1) \\\ndo { \\\n\tSItype __m0 = (m0), __m1 = (m1); \\\n\t__asm__ (\"mulhw %0,%1,%2\" \\\n\t: \"=r\" ((SItype) ph) \\\n\t: \"%r\" (__m0), \\\n\t\"r\" (__m1)); \\\n\t(pl) = __m0 * __m1; \\\n} while (0)\n#define SMUL_TIME 14\n#define UDIV_TIME 120\n#else\n#define umul_ppmm(xh, xl, m0, m1) \\\ndo { \\\n\tUSItype __m0 = (m0), __m1 = (m1); \\\n\t__asm__ (\"mul %0,%2,%3\" \\\n\t: \"=r\" ((USItype)(xh)), \\\n\t\"=q\" ((USItype)(xl)) \\\n\t: \"r\" (__m0), \\\n\t\"r\" (__m1)); \\\n\t(xh) += ((((SItype) __m0 >> 31) & __m1) \\\n\t+ (((SItype) __m1 >> 31) & __m0)); \\\n} while (0)\n#define UMUL_TIME 8\n#define smul_ppmm(xh, xl, m0, m1) \\\n\t__asm__ (\"mul %0,%2,%3\" \\\n\t: \"=r\" ((SItype)(xh)), \\\n\t\"=q\" ((SItype)(xl)) \\\n\t: \"r\" (m0), \\\n\t\"r\" (m1))\n#define SMUL_TIME 4\n#define sdiv_qrnnd(q, r, nh, nl, d) \\\n\t__asm__ (\"div %0,%2,%4\" \\\n\t: \"=r\" ((SItype)(q)), \"=q\" ((SItype)(r)) \\\n\t: \"r\" ((SItype)(nh)), \"1\" ((SItype)(nl)), \"r\" ((SItype)(d)))\n#define UDIV_TIME 100\n#endif\n#endif  \n\n \n#if defined(__pyr__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"addw        %5,%1\\n\" \\\n\t\"addwc\t%3,%0\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t\"=&r\" ((USItype)(sl)) \\\n\t: \"%0\" ((USItype)(ah)), \\\n\t\"g\" ((USItype)(bh)), \\\n\t\"%1\" ((USItype)(al)), \\\n\t\"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"subw        %5,%1\\n\" \\\n\t\"subwb\t%3,%0\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t\"=&r\" ((USItype)(sl)) \\\n\t: \"0\" ((USItype)(ah)), \\\n\t\"g\" ((USItype)(bh)), \\\n\t\"1\" ((USItype)(al)), \\\n\t\"g\" ((USItype)(bl)))\n\t \n#define umul_ppmm(w1, w0, u, v) \\\n\t({union {UDItype __ll; \\\n\tstruct {USItype __h, __l; } __i; \\\n\t} __xx; \\\n\t__asm__ (\"movw %1,%R0\\n\" \\\n\t\"uemul %2,%0\" \\\n\t: \"=&r\" (__xx.__ll) \\\n\t: \"g\" ((USItype) (u)), \\\n\t\"g\" ((USItype)(v))); \\\n\t(w1) = __xx.__i.__h; (w0) = __xx.__i.__l; })\n#endif  \n\n \n#if defined(__ibm032__)  \t&& W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"a %1,%5\\n\" \\\n\t\"ae %0,%3\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t\"=&r\" ((USItype)(sl)) \\\n\t: \"%0\" ((USItype)(ah)), \\\n\t\"r\" ((USItype)(bh)), \\\n\t\"%1\" ((USItype)(al)), \\\n\t\"r\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"s %1,%5\\n\" \\\n\t\"se %0,%3\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t\"=&r\" ((USItype)(sl)) \\\n\t: \"0\" ((USItype)(ah)), \\\n\t\"r\" ((USItype)(bh)), \\\n\t\"1\" ((USItype)(al)), \\\n\t\"r\" ((USItype)(bl)))\n#define umul_ppmm(ph, pl, m0, m1) \\\ndo { \\\n\tUSItype __m0 = (m0), __m1 = (m1); \\\n\t__asm__ ( \\\n\t\"s       r2,r2\\n\" \\\n\t\"mts\tr10,%2\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"m\tr2,%3\\n\" \\\n\t\"cas\t%0,r2,r0\\n\" \\\n\t\"mfs\tr10,%1\" \\\n\t: \"=r\" ((USItype)(ph)), \\\n\t\"=r\" ((USItype)(pl)) \\\n\t: \"%r\" (__m0), \\\n\t\"r\" (__m1) \\\n\t: \"r2\"); \\\n\t(ph) += ((((SItype) __m0 >> 31) & __m1) \\\n\t+ (((SItype) __m1 >> 31) & __m0)); \\\n} while (0)\n#define UMUL_TIME 20\n#define UDIV_TIME 200\n#endif  \n\n \n#if (defined(__sh2__) || defined(__sh3__) || defined(__SH4__)) \\\n\t&& W_TYPE_SIZE == 32\n#define umul_ppmm(w1, w0, u, v) \\\n\t__asm__ ( \\\n\t\"dmulu.l %2,%3\\n\" \\\n\t\"sts\tmacl,%1\\n\" \\\n\t\"sts\tmach,%0\" \\\n\t: \"=r\" ((USItype)(w1)), \\\n\t\"=r\" ((USItype)(w0)) \\\n\t: \"r\" ((USItype)(u)), \\\n\t\"r\" ((USItype)(v)) \\\n\t: \"macl\", \"mach\")\n#define UMUL_TIME 5\n#endif\n\n \n#if defined(__sparc__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"addcc %r4,%5,%1\\n\" \\\n\t\"addx %r2,%3,%0\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t\"=&r\" ((USItype)(sl)) \\\n\t: \"%rJ\" ((USItype)(ah)), \\\n\t\"rI\" ((USItype)(bh)), \\\n\t\"%rJ\" ((USItype)(al)), \\\n\t\"rI\" ((USItype)(bl)) \\\n\t__CLOBBER_CC)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"subcc %r4,%5,%1\\n\" \\\n\t\"subx %r2,%3,%0\" \\\n\t: \"=r\" ((USItype)(sh)), \\\n\t\"=&r\" ((USItype)(sl)) \\\n\t: \"rJ\" ((USItype)(ah)), \\\n\t\"rI\" ((USItype)(bh)), \\\n\t\"rJ\" ((USItype)(al)), \\\n\t\"rI\" ((USItype)(bl)) \\\n\t__CLOBBER_CC)\n#if defined(__sparc_v8__)\n \n#define umul_ppmm(w1, w0, u, v) \\\n\t__asm__ (\"umul %2,%3,%1;rd %%y,%0\" \\\n\t: \"=r\" ((USItype)(w1)), \\\n\t\"=r\" ((USItype)(w0)) \\\n\t: \"r\" ((USItype)(u)), \\\n\t\"r\" ((USItype)(v)))\n#define UMUL_TIME 5\n#ifndef SUPERSPARC\t\t \n#define udiv_qrnnd(q, r, n1, n0, d) \\\ndo { \\\n\tUSItype __q; \\\n\t__asm__ (\"mov %1,%%y;nop;nop;nop;udiv %2,%3,%0\" \\\n\t: \"=r\" ((USItype)(__q)) \\\n\t: \"r\" ((USItype)(n1)), \\\n\t\"r\" ((USItype)(n0)), \\\n\t\"r\" ((USItype)(d))); \\\n\t(r) = (n0) - __q * (d); \\\n\t(q) = __q; \\\n} while (0)\n#define UDIV_TIME 25\n#endif  \n#else  \n#if defined(__sparclite__)\n \n#define umul_ppmm(w1, w0, u, v) \\\n\t__asm__ (\"umul %2,%3,%1;rd %%y,%0\" \\\n\t: \"=r\" ((USItype)(w1)), \\\n\t\"=r\" ((USItype)(w0)) \\\n\t: \"r\" ((USItype)(u)), \\\n\t\"r\" ((USItype)(v)))\n#define UMUL_TIME 5\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n\t__asm__ (\"! Inlined udiv_qrnnd\\n\" \\\n\t\"wr\t%%g0,%2,%%y\t! Not a delayed write for sparclite\\n\" \\\n\t\"tst\t%%g0\\n\" \\\n\t\"divscc\t%3,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%%g1\\n\" \\\n\t\"divscc\t%%g1,%4,%0\\n\" \\\n\t\"rd\t%%y,%1\\n\" \\\n\t\"bl,a 1f\\n\" \\\n\t\"add\t%1,%4,%1\\n\" \\\n\t\"1:\t! End of inline udiv_qrnnd\" \\\n\t: \"=r\" ((USItype)(q)), \\\n\t\"=r\" ((USItype)(r)) \\\n\t: \"r\" ((USItype)(n1)), \\\n\t\"r\" ((USItype)(n0)), \\\n\t\"rI\" ((USItype)(d)) \\\n\t: \"%g1\" __AND_CLOBBER_CC)\n#define UDIV_TIME 37\n#endif  \n#endif  \n\t \n#ifndef umul_ppmm\n#define umul_ppmm(w1, w0, u, v) \\\n\t__asm__ (\"! Inlined umul_ppmm\\n\" \\\n\t\"wr\t%%g0,%2,%%y\t! SPARC has 0-3 delay insn after a wr\\n\" \\\n\t\"sra\t%3,31,%%g2\t! Don't move this insn\\n\" \\\n\t\"and\t%2,%%g2,%%g2\t! Don't move this insn\\n\" \\\n\t\"andcc\t%%g0,0,%%g1\t! Don't move this insn\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,%3,%%g1\\n\" \\\n\t\"mulscc\t%%g1,0,%%g1\\n\" \\\n\t\"add\t%%g1,%%g2,%0\\n\" \\\n\t\"rd\t%%y,%1\" \\\n\t: \"=r\" ((USItype)(w1)), \\\n\t\"=r\" ((USItype)(w0)) \\\n\t: \"%rI\" ((USItype)(u)), \\\n\t\"r\" ((USItype)(v)) \\\n\t: \"%g1\", \"%g2\" __AND_CLOBBER_CC)\n#define UMUL_TIME 39\t\t \n \n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  __asm__ (\"! Inlined udiv_qrnnd\\n\\t\"\t\t\t\t\t\\\n\t   \"mov\t32,%%g1\\n\\t\"\t\t\t\t\t\t\\\n\t   \"subcc\t%1,%2,%%g0\\n\\t\"\t\t\t\t\t\\\n\t   \"1:\tbcs\t5f\\n\\t\"\t\t\t\t\t\t\\\n\t   \"addxcc %0,%0,%0\t! shift n1n0 and a q-bit in lsb\\n\\t\"\t\\\n\t   \"sub\t%1,%2,%1\t! this kills msb of n\\n\\t\"\t\t\\\n\t   \"addx\t%1,%1,%1\t! so this can't give carry\\n\\t\"\t\\\n\t   \"subcc\t%%g1,1,%%g1\\n\\t\"\t\t\t\t\\\n\t   \"2:\tbne\t1b\\n\\t\"\t\t\t\t\t\t\\\n\t   \"subcc\t%1,%2,%%g0\\n\\t\"\t\t\t\t\t\\\n\t   \"bcs\t3f\\n\\t\"\t\t\t\t\t\t\t\\\n\t   \"addxcc %0,%0,%0\t! shift n1n0 and a q-bit in lsb\\n\\t\"\t\\\n\t   \"b\t\t3f\\n\\t\"\t\t\t\t\t\t\\\n\t   \"sub\t%1,%2,%1\t! this kills msb of n\\n\\t\"\t\t\\\n\t   \"4:\tsub\t%1,%2,%1\\n\\t\"\t\t\t\t\t\\\n\t   \"5:\taddxcc\t%1,%1,%1\\n\\t\"\t\t\t\t\t\\\n\t   \"bcc\t2b\\n\\t\"\t\t\t\t\t\t\t\\\n\t   \"subcc\t%%g1,1,%%g1\\n\\t\"\t\t\t\t\\\n\t   \"! Got carry from n.  Subtract next step to cancel this carry.\\n\\t\" \\\n\t   \"bne\t4b\\n\\t\"\t\t\t\t\t\t\t\\\n\t   \"addcc\t%0,%0,%0\t! shift n1n0 and a 0-bit in lsb\\n\\t\" \\\n\t   \"sub\t%1,%2,%1\\n\\t\"\t\t\t\t\t\t\\\n\t   \"3:\txnor\t%0,0,%0\\n\\t\"\t\t\t\t\t\\\n\t   \"! End of inline udiv_qrnnd\\n\"\t\t\t\t\\\n\t   : \"=&r\" ((USItype)(q)),\t\t\t\t\t\\\n\t     \"=&r\" ((USItype)(r))\t\t\t\t\t\\\n\t   : \"r\" ((USItype)(d)),\t\t\t\t\t\\\n\t     \"1\" ((USItype)(n1)),\t\t\t\t\t\\\n\t     \"0\" ((USItype)(n0)) : \"%g1\", \"cc\")\n#define UDIV_TIME (3+7*32)       \n#endif\n#endif  \n\n \n#if defined(__vax__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"addl2 %5,%1\\n\" \\\n\t\"adwc %3,%0\" \\\n\t: \"=g\" ((USItype)(sh)), \\\n\t\"=&g\" ((USItype)(sl)) \\\n\t: \"%0\" ((USItype)(ah)), \\\n\t\"g\" ((USItype)(bh)), \\\n\t\"%1\" ((USItype)(al)), \\\n\t\"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"subl2 %5,%1\\n\" \\\n\t\"sbwc %3,%0\" \\\n\t: \"=g\" ((USItype)(sh)), \\\n\t\"=&g\" ((USItype)(sl)) \\\n\t: \"0\" ((USItype)(ah)), \\\n\t\"g\" ((USItype)(bh)), \\\n\t\"1\" ((USItype)(al)), \\\n\t\"g\" ((USItype)(bl)))\n#define umul_ppmm(xh, xl, m0, m1) \\\ndo { \\\n\tunion {UDItype __ll; \\\n\tstruct {USItype __l, __h; } __i; \\\n\t} __xx; \\\n\tUSItype __m0 = (m0), __m1 = (m1); \\\n\t__asm__ (\"emul %1,%2,$0,%0\" \\\n\t: \"=g\" (__xx.__ll) \\\n\t: \"g\" (__m0), \\\n\t\"g\" (__m1)); \\\n\t(xh) = __xx.__i.__h; (xl) = __xx.__i.__l; \\\n\t(xh) += ((((SItype) __m0 >> 31) & __m1) \\\n\t+ (((SItype) __m1 >> 31) & __m0)); \\\n} while (0)\n#define sdiv_qrnnd(q, r, n1, n0, d) \\\ndo { \\\n\tunion {DItype __ll; \\\n\tstruct {SItype __l, __h; } __i; \\\n\t} __xx; \\\n\t__xx.__i.__h = n1; __xx.__i.__l = n0; \\\n\t__asm__ (\"ediv %3,%2,%0,%1\" \\\n\t: \"=g\" (q), \"=g\" (r) \\\n\t: \"g\" (__xx.__ll), \"g\" (d)); \\\n} while (0)\n#endif  \n\n \n#if defined(__z8000__) && W_TYPE_SIZE == 16\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"add %H1,%H5\\n\\tadc  %H0,%H3\" \\\n\t: \"=r\" ((unsigned int)(sh)), \\\n\t\"=&r\" ((unsigned int)(sl)) \\\n\t: \"%0\" ((unsigned int)(ah)), \\\n\t\"r\" ((unsigned int)(bh)), \\\n\t\"%1\" ((unsigned int)(al)), \\\n\t\"rQR\" ((unsigned int)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n\t__asm__ (\"sub %H1,%H5\\n\\tsbc  %H0,%H3\" \\\n\t: \"=r\" ((unsigned int)(sh)), \\\n\t\"=&r\" ((unsigned int)(sl)) \\\n\t: \"0\" ((unsigned int)(ah)), \\\n\t\"r\" ((unsigned int)(bh)), \\\n\t\"1\" ((unsigned int)(al)), \\\n\t\"rQR\" ((unsigned int)(bl)))\n#define umul_ppmm(xh, xl, m0, m1) \\\ndo { \\\n\tunion {long int __ll; \\\n\tstruct {unsigned int __h, __l; } __i; \\\n\t} __xx; \\\n\tunsigned int __m0 = (m0), __m1 = (m1); \\\n\t__asm__ (\"mult      %S0,%H3\" \\\n\t: \"=r\" (__xx.__i.__h), \\\n\t\"=r\" (__xx.__i.__l) \\\n\t: \"%1\" (__m0), \\\n\t\"rQR\" (__m1)); \\\n\t(xh) = __xx.__i.__h; (xl) = __xx.__i.__l; \\\n\t(xh) += ((((signed int) __m0 >> 15) & __m1) \\\n\t+ (((signed int) __m1 >> 15) & __m0)); \\\n} while (0)\n#endif  \n\n#endif  \n\n \n#if !defined(umul_ppmm) && defined(__umulsidi3)\n#define umul_ppmm(ph, pl, m0, m1) \\\n{ \\\n\tUDWtype __ll = __umulsidi3(m0, m1); \\\n\tph = (UWtype) (__ll >> W_TYPE_SIZE); \\\n\tpl = (UWtype) __ll; \\\n}\n#endif\n\n#if !defined(__umulsidi3)\n#define __umulsidi3(u, v) \\\n\t({UWtype __hi, __lo; \\\n\tumul_ppmm(__hi, __lo, u, v); \\\n\t((UDWtype) __hi << W_TYPE_SIZE) | __lo; })\n#endif\n\n\t \n\n#if !defined(add_ssaaaa)\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\ndo { \\\n\tUWtype __x; \\\n\t__x = (al) + (bl); \\\n\t(sh) = (ah) + (bh) + (__x < (al)); \\\n\t(sl) = __x; \\\n} while (0)\n#endif\n\n#if !defined(sub_ddmmss)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\ndo { \\\n\tUWtype __x; \\\n\t__x = (al) - (bl); \\\n\t(sh) = (ah) - (bh) - (__x > (al)); \\\n\t(sl) = __x; \\\n} while (0)\n#endif\n\n#if !defined(umul_ppmm)\n#define umul_ppmm(w1, w0, u, v) \\\ndo { \\\n\tUWtype __x0, __x1, __x2, __x3; \\\n\tUHWtype __ul, __vl, __uh, __vh; \\\n\tUWtype __u = (u), __v = (v); \\\n\t\\\n\t__ul = __ll_lowpart(__u); \\\n\t__uh = __ll_highpart(__u); \\\n\t__vl = __ll_lowpart(__v); \\\n\t__vh = __ll_highpart(__v); \\\n\t\\\n\t__x0 = (UWtype) __ul * __vl; \\\n\t__x1 = (UWtype) __ul * __vh; \\\n\t__x2 = (UWtype) __uh * __vl; \\\n\t__x3 = (UWtype) __uh * __vh; \\\n\t\\\n\t__x1 += __ll_highpart(__x0);  \\\n\t__x1 += __x2;\t\t  \\\n\tif (__x1 < __x2)\t\t  \\\n\t__x3 += __ll_B;\t\t  \\\n\t\\\n\t(w1) = __x3 + __ll_highpart(__x1); \\\n\t(w0) = (__ll_lowpart(__x1) << W_TYPE_SIZE/2) + __ll_lowpart(__x0); \\\n} while (0)\n#endif\n\n#if !defined(umul_ppmm)\n#define smul_ppmm(w1, w0, u, v) \\\ndo { \\\n\tUWtype __w1; \\\n\tUWtype __m0 = (u), __m1 = (v); \\\n\tumul_ppmm(__w1, w0, __m0, __m1); \\\n\t(w1) = __w1 - (-(__m0 >> (W_TYPE_SIZE - 1)) & __m1) \\\n\t- (-(__m1 >> (W_TYPE_SIZE - 1)) & __m0); \\\n} while (0)\n#endif\n\n\t \n#define __udiv_qrnnd_c(q, r, n1, n0, d) \\\ndo { \\\n\tUWtype __d1, __d0, __q1, __q0, __r1, __r0, __m; \\\n\t__d1 = __ll_highpart(d); \\\n\t__d0 = __ll_lowpart(d); \\\n\t\\\n\t__r1 = (n1) % __d1; \\\n\t__q1 = (n1) / __d1; \\\n\t__m = (UWtype) __q1 * __d0; \\\n\t__r1 = __r1 * __ll_B | __ll_highpart(n0); \\\n\tif (__r1 < __m) { \\\n\t\t__q1--, __r1 += (d); \\\n\t\tif (__r1 >= (d))   \\\n\t\tif (__r1 < __m) \\\n\t\t\t__q1--, __r1 += (d); \\\n\t} \\\n\t__r1 -= __m; \\\n\t\\\n\t__r0 = __r1 % __d1; \\\n\t__q0 = __r1 / __d1; \\\n\t__m = (UWtype) __q0 * __d0; \\\n\t__r0 = __r0 * __ll_B | __ll_lowpart(n0); \\\n\tif (__r0 < __m) { \\\n\t\t__q0--, __r0 += (d); \\\n\t\tif (__r0 >= (d)) \\\n\t\t\tif (__r0 < __m) \\\n\t\t\t\t__q0--, __r0 += (d); \\\n\t} \\\n\t__r0 -= __m; \\\n\t\\\n\t(q) = (UWtype) __q1 * __ll_B | __q0; \\\n\t(r) = __r0; \\\n} while (0)\n\n \n#if !defined(udiv_qrnnd) && defined(sdiv_qrnnd)\n#define udiv_qrnnd(q, r, nh, nl, d) \\\ndo { \\\n\tUWtype __r; \\\n\t(q) = __MPN(udiv_w_sdiv) (&__r, nh, nl, d); \\\n\t(r) = __r; \\\n} while (0)\n#endif\n\n\t \n#if !defined(udiv_qrnnd)\n#define UDIV_NEEDS_NORMALIZATION 1\n#define udiv_qrnnd __udiv_qrnnd_c\n#endif\n\n#ifndef UDIV_NEEDS_NORMALIZATION\n#define UDIV_NEEDS_NORMALIZATION 0\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}