// (C) 2001-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License Subscription 
// Agreement, Altera MegaCore Function License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


//--------------------------------------------------------------------------------------------------------
//
//  [START] MMR - Memory Mapped Register Definition
//
//--------------------------------------------------------------------------------------------------------
    //----------------------------------------------------------------------------------------------------
    // Generic Signals
    //----------------------------------------------------------------------------------------------------
    // cfg_type
    `define MMR_TYPE_DDR1    3'b000
    `define MMR_TYPE_DDR2    3'b001
    `define MMR_TYPE_DDR3    3'b010
    `define MMR_TYPE_LPDDR1  3'b011
    `define MMR_TYPE_LPDDR2  3'b100
    
    //----------------------------------------------------------------------------------------------------
    // Address Mapping Signals
    //----------------------------------------------------------------------------------------------------
    // cfg_addr_order
    `define MMR_ADDR_ORDER_CS_ROW_BA_COL    2'b00
    `define MMR_ADDR_ORDER_CS_BA_ROW_COL    2'b01
    `define MMR_ADDR_ORDER_ROW_CS_BA_COL    2'b10
    
//--------------------------------------------------------------------------------------------------------
//
//  [END] MMR - Memory Mapped Register Definition
//
//--------------------------------------------------------------------------------------------------------
