// Seed: 997836804
module module_0 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri id_7
    , id_17,
    input tri0 id_8,
    output wand id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    output wor id_13,
    input supply1 id_14,
    output tri id_15
);
  wire id_18, id_19;
  tri0 id_20, id_21;
  assign id_21 = id_11;
  reg id_22;
  assign id_15 = id_4;
  final id_22 <= 1;
  wire id_23;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    output tri0 id_6,
    input supply1 id_7
);
  always id_4 = id_7 && 1;
  buf (id_5, id_7);
  module_0(
      id_2, id_5, id_2, id_2, id_7, id_7, id_7, id_2, id_7, id_3, id_2, id_7, id_2, id_3, id_2, id_5
  );
  assign id_0 = 1;
endmodule
