{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:44:56 2018 " "Info: Processing started: Sun Jun 03 15:44:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_sta USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[2\]\|combout " "Warning: Node \"Check_Led\[2\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[3\]\|combout " "Warning: Node \"Check_Led\[3\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[7\]\|combout " "Warning: Node \"Check_Led\[7\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[6\]\|combout " "Warning: Node \"Check_Led\[6\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[1\]\|combout " "Warning: Node \"Check_Led\[1\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[0\]\|combout " "Warning: Node \"Check_Led\[0\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[4\]\|combout " "Warning: Node \"Check_Led\[4\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[5\]\|combout " "Warning: Node \"Check_Led\[5\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[0\]~latch\|combout " "Warning: Node \"CPU_Read_1\[0\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[0\]\|combout " "Warning: Node \"CPU_Read_1_t\[0\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[1\]\|combout " "Warning: Node \"CPU_Read_1_t\[1\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[1\]~latch\|combout " "Warning: Node \"CPU_Read_1\[1\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[2\]~latch\|combout " "Warning: Node \"CPU_Read_1\[2\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[2\]\|combout " "Warning: Node \"CPU_Read_1_t\[2\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[3\]~latch\|combout " "Warning: Node \"CPU_Read_1\[3\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[3\]\|combout " "Warning: Node \"CPU_Read_1_t\[3\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[4\]~latch\|combout " "Warning: Node \"CPU_Read_1\[4\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[4\]\|combout " "Warning: Node \"CPU_Read_1_t\[4\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[5\]\|combout " "Warning: Node \"CPU_Read_1_t\[5\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[5\]~latch\|combout " "Warning: Node \"CPU_Read_1\[5\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[6\]\|combout " "Warning: Node \"CPU_Read_1_t\[6\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[6\]~latch\|combout " "Warning: Node \"CPU_Read_1\[6\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[7\]~latch\|combout " "Warning: Node \"CPU_Read_1\[7\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[7\]\|combout " "Warning: Node \"CPU_Read_1_t\[7\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7n1 " "Info: Entity dcfifo_d7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 876 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at qsta_default_script.tcl(876): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 876 Argument <to> is not an object ID " "Warning: Ignored set_false_path at qsta_default_script.tcl(876): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info: read_sdc" {  } { { "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "USB2_SDRAM_Project.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'USB2_SDRAM_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.833 -waveform \{0.000 10.416\} -name CLK48M CLK48M " "Info: create_clock -period 20.833 -waveform \{0.000 10.416\} -name CLK48M CLK48M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{U0\|U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{U0\|U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LED_Check:U9\|Low_Clk_Counter\[19\] LED_Check:U9\|Low_Clk_Counter\[19\] " "Info: create_clock -period 1.000 -name LED_Check:U9\|Low_Clk_Counter\[19\] LED_Check:U9\|Low_Clk_Counter\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_WR CPU_WR " "Info: create_clock -period 1.000 -name CPU_WR CPU_WR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_RD CPU_RD " "Info: create_clock -period 1.000 -name CPU_RD CPU_RD" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_Set CPU_Set " "Info: create_clock -period 1.000 -name CPU_Set CPU_Set" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.402 " "Info: Worst-case setup slack is -6.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.402       -43.761 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -6.402       -43.761 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.580       -45.606 CPU_Set  " "Info:    -4.580       -45.606 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304        -1.165 CPU_WR  " "Info:    -0.304        -1.165 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.101 CLK48M  " "Info:    -0.101        -0.101 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095        -0.540 CPU_RD  " "Info:    -0.095        -0.540 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.040         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.443         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     5.443         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.915 " "Info: Worst-case hold slack is -0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915        -5.482 CPU_Set  " "Info:    -0.915        -5.482 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658        -0.658 CLK48M  " "Info:    -0.658        -0.658 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247         0.000 CPU_RD  " "Info:     0.247         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:     0.432         0.000 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.435         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.452         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551         0.000 CPU_WR  " "Info:     0.551         0.000 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.436 " "Info: Worst-case recovery slack is -0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436        -2.532 CPU_RD  " "Info:    -0.436        -2.532 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.089 " "Info: Worst-case removal slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 CPU_RD  " "Info:     0.089         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.792 CPU_WR  " "Info:    -3.000       -26.792 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.896 CPU_RD  " "Info:    -3.000       -14.896 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CPU_Set  " "Info:    -3.000        -3.000 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -1.487       -17.844 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.346         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.346         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.162         0.000 CLK48M  " "Info:    10.162         0.000 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.535         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.535         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.799 " "Info: Worst-case setup slack is -5.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.799       -39.374 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -5.799       -39.374 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.949       -40.503 CPU_Set  " "Info:    -3.949       -40.503 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208        -0.489 CPU_WR  " "Info:    -0.208        -0.489 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -0.198 CLK48M  " "Info:    -0.198        -0.198 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060        -0.120 CPU_RD  " "Info:    -0.060        -0.120 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.274         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.603         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     5.603         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.694 " "Info: Worst-case hold slack is -0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694        -3.755 CPU_Set  " "Info:    -0.694        -3.755 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674        -0.674 CLK48M  " "Info:    -0.674        -0.674 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 CPU_RD  " "Info:     0.227         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:     0.382         0.000 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.400         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.400         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 CPU_WR  " "Info:     0.512         0.000 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.238 " "Info: Worst-case recovery slack is -0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -1.052 CPU_RD  " "Info:    -0.238        -1.052 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.062 " "Info: Worst-case removal slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062         0.000 CPU_RD  " "Info:     0.062         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.792 CPU_WR  " "Info:    -3.000       -26.792 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.896 CPU_RD  " "Info:    -3.000       -14.896 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CPU_Set  " "Info:    -3.000        -3.000 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -1.487       -17.844 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.344         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.344         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.170         0.000 CLK48M  " "Info:    10.170         0.000 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.538         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.538         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.027 " "Info: Worst-case setup slack is -3.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.027       -16.011 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -3.027       -16.011 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.464       -19.412 CPU_Set  " "Info:    -2.464       -19.412 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.082 CLK48M  " "Info:    -0.082        -0.082 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459         0.000 CPU_WR  " "Info:     0.459         0.000 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497         0.000 CPU_RD  " "Info:     0.497         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.003         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.003         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.612         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     7.612         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.897 " "Info: Worst-case hold slack is -0.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897        -6.416 CPU_Set  " "Info:    -0.897        -6.416 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339        -0.339 CLK48M  " "Info:    -0.339        -0.339 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116         0.000 CPU_RD  " "Info:     0.116         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.156         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.166         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:     0.179         0.000 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 CPU_WR  " "Info:     0.217         0.000 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.620 " "Info: Worst-case recovery slack is -0.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620        -4.488 CPU_RD  " "Info:    -0.620        -4.488 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.059 " "Info: Worst-case removal slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059         0.000 CPU_RD  " "Info:     0.059         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.934 CPU_WR  " "Info:    -3.000       -24.934 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -15.649 CPU_Set  " "Info:    -3.000       -15.649 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.062 CPU_RD  " "Info:    -3.000       -14.062 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -1.000       -12.000 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.364         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.364         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.680         0.000 CLK48M  " "Info:     9.680         0.000 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.521         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.521         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Info: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:45:02 2018 " "Info: Processing ended: Sun Jun 03 15:45:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
