
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.348 ; gain = 4.984 ; free physical = 19693 ; free virtual = 329555
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma" "*.svh"]] 
# }
# synth_design -top dma_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top dma_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17389
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 3273 ; free virtual = 299149
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_top.v:40]
INFO: [Synth 8-6157] synthesizing module 'dma_engine' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_engine.v:41]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_engine.v:1278]
INFO: [Synth 8-6155] done synthesizing module 'dma_engine' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_engine.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_ahbmst' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmst.v:41]
	Parameter THIS_IS_M1 bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element de_err_notify_d_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmst.v:1197]
INFO: [Synth 8-6155] done synthesizing module 'dma_ahbmst' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmst.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_ahbmst__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmst.v:41]
	Parameter THIS_IS_M1 bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element de_err_notify_d_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmst.v:1197]
INFO: [Synth 8-6155] done synthesizing module 'dma_ahbmst__parameterized0' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmst.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_fifo.v:48]
INFO: [Synth 8-6157] synthesizing module 'ff_ram' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_fifo.v:458]
INFO: [Synth 8-6155] done synthesizing module 'ff_ram' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_fifo.v:458]
INFO: [Synth 8-6155] done synthesizing module 'dma_fifo' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_fifo.v:48]
INFO: [Synth 8-6157] synthesizing module 'dma_ctlrf' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ctlrf.v:43]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ctlrf.v:1098]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ctlrf.v:1162]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ctlrf.v:1230]
INFO: [Synth 8-6157] synthesizing module 'dma_chrf' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
	Parameter CH_NO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_chrf' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_chrf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
	Parameter CH_NO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_chrf__parameterized0' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_chrf__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
	Parameter CH_NO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_chrf__parameterized1' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_chrf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
	Parameter CH_NO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_chrf__parameterized2' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_chrf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
	Parameter CH_NO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_chrf__parameterized3' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_chrf__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
	Parameter CH_NO bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_chrf__parameterized4' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_chrf__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
	Parameter CH_NO bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_chrf__parameterized5' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
INFO: [Synth 8-6157] synthesizing module 'dma_chrf__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
	Parameter CH_NO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_chrf__parameterized6' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chrf.v:41]
WARNING: [Synth 8-3848] Net rf_cherr in module/entity dma_ctlrf does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ctlrf.v:319]
INFO: [Synth 8-6155] done synthesizing module 'dma_ctlrf' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ctlrf.v:43]
INFO: [Synth 8-6157] synthesizing module 'dma_chsel' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:853]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:1271]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:1337]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:1386]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:1436]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:1487]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:1561]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:1611]
INFO: [Synth 8-6157] synthesizing module 'dma_rrarb' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_rrarb.v:42]
INFO: [Synth 8-6155] done synthesizing module 'dma_rrarb' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_rrarb.v:42]
INFO: [Synth 8-6155] done synthesizing module 'dma_chsel' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:43]
INFO: [Synth 8-6157] synthesizing module 'dma_ahbslv' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbslv.v:42]
INFO: [Synth 8-6155] done synthesizing module 'dma_ahbslv' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbslv.v:42]
INFO: [Synth 8-6157] synthesizing module 'dma_ahbdec' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbdec.v:43]
INFO: [Synth 8-6155] done synthesizing module 'dma_ahbdec' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbdec.v:43]
INFO: [Synth 8-6157] synthesizing module 'dma_ahbmux' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmux.v:44]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmux.v:418]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmux.v:518]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmux.v:620]
INFO: [Synth 8-6155] done synthesizing module 'dma_ahbmux' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_ahbmux.v:44]
INFO: [Synth 8-6155] done synthesizing module 'dma_top' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_top.v:40]
WARNING: [Synth 8-3917] design dma_top has port h0lock driven by constant 0
WARNING: [Synth 8-7129] Port haddr[19] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[18] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[17] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[16] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[15] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[14] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[13] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[12] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[11] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[10] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[9] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[8] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[7] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[6] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[5] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[4] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[3] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[2] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[1] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr[0] in module dma_ahbdec is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[7] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[6] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[5] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[4] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[3] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[2] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[1] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[31] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[30] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[29] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[28] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[27] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[26] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[25] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[24] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[23] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[22] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[21] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[20] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[19] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[18] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[17] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[16] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[15] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[14] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[13] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[12] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[11] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[10] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[9] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[8] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[7] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[6] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[5] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[4] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[3] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[2] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[1] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c0cfg[0] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[31] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[30] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[29] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[28] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[27] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[26] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[25] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[24] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[23] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[22] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[21] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[20] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[19] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[18] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[17] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[16] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[15] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[14] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[13] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[12] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[11] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[10] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[9] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[8] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[7] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[6] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[5] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[4] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[3] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[2] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[1] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c1cfg[0] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[31] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[30] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[29] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[28] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[27] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[26] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[25] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[24] in module dma_chsel is either unconnected or has no load
WARNING: [Synth 8-7129] Port c2cfg[23] in module dma_chsel is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 16973 ; free virtual = 312956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 15412 ; free virtual = 311417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 15377 ; free virtual = 311365
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'de_st_reg' in module 'dma_engine'
INFO: [Synth 8-802] inferred FSM for state register 'm1_arb_st_reg' in module 'dma_engine'
INFO: [Synth 8-802] inferred FSM for state register 'mx_cmd_st_reg' in module 'dma_ahbmst'
INFO: [Synth 8-802] inferred FSM for state register 'mx_cmd_st_reg' in module 'dma_ahbmst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma_rrarb'
INFO: [Synth 8-802] inferred FSM for state register 'br_st_reg' in module 'dma_ahbslv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              M1_ARB_SRC |                               00 |                               00
               M1_ARB_BS |                               01 |                               10
              M1_ARB_DST |                               10 |                               01
               M1_ARB_BD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm1_arb_st_reg' using encoding 'sequential' in module 'dma_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              DE_ST_IDLE |                      00000000001 |                      00000000001
              DE_ST_LLP0 |                      00001000000 |                      00001000000
              DE_ST_LLP1 |                      00010000000 |                      00010000000
              DE_ST_LLP2 |                      00100000000 |                      00100000000
              DE_ST_LLP3 |                      01000000000 |                      01000000000
              DE_ST_LLP4 |                      10000000000 |                      10000000000
                DE_ST_RD |                      00000000010 |                      00000000010
                DE_ST_LR |                      00000000100 |                      00000000100
             DE_ST_RDEND |                      00000001000 |                      00000001000
                DE_ST_LW |                      00000010000 |                      00000010000
            DE_ST_UPDATE |                      00000100000 |                      00000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'de_st_reg' in module 'dma_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MX_ST_IDLE |                              001 |                               00
                MX_ST_NS |                              010 |                               10
                MX_ST_SQ |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mx_cmd_st_reg' using encoding 'one-hot' in module 'dma_ahbmst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MX_ST_IDLE |                              001 |                               00
                MX_ST_NS |                              010 |                               10
                MX_ST_SQ |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mx_cmd_st_reg' using encoding 'one-hot' in module 'dma_ahbmst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grant0 |                              000 |                              000
                  grant7 |                              001 |                              111
                  grant6 |                              010 |                              110
                  grant5 |                              011 |                              101
                  grant4 |                              100 |                              100
                  grant3 |                              101 |                              011
                  grant2 |                              110 |                              010
                  grant1 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dma_rrarb'
WARNING: [Synth 8-327] inferring latch for variable 'arb_ch_sel_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/dma_chsel.v:517]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 BR_IDLE |                              001 |                              001
                  BR_CMD |                              010 |                              010
               BR_MS_CMD |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'br_st_reg' in module 'dma_ahbslv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 13090 ; free virtual = 309368
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 143   
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 243   
+---RAMs : 
	              256 Bit	(8 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 26    
	   7 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 9     
	   2 Input   30 Bit        Muxes := 2     
	   8 Input   17 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 154   
	   4 Input    8 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 37    
	   5 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 30    
	   4 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 2     
	  72 Input    3 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 22    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 306   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design dma_top has port h0lock driven by constant 0
WARNING: [Synth 8-3332] Sequential element (arb_ch_sel_reg[2]) is unused and will be removed from module dma_chsel.
WARNING: [Synth 8-3332] Sequential element (arb_ch_sel_reg[1]) is unused and will be removed from module dma_chsel.
WARNING: [Synth 8-3332] Sequential element (arb_ch_sel_reg[0]) is unused and will be removed from module dma_chsel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:28 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 21399 ; free virtual = 319914
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:30 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 21082 ; free virtual = 319610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 21338 ; free virtual = 319890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:37 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20707 ; free virtual = 319299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:02:37 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20700 ; free virtual = 319291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20570 ; free virtual = 319164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20540 ; free virtual = 319134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20532 ; free virtual = 319127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20521 ; free virtual = 319116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    11|
|4     |LUT2   |   156|
|5     |LUT3   |   161|
|6     |LUT4   |   271|
|7     |LUT5   |   611|
|8     |LUT6   |  1223|
|9     |MUXF7  |   344|
|10    |MUXF8  |    32|
|11    |FDCE   |  1764|
|12    |FDPE   |    53|
|13    |FDRE   |    22|
|14    |FDSE   |     4|
|15    |IBUF   |   683|
|16    |OBUF   |   262|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------------------+------+
|      |Instance       |Module                     |Cells |
+------+---------------+---------------------------+------+
|1     |top            |                           |  5606|
|2     |  ahb_mst0     |dma_ahbmst                 |   155|
|3     |  ahb_mst1     |dma_ahbmst__parameterized0 |   205|
|4     |  ahb_slv      |dma_ahbslv                 |   525|
|5     |  ch_sel       |dma_chsel                  |   207|
|6     |    dma_rrarb0 |dma_rrarb                  |    12|
|7     |    dma_rrarb1 |dma_rrarb_0                |    58|
|8     |    dma_rrarb2 |dma_rrarb_1                |     8|
|9     |    dma_rrarb3 |dma_rrarb_2                |    11|
|10    |  ctl_rf       |dma_ctlrf                  |  3044|
|11    |    c0_rf      |dma_chrf                   |   278|
|12    |    c1_rf      |dma_chrf__parameterized0   |   275|
|13    |    c2_rf      |dma_chrf__parameterized1   |   258|
|14    |    c3_rf      |dma_chrf__parameterized2   |   518|
|15    |    c4_rf      |dma_chrf__parameterized3   |   263|
|16    |    c5_rf      |dma_chrf__parameterized4   |   249|
|17    |    c6_rf      |dma_chrf__parameterized5   |   296|
|18    |    c7_rf      |dma_chrf__parameterized6   |   387|
|19    |  de           |dma_engine                 |   239|
|20    |  m1_mux       |dma_ahbmux                 |   285|
+------+---------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20510 ; free virtual = 319105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1038 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20507 ; free virtual = 319101
Synthesis Optimization Complete : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 20505 ; free virtual = 319099
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2885.457 ; gain = 0.000 ; free physical = 20121 ; free virtual = 318728
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.457 ; gain = 0.000 ; free physical = 20680 ; free virtual = 319298
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 40979400
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2885.457 ; gain = 29.109 ; free physical = 21018 ; free virtual = 319639
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/util_temp_dma_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/timing_temp_dma_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2994.125 ; gain = 108.668 ; free physical = 22295 ; free virtual = 321117
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/power_temp_dma_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/dma/power_temp_dma_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:03:09 2022...
real 203.58
user 202.23
sys 22.27
