Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 29 19:37:45 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_receiver_timing_summary_routed.rpt -pb uart_receiver_timing_summary_routed.pb -rpx uart_receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_receiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.978        0.000                      0                  118        0.207        0.000                      0                  118        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.978        0.000                      0                   77        0.207        0.000                      0                   77        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  6.696        0.000                      0                   41        0.861        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.905ns (37.896%)  route 3.122ns (62.104%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          1.094     8.770    baud_controller_rx_inst/baud_tick
    SLICE_X86Y61         LUT2 (Prop_lut2_I0_O)        0.152     8.922 r  baud_controller_rx_inst/data_carry_i_3/O
                         net (fo=1, routed)           0.387     9.309    receive_module_inst/data_reg[3]_0[1]
    SLICE_X87Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.024 r  receive_module_inst/data_carry/CO[3]
                         net (fo=1, routed)           0.000    10.024    receive_module_inst/data_carry_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.358 r  receive_module_inst/data_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.358    receive_module_inst/data_carry__0_n_6
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.608    15.031    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[5]/C
                         clock pessimism              0.278    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.062    15.335    receive_module_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.884ns (37.635%)  route 3.122ns (62.365%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          1.094     8.770    baud_controller_rx_inst/baud_tick
    SLICE_X86Y61         LUT2 (Prop_lut2_I0_O)        0.152     8.922 r  baud_controller_rx_inst/data_carry_i_3/O
                         net (fo=1, routed)           0.387     9.309    receive_module_inst/data_reg[3]_0[1]
    SLICE_X87Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.024 r  receive_module_inst/data_carry/CO[3]
                         net (fo=1, routed)           0.000    10.024    receive_module_inst/data_carry_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.337 r  receive_module_inst/data_carry__0/O[3]
                         net (fo=1, routed)           0.000    10.337    receive_module_inst/data_carry__0_n_4
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.608    15.031    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[7]/C
                         clock pessimism              0.278    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.062    15.335    receive_module_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.810ns (36.700%)  route 3.122ns (63.300%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          1.094     8.770    baud_controller_rx_inst/baud_tick
    SLICE_X86Y61         LUT2 (Prop_lut2_I0_O)        0.152     8.922 r  baud_controller_rx_inst/data_carry_i_3/O
                         net (fo=1, routed)           0.387     9.309    receive_module_inst/data_reg[3]_0[1]
    SLICE_X87Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.024 r  receive_module_inst/data_carry/CO[3]
                         net (fo=1, routed)           0.000    10.024    receive_module_inst/data_carry_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.263 r  receive_module_inst/data_carry__0/O[2]
                         net (fo=1, routed)           0.000    10.263    receive_module_inst/data_carry__0_n_5
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.608    15.031    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[6]/C
                         clock pessimism              0.278    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.062    15.335    receive_module_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.794ns (36.493%)  route 3.122ns (63.506%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          1.094     8.770    baud_controller_rx_inst/baud_tick
    SLICE_X86Y61         LUT2 (Prop_lut2_I0_O)        0.152     8.922 r  baud_controller_rx_inst/data_carry_i_3/O
                         net (fo=1, routed)           0.387     9.309    receive_module_inst/data_reg[3]_0[1]
    SLICE_X87Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.024 r  receive_module_inst/data_carry/CO[3]
                         net (fo=1, routed)           0.000    10.024    receive_module_inst/data_carry_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.247 r  receive_module_inst/data_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.247    receive_module_inst/data_carry__0_n_7
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.608    15.031    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[4]/C
                         clock pessimism              0.278    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)        0.062    15.335    receive_module_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.660ns (34.714%)  route 3.122ns (65.286%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          1.094     8.770    baud_controller_rx_inst/baud_tick
    SLICE_X86Y61         LUT2 (Prop_lut2_I0_O)        0.152     8.922 r  baud_controller_rx_inst/data_carry_i_3/O
                         net (fo=1, routed)           0.387     9.309    receive_module_inst/data_reg[3]_0[1]
    SLICE_X87Y61         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.804    10.113 r  receive_module_inst/data_carry/O[3]
                         net (fo=1, routed)           0.000    10.113    receive_module_inst/data_carry_n_4
    SLICE_X87Y61         FDCE                                         r  receive_module_inst/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y61         FDCE                                         r  receive_module_inst/data_reg[3]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X87Y61         FDCE (Setup_fdce_C_D)        0.062    15.333    receive_module_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.601ns (33.898%)  route 3.122ns (66.102%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          1.094     8.770    baud_controller_rx_inst/baud_tick
    SLICE_X86Y61         LUT2 (Prop_lut2_I0_O)        0.152     8.922 r  baud_controller_rx_inst/data_carry_i_3/O
                         net (fo=1, routed)           0.387     9.309    receive_module_inst/data_reg[3]_0[1]
    SLICE_X87Y61         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    10.054 r  receive_module_inst/data_carry/O[2]
                         net (fo=1, routed)           0.000    10.054    receive_module_inst/data_carry_n_5
    SLICE_X87Y61         FDCE                                         r  receive_module_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y61         FDCE                                         r  receive_module_inst/data_reg[2]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X87Y61         FDCE (Setup_fdce_C_D)        0.062    15.333    receive_module_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.854ns (22.434%)  route 2.953ns (77.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          0.716     8.392    baud_controller_rx_inst/baud_tick
    SLICE_X84Y63         LUT3 (Prop_lut3_I0_O)        0.150     8.542 r  baud_controller_rx_inst/counter[5]_i_1/O
                         net (fo=4, routed)           0.595     9.137    receive_module_inst/SR[0]
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.605    15.028    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y63         FDSE (Setup_fdse_C_S)       -0.633    14.618    receive_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.854ns (22.434%)  route 2.953ns (77.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          0.716     8.392    baud_controller_rx_inst/baud_tick
    SLICE_X84Y63         LUT3 (Prop_lut3_I0_O)        0.150     8.542 r  baud_controller_rx_inst/counter[5]_i_1/O
                         net (fo=4, routed)           0.595     9.137    receive_module_inst/SR[0]
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.605    15.028    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y63         FDSE (Setup_fdse_C_S)       -0.633    14.618    receive_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.854ns (22.434%)  route 2.953ns (77.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          0.716     8.392    baud_controller_rx_inst/baud_tick
    SLICE_X84Y63         LUT3 (Prop_lut3_I0_O)        0.150     8.542 r  baud_controller_rx_inst/counter[5]_i_1/O
                         net (fo=4, routed)           0.595     9.137    receive_module_inst/SR[0]
    SLICE_X85Y63         FDRE                                         r  receive_module_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.605    15.028    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDRE                                         r  receive_module_inst/counter_reg[5]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y63         FDRE (Setup_fdre_C_R)       -0.633    14.618    receive_module_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 baud_controller_rx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.854ns (23.932%)  route 2.714ns (76.068%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.728     5.331    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y62         FDCE                                         r  baud_controller_rx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDCE (Prop_fdce_C_Q)         0.456     5.787 f  baud_controller_rx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.813     6.600    baud_controller_rx_inst/counter_reg[3]
    SLICE_X87Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  baud_controller_rx_inst/counter[5]_i_7/O
                         net (fo=2, routed)           0.828     7.552    baud_controller_rx_inst/counter[5]_i_7_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.676 r  baud_controller_rx_inst/counter[5]_i_4/O
                         net (fo=23, routed)          0.716     8.392    baud_controller_rx_inst/baud_tick
    SLICE_X84Y63         LUT3 (Prop_lut3_I0_O)        0.150     8.542 r  baud_controller_rx_inst/counter[5]_i_1/O
                         net (fo=4, routed)           0.357     8.899    receive_module_inst/SR[0]
    SLICE_X85Y64         FDSE                                         r  receive_module_inst/counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.605    15.028    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y64         FDSE                                         r  receive_module_inst/counter_reg[2]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y64         FDSE (Setup_fdse_C_S)       -0.633    14.618    receive_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 receive_module_inst/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.093%)  route 0.129ns (40.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.605     1.524    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y61         FDCE                                         r  receive_module_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  receive_module_inst/data_reg[2]/Q
                         net (fo=4, routed)           0.129     1.794    receive_module_inst/Q[2]
    SLICE_X89Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  receive_module_inst/Rx_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    receive_module_inst/Rx_DATA[2]_i_1_n_0
    SLICE_X89Y60         FDCE                                         r  receive_module_inst/Rx_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.877     2.042    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y60         FDCE                                         r  receive_module_inst/Rx_DATA_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X89Y60         FDCE (Hold_fdce_C_D)         0.092     1.632    receive_module_inst/Rx_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 receive_module_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.554%)  route 0.161ns (46.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.602     1.521    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDRE                                         r  receive_module_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  receive_module_inst/counter_reg[5]/Q
                         net (fo=3, routed)           0.161     1.824    receive_module_inst/counter_reg_n_0_[5]
    SLICE_X84Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  receive_module_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    receive_module_inst/counter[4]_i_1_n_0
    SLICE_X84Y63         FDRE                                         r  receive_module_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.873     2.038    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y63         FDRE                                         r  receive_module_inst/counter_reg[4]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X84Y63         FDRE (Hold_fdre_C_D)         0.121     1.655    receive_module_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 receive_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.602     1.521    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDSE (Prop_fdse_C_Q)         0.128     1.649 r  receive_module_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.098     1.747    receive_module_inst/counter_reg_n_0_[1]
    SLICE_X85Y63         LUT6 (Prop_lut6_I2_O)        0.099     1.846 r  receive_module_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.846    receive_module_inst/counter0[5]
    SLICE_X85Y63         FDRE                                         r  receive_module_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.873     2.038    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDRE                                         r  receive_module_inst/counter_reg[5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X85Y63         FDRE (Hold_fdre_C_D)         0.092     1.613    receive_module_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 receive_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.092%)  route 0.185ns (49.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.602     1.521    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDSE (Prop_fdse_C_Q)         0.141     1.662 r  receive_module_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.185     1.848    receive_module_inst/counter_reg_n_0_[0]
    SLICE_X84Y64         LUT6 (Prop_lut6_I1_O)        0.045     1.893 r  receive_module_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.893    receive_module_inst/counter[3]_i_1_n_0
    SLICE_X84Y64         FDRE                                         r  receive_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.873     2.038    receive_module_inst/clk_IBUF_BUFG
    SLICE_X84Y64         FDRE                                         r  receive_module_inst/counter_reg[3]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.120     1.656    receive_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 receive_module_inst/FERROR_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.604     1.523    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y62         FDCE                                         r  receive_module_inst/FERROR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDCE (Prop_fdce_C_Q)         0.164     1.687 r  receive_module_inst/FERROR_reg/Q
                         net (fo=2, routed)           0.175     1.863    receive_module_inst/FERROR_reg_n_0
    SLICE_X88Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.908 r  receive_module_inst/FERROR_i_1/O
                         net (fo=1, routed)           0.000     1.908    receive_module_inst/FERROR_i_1_n_0
    SLICE_X88Y62         FDCE                                         r  receive_module_inst/FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.875     2.040    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y62         FDCE                                         r  receive_module_inst/FERROR_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y62         FDCE (Hold_fdce_C_D)         0.120     1.643    receive_module_inst/FERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 receive_module_inst/Rx_FERROR_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y63         FDCE                                         r  receive_module_inst/Rx_FERROR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.164     1.686 r  receive_module_inst/Rx_FERROR_reg/Q
                         net (fo=3, routed)           0.175     1.862    receive_module_inst/Rx_FERROR_OBUF
    SLICE_X88Y63         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  receive_module_inst/Rx_FERROR_i_1/O
                         net (fo=1, routed)           0.000     1.907    receive_module_inst/Rx_FERROR_i_1_n_0
    SLICE_X88Y63         FDCE                                         r  receive_module_inst/Rx_FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y63         FDCE                                         r  receive_module_inst/Rx_FERROR_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y63         FDCE (Hold_fdce_C_D)         0.120     1.642    receive_module_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_reest/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.195     1.847    sync_reest/temp
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.026    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
                         clock pessimism             -0.515     1.510    
    SLICE_X72Y65         FDRE (Hold_fdre_C_D)         0.070     1.580    sync_reest/reset_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 receive_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.602     1.521    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDSE (Prop_fdse_C_Q)         0.141     1.662 r  receive_module_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.190     1.853    receive_module_inst/counter_reg_n_0_[0]
    SLICE_X85Y63         LUT2 (Prop_lut2_I1_O)        0.042     1.895 r  receive_module_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    receive_module_inst/counter0[1]
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.873     2.038    receive_module_inst/clk_IBUF_BUFG
    SLICE_X85Y63         FDSE                                         r  receive_module_inst/counter_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X85Y63         FDSE (Hold_fdse_C_D)         0.107     1.628    receive_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 receive_module_inst/stage_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y63         FDCE                                         r  receive_module_inst/stage_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.141     1.663 r  receive_module_inst/stage_counter_reg[0]/Q
                         net (fo=16, routed)          0.191     1.855    receive_module_inst/stage_counter_reg__0[0]
    SLICE_X87Y63         LUT3 (Prop_lut3_I1_O)        0.042     1.897 r  receive_module_inst/stage_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    receive_module_inst/p_0_in[1]
    SLICE_X87Y63         FDCE                                         r  receive_module_inst/stage_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y63         FDCE                                         r  receive_module_inst/stage_counter_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y63         FDCE (Hold_fdce_C_D)         0.107     1.629    receive_module_inst/stage_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 receive_module_inst/stage_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/stage_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y63         FDCE                                         r  receive_module_inst/stage_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.141     1.663 r  receive_module_inst/stage_counter_reg[0]/Q
                         net (fo=16, routed)          0.193     1.857    receive_module_inst/stage_counter_reg__0[0]
    SLICE_X87Y63         LUT5 (Prop_lut5_I0_O)        0.043     1.900 r  receive_module_inst/stage_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.900    receive_module_inst/p_0_in[3]
    SLICE_X87Y63         FDCE                                         r  receive_module_inst/stage_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y63         FDCE                                         r  receive_module_inst/stage_counter_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y63         FDCE (Hold_fdce_C_D)         0.107     1.629    receive_module_inst/stage_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y62    baud_controller_rx_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y64    baud_controller_rx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y64    baud_controller_rx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y65    baud_controller_rx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y65    baud_controller_rx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y65    baud_controller_rx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y62    baud_controller_rx_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y62    baud_controller_rx_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y62    baud_controller_rx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    baud_controller_rx_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    baud_controller_rx_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    baud_controller_rx_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    baud_controller_rx_inst/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    baud_controller_rx_inst/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    baud_controller_rx_inst/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    baud_controller_rx_inst/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    baud_controller_rx_inst/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    receive_module_inst/Rx_FERROR_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    receive_module_inst/Rx_PERROR_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    baud_controller_rx_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    baud_controller_rx_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    baud_controller_rx_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    baud_controller_rx_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    receive_module_inst/FERROR_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    receive_module_inst/PERROR_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    receive_module_inst/Rx_VALID_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    receive_module_inst/data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    receive_module_inst/data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    receive_module_inst/data_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.580ns (20.399%)  route 2.263ns (79.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.594     8.154    receive_module_inst/AR[0]
    SLICE_X89Y61         FDCE                                         f  receive_module_inst/Rx_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y61         FDCE                                         r  receive_module_inst/Rx_DATA_reg[0]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X89Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.850    receive_module_inst/Rx_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.580ns (20.399%)  route 2.263ns (79.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.594     8.154    receive_module_inst/AR[0]
    SLICE_X89Y61         FDCE                                         f  receive_module_inst/Rx_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y61         FDCE                                         r  receive_module_inst/Rx_DATA_reg[1]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X89Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.850    receive_module_inst/Rx_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.580ns (20.399%)  route 2.263ns (79.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.594     8.154    receive_module_inst/AR[0]
    SLICE_X89Y61         FDCE                                         f  receive_module_inst/Rx_DATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y61         FDCE                                         r  receive_module_inst/Rx_DATA_reg[6]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X89Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.850    receive_module_inst/Rx_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.580ns (20.399%)  route 2.263ns (79.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.594     8.154    receive_module_inst/AR[0]
    SLICE_X89Y61         FDCE                                         f  receive_module_inst/Rx_DATA_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.609    15.032    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y61         FDCE                                         r  receive_module_inst/Rx_DATA_reg[7]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X89Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.850    receive_module_inst/Rx_DATA_reg[7]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_VALID_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.580ns (21.754%)  route 2.086ns (78.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.417     7.977    receive_module_inst/AR[0]
    SLICE_X89Y62         FDCE                                         f  receive_module_inst/Rx_VALID_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.608    15.031    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y62         FDCE                                         r  receive_module_inst/Rx_VALID_reg/C
                         clock pessimism              0.259    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X89Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.849    receive_module_inst/Rx_VALID_reg
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.876%)  route 2.071ns (78.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.402     7.962    receive_module_inst/AR[0]
    SLICE_X89Y60         FDCE                                         f  receive_module_inst/Rx_DATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y60         FDCE                                         r  receive_module_inst/Rx_DATA_reg[2]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.851    receive_module_inst/Rx_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.876%)  route 2.071ns (78.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.402     7.962    receive_module_inst/AR[0]
    SLICE_X89Y60         FDCE                                         f  receive_module_inst/Rx_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y60         FDCE                                         r  receive_module_inst/Rx_DATA_reg[3]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.851    receive_module_inst/Rx_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.876%)  route 2.071ns (78.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.402     7.962    receive_module_inst/AR[0]
    SLICE_X89Y60         FDCE                                         f  receive_module_inst/Rx_DATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y60         FDCE                                         r  receive_module_inst/Rx_DATA_reg[4]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.851    receive_module_inst/Rx_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_DATA_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.876%)  route 2.071ns (78.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.402     7.962    receive_module_inst/AR[0]
    SLICE_X89Y60         FDCE                                         f  receive_module_inst/Rx_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.610    15.033    receive_module_inst/clk_IBUF_BUFG
    SLICE_X89Y60         FDCE                                         r  receive_module_inst/Rx_DATA_reg[5]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.851    receive_module_inst/Rx_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/FERROR_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.580ns (21.754%)  route 2.086ns (78.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.708     5.311    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.669     6.436    sync_reest/temp
    SLICE_X72Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.560 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          1.417     7.977    receive_module_inst/AR[0]
    SLICE_X88Y62         FDCE                                         f  receive_module_inst/FERROR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.608    15.031    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y62         FDCE                                         r  receive_module_inst/FERROR_reg/C
                         clock pessimism              0.259    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X88Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.935    receive_module_inst/FERROR_reg
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  6.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.737%)  route 0.632ns (77.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.459     2.328    baud_controller_rx_inst/AR[0]
    SLICE_X86Y64         FDCE                                         f  baud_controller_rx_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y64         FDCE                                         r  baud_controller_rx_inst/counter_reg[10]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X86Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.467    baud_controller_rx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.737%)  route 0.632ns (77.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.459     2.328    baud_controller_rx_inst/AR[0]
    SLICE_X86Y64         FDCE                                         f  baud_controller_rx_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y64         FDCE                                         r  baud_controller_rx_inst/counter_reg[11]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X86Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.467    baud_controller_rx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.737%)  route 0.632ns (77.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.459     2.328    baud_controller_rx_inst/AR[0]
    SLICE_X86Y64         FDCE                                         f  baud_controller_rx_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y64         FDCE                                         r  baud_controller_rx_inst/counter_reg[8]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X86Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.467    baud_controller_rx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_rx_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.737%)  route 0.632ns (77.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.459     2.328    baud_controller_rx_inst/AR[0]
    SLICE_X86Y64         FDCE                                         f  baud_controller_rx_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    baud_controller_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y64         FDCE                                         r  baud_controller_rx_inst/counter_reg[9]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X86Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.467    baud_controller_rx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_FERROR_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.710%)  route 0.671ns (78.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.498     2.367    receive_module_inst/AR[0]
    SLICE_X88Y63         FDCE                                         f  receive_module_inst/Rx_FERROR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y63         FDCE                                         r  receive_module_inst/Rx_FERROR_reg/C
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.492    receive_module_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/Rx_PERROR_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.710%)  route 0.671ns (78.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.498     2.367    receive_module_inst/AR[0]
    SLICE_X88Y63         FDCE                                         f  receive_module_inst/Rx_PERROR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    receive_module_inst/clk_IBUF_BUFG
    SLICE_X88Y63         FDCE                                         r  receive_module_inst/Rx_PERROR_reg/C
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.492    receive_module_inst/Rx_PERROR_reg
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.354%)  route 0.685ns (78.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.512     2.381    receive_module_inst/AR[0]
    SLICE_X87Y62         FDCE                                         f  receive_module_inst/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.875     2.040    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[4]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X87Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    receive_module_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.354%)  route 0.685ns (78.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.512     2.381    receive_module_inst/AR[0]
    SLICE_X87Y62         FDCE                                         f  receive_module_inst/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.875     2.040    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[5]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X87Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    receive_module_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.354%)  route 0.685ns (78.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.512     2.381    receive_module_inst/AR[0]
    SLICE_X87Y62         FDCE                                         f  receive_module_inst/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.875     2.040    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[6]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X87Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    receive_module_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive_module_inst/data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.354%)  route 0.685ns (78.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    sync_reest/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.173     1.824    sync_reest/reset_sync
    SLICE_X72Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.869 f  sync_reest/Rx_DATA[7]_i_3/O
                         net (fo=41, routed)          0.512     2.381    receive_module_inst/AR[0]
    SLICE_X87Y62         FDCE                                         f  receive_module_inst/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.875     2.040    receive_module_inst/clk_IBUF_BUFG
    SLICE_X87Y62         FDCE                                         r  receive_module_inst/data_reg[7]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X87Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    receive_module_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.913    





