digraph "CFG for '_Z7randomsP12hiprandStatePfff' function" {
	label="CFG for '_Z7randomsP12hiprandStatePfff' function";

	Node0x5cc8240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = fsub contract float %3, %2\l  %15 = sext i32 %13 to i64\l  %16 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 5, i64 0\l  %17 = load i32, i32 addrspace(1)* %16, align 8, !tbaa !7, !amdgpu.noclobber\l... !5\l  %18 = lshr i32 %17, 2\l  %19 = xor i32 %18, %17\l  %20 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 5, i64 1\l  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %21, i32 addrspace(1)* %16, align 8, !tbaa !7\l  %22 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 5, i64 2\l  %23 = load i32, i32 addrspace(1)* %22, align 8, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %23, i32 addrspace(1)* %20, align 4, !tbaa !7\l  %24 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 5, i64 3\l  %25 = load i32, i32 addrspace(1)* %24, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %25, i32 addrspace(1)* %22, align 8, !tbaa !7\l  %26 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 5, i64 4\l  %27 = load i32, i32 addrspace(1)* %26, align 8, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %27, i32 addrspace(1)* %24, align 4, !tbaa !7\l  %28 = shl i32 %27, 4\l  %29 = shl i32 %19, 1\l  %30 = xor i32 %29, %28\l  %31 = xor i32 %30, %19\l  %32 = xor i32 %31, %27\l  store i32 %32, i32 addrspace(1)* %26, align 8, !tbaa !7\l  %33 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 0\l  %34 = load i32, i32 addrspace(1)* %33, align 8, !tbaa !11, !amdgpu.noclobber\l... !5\l  %35 = add i32 %34, 362437\l  store i32 %35, i32 addrspace(1)* %33, align 8, !tbaa !11\l  %36 = add i32 %35, %32\l  %37 = uitofp i32 %36 to float\l  %38 = fmul contract float %37, 0x3DF0000000000000\l  %39 = fadd contract float %38, 0x3DF0000000000000\l  %40 = fmul contract float %14, %39\l  %41 = fadd contract float %40, %2\l  %42 = getelementptr inbounds float, float addrspace(1)* %1, i64 %15\l  store float %41, float addrspace(1)* %42, align 4, !tbaa !16\l  ret void\l}"];
}
