
MotorControlTest2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006528  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08006708  08006708  00016708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006818  08006818  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  08006818  08006818  00016818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006820  08006820  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006820  08006820  00016820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006824  08006824  00016824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08006828  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  2000009c  080068c4  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000288  080068c4  00020288  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015eb3  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000267b  00000000  00000000  00035f7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001280  00000000  00000000  00038600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001198  00000000  00000000  00039880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fac9  00000000  00000000  0003aa18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014293  00000000  00000000  0005a4e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd3a2  00000000  00000000  0006e774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013bb16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005948  00000000  00000000  0013bb68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000009c 	.word	0x2000009c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080066f0 	.word	0x080066f0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000a0 	.word	0x200000a0
 800021c:	080066f0 	.word	0x080066f0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2iz>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d215      	bcs.n	8000a92 <__aeabi_d2iz+0x36>
 8000a66:	d511      	bpl.n	8000a8c <__aeabi_d2iz+0x30>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d912      	bls.n	8000a98 <__aeabi_d2iz+0x3c>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a82:	fa23 f002 	lsr.w	r0, r3, r2
 8000a86:	bf18      	it	ne
 8000a88:	4240      	negne	r0, r0
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a96:	d105      	bne.n	8000aa4 <__aeabi_d2iz+0x48>
 8000a98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	bf08      	it	eq
 8000a9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b974 	b.w	8000dac <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	468e      	mov	lr, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d14d      	bne.n	8000b86 <__udivmoddi4+0xaa>
 8000aea:	428a      	cmp	r2, r1
 8000aec:	4694      	mov	ip, r2
 8000aee:	d969      	bls.n	8000bc4 <__udivmoddi4+0xe8>
 8000af0:	fab2 f282 	clz	r2, r2
 8000af4:	b152      	cbz	r2, 8000b0c <__udivmoddi4+0x30>
 8000af6:	fa01 f302 	lsl.w	r3, r1, r2
 8000afa:	f1c2 0120 	rsb	r1, r2, #32
 8000afe:	fa20 f101 	lsr.w	r1, r0, r1
 8000b02:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b06:	ea41 0e03 	orr.w	lr, r1, r3
 8000b0a:	4094      	lsls	r4, r2
 8000b0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b10:	0c21      	lsrs	r1, r4, #16
 8000b12:	fbbe f6f8 	udiv	r6, lr, r8
 8000b16:	fa1f f78c 	uxth.w	r7, ip
 8000b1a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b22:	fb06 f107 	mul.w	r1, r6, r7
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x64>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b32:	f080 811f 	bcs.w	8000d74 <__udivmoddi4+0x298>
 8000b36:	4299      	cmp	r1, r3
 8000b38:	f240 811c 	bls.w	8000d74 <__udivmoddi4+0x298>
 8000b3c:	3e02      	subs	r6, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a5b      	subs	r3, r3, r1
 8000b42:	b2a4      	uxth	r4, r4
 8000b44:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b48:	fb08 3310 	mls	r3, r8, r0, r3
 8000b4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b50:	fb00 f707 	mul.w	r7, r0, r7
 8000b54:	42a7      	cmp	r7, r4
 8000b56:	d90a      	bls.n	8000b6e <__udivmoddi4+0x92>
 8000b58:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b60:	f080 810a 	bcs.w	8000d78 <__udivmoddi4+0x29c>
 8000b64:	42a7      	cmp	r7, r4
 8000b66:	f240 8107 	bls.w	8000d78 <__udivmoddi4+0x29c>
 8000b6a:	4464      	add	r4, ip
 8000b6c:	3802      	subs	r0, #2
 8000b6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b72:	1be4      	subs	r4, r4, r7
 8000b74:	2600      	movs	r6, #0
 8000b76:	b11d      	cbz	r5, 8000b80 <__udivmoddi4+0xa4>
 8000b78:	40d4      	lsrs	r4, r2
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b80:	4631      	mov	r1, r6
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d909      	bls.n	8000b9e <__udivmoddi4+0xc2>
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	f000 80ef 	beq.w	8000d6e <__udivmoddi4+0x292>
 8000b90:	2600      	movs	r6, #0
 8000b92:	e9c5 0100 	strd	r0, r1, [r5]
 8000b96:	4630      	mov	r0, r6
 8000b98:	4631      	mov	r1, r6
 8000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9e:	fab3 f683 	clz	r6, r3
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d14a      	bne.n	8000c3c <__udivmoddi4+0x160>
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d302      	bcc.n	8000bb0 <__udivmoddi4+0xd4>
 8000baa:	4282      	cmp	r2, r0
 8000bac:	f200 80f9 	bhi.w	8000da2 <__udivmoddi4+0x2c6>
 8000bb0:	1a84      	subs	r4, r0, r2
 8000bb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bb6:	2001      	movs	r0, #1
 8000bb8:	469e      	mov	lr, r3
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d0e0      	beq.n	8000b80 <__udivmoddi4+0xa4>
 8000bbe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bc2:	e7dd      	b.n	8000b80 <__udivmoddi4+0xa4>
 8000bc4:	b902      	cbnz	r2, 8000bc8 <__udivmoddi4+0xec>
 8000bc6:	deff      	udf	#255	; 0xff
 8000bc8:	fab2 f282 	clz	r2, r2
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	f040 8092 	bne.w	8000cf6 <__udivmoddi4+0x21a>
 8000bd2:	eba1 010c 	sub.w	r1, r1, ip
 8000bd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bda:	fa1f fe8c 	uxth.w	lr, ip
 8000bde:	2601      	movs	r6, #1
 8000be0:	0c20      	lsrs	r0, r4, #16
 8000be2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000be6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bee:	fb0e f003 	mul.w	r0, lr, r3
 8000bf2:	4288      	cmp	r0, r1
 8000bf4:	d908      	bls.n	8000c08 <__udivmoddi4+0x12c>
 8000bf6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bfa:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x12a>
 8000c00:	4288      	cmp	r0, r1
 8000c02:	f200 80cb 	bhi.w	8000d9c <__udivmoddi4+0x2c0>
 8000c06:	4643      	mov	r3, r8
 8000c08:	1a09      	subs	r1, r1, r0
 8000c0a:	b2a4      	uxth	r4, r4
 8000c0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c10:	fb07 1110 	mls	r1, r7, r0, r1
 8000c14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c18:	fb0e fe00 	mul.w	lr, lr, r0
 8000c1c:	45a6      	cmp	lr, r4
 8000c1e:	d908      	bls.n	8000c32 <__udivmoddi4+0x156>
 8000c20:	eb1c 0404 	adds.w	r4, ip, r4
 8000c24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c28:	d202      	bcs.n	8000c30 <__udivmoddi4+0x154>
 8000c2a:	45a6      	cmp	lr, r4
 8000c2c:	f200 80bb 	bhi.w	8000da6 <__udivmoddi4+0x2ca>
 8000c30:	4608      	mov	r0, r1
 8000c32:	eba4 040e 	sub.w	r4, r4, lr
 8000c36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c3a:	e79c      	b.n	8000b76 <__udivmoddi4+0x9a>
 8000c3c:	f1c6 0720 	rsb	r7, r6, #32
 8000c40:	40b3      	lsls	r3, r6
 8000c42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c52:	431c      	orrs	r4, r3
 8000c54:	40f9      	lsrs	r1, r7
 8000c56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c62:	0c20      	lsrs	r0, r4, #16
 8000c64:	fa1f fe8c 	uxth.w	lr, ip
 8000c68:	fb09 1118 	mls	r1, r9, r8, r1
 8000c6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c70:	fb08 f00e 	mul.w	r0, r8, lr
 8000c74:	4288      	cmp	r0, r1
 8000c76:	fa02 f206 	lsl.w	r2, r2, r6
 8000c7a:	d90b      	bls.n	8000c94 <__udivmoddi4+0x1b8>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c84:	f080 8088 	bcs.w	8000d98 <__udivmoddi4+0x2bc>
 8000c88:	4288      	cmp	r0, r1
 8000c8a:	f240 8085 	bls.w	8000d98 <__udivmoddi4+0x2bc>
 8000c8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c92:	4461      	add	r1, ip
 8000c94:	1a09      	subs	r1, r1, r0
 8000c96:	b2a4      	uxth	r4, r4
 8000c98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000ca0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ca4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ca8:	458e      	cmp	lr, r1
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x1e2>
 8000cac:	eb1c 0101 	adds.w	r1, ip, r1
 8000cb0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cb4:	d26c      	bcs.n	8000d90 <__udivmoddi4+0x2b4>
 8000cb6:	458e      	cmp	lr, r1
 8000cb8:	d96a      	bls.n	8000d90 <__udivmoddi4+0x2b4>
 8000cba:	3802      	subs	r0, #2
 8000cbc:	4461      	add	r1, ip
 8000cbe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cc2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cc6:	eba1 010e 	sub.w	r1, r1, lr
 8000cca:	42a1      	cmp	r1, r4
 8000ccc:	46c8      	mov	r8, r9
 8000cce:	46a6      	mov	lr, r4
 8000cd0:	d356      	bcc.n	8000d80 <__udivmoddi4+0x2a4>
 8000cd2:	d053      	beq.n	8000d7c <__udivmoddi4+0x2a0>
 8000cd4:	b15d      	cbz	r5, 8000cee <__udivmoddi4+0x212>
 8000cd6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cda:	eb61 010e 	sbc.w	r1, r1, lr
 8000cde:	fa01 f707 	lsl.w	r7, r1, r7
 8000ce2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ce6:	40f1      	lsrs	r1, r6
 8000ce8:	431f      	orrs	r7, r3
 8000cea:	e9c5 7100 	strd	r7, r1, [r5]
 8000cee:	2600      	movs	r6, #0
 8000cf0:	4631      	mov	r1, r6
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	f1c2 0320 	rsb	r3, r2, #32
 8000cfa:	40d8      	lsrs	r0, r3
 8000cfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d00:	fa21 f303 	lsr.w	r3, r1, r3
 8000d04:	4091      	lsls	r1, r2
 8000d06:	4301      	orrs	r1, r0
 8000d08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0c:	fa1f fe8c 	uxth.w	lr, ip
 8000d10:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d14:	fb07 3610 	mls	r6, r7, r0, r3
 8000d18:	0c0b      	lsrs	r3, r1, #16
 8000d1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d1e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d22:	429e      	cmp	r6, r3
 8000d24:	fa04 f402 	lsl.w	r4, r4, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x260>
 8000d2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d32:	d22f      	bcs.n	8000d94 <__udivmoddi4+0x2b8>
 8000d34:	429e      	cmp	r6, r3
 8000d36:	d92d      	bls.n	8000d94 <__udivmoddi4+0x2b8>
 8000d38:	3802      	subs	r0, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	b289      	uxth	r1, r1
 8000d40:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d44:	fb07 3316 	mls	r3, r7, r6, r3
 8000d48:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d4c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d50:	428b      	cmp	r3, r1
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x28a>
 8000d54:	eb1c 0101 	adds.w	r1, ip, r1
 8000d58:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d5c:	d216      	bcs.n	8000d8c <__udivmoddi4+0x2b0>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d914      	bls.n	8000d8c <__udivmoddi4+0x2b0>
 8000d62:	3e02      	subs	r6, #2
 8000d64:	4461      	add	r1, ip
 8000d66:	1ac9      	subs	r1, r1, r3
 8000d68:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d6c:	e738      	b.n	8000be0 <__udivmoddi4+0x104>
 8000d6e:	462e      	mov	r6, r5
 8000d70:	4628      	mov	r0, r5
 8000d72:	e705      	b.n	8000b80 <__udivmoddi4+0xa4>
 8000d74:	4606      	mov	r6, r0
 8000d76:	e6e3      	b.n	8000b40 <__udivmoddi4+0x64>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	e6f8      	b.n	8000b6e <__udivmoddi4+0x92>
 8000d7c:	454b      	cmp	r3, r9
 8000d7e:	d2a9      	bcs.n	8000cd4 <__udivmoddi4+0x1f8>
 8000d80:	ebb9 0802 	subs.w	r8, r9, r2
 8000d84:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e7a3      	b.n	8000cd4 <__udivmoddi4+0x1f8>
 8000d8c:	4646      	mov	r6, r8
 8000d8e:	e7ea      	b.n	8000d66 <__udivmoddi4+0x28a>
 8000d90:	4620      	mov	r0, r4
 8000d92:	e794      	b.n	8000cbe <__udivmoddi4+0x1e2>
 8000d94:	4640      	mov	r0, r8
 8000d96:	e7d1      	b.n	8000d3c <__udivmoddi4+0x260>
 8000d98:	46d0      	mov	r8, sl
 8000d9a:	e77b      	b.n	8000c94 <__udivmoddi4+0x1b8>
 8000d9c:	3b02      	subs	r3, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	e732      	b.n	8000c08 <__udivmoddi4+0x12c>
 8000da2:	4630      	mov	r0, r6
 8000da4:	e709      	b.n	8000bba <__udivmoddi4+0xde>
 8000da6:	4464      	add	r4, ip
 8000da8:	3802      	subs	r0, #2
 8000daa:	e742      	b.n	8000c32 <__udivmoddi4+0x156>

08000dac <__aeabi_idiv0>:
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop

08000db0 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	60f8      	str	r0, [r7, #12]
 8000db8:	60b9      	str	r1, [r7, #8]
 8000dba:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 10);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	230a      	movs	r3, #10
 8000dc2:	68b9      	ldr	r1, [r7, #8]
 8000dc4:	4803      	ldr	r0, [pc, #12]	; (8000dd4 <_write+0x24>)
 8000dc6:	f003 fd6d 	bl	80048a4 <HAL_UART_Transmit>
	return len;
 8000dca:	687b      	ldr	r3, [r7, #4]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000168 	.word	0x20000168

08000dd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ddc:	f000 fe51 	bl	8001a82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de0:	f000 f80e 	bl	8000e00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de4:	f000 f99c 	bl	8001120 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000de8:	f000 f944 	bl	8001074 <MX_USART2_UART_Init>
  MX_FDCAN1_Init();
 8000dec:	f000 f854 	bl	8000e98 <MX_FDCAN1_Init>
  MX_TIM3_Init();
 8000df0:	f000 f8f2 	bl	8000fd8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_Base_Start_IT(&htim3);
 8000df4:	4801      	ldr	r0, [pc, #4]	; (8000dfc <main+0x24>)
 8000df6:	f003 f805 	bl	8003e04 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000dfa:	e7fe      	b.n	8000dfa <main+0x22>
 8000dfc:	2000011c 	.word	0x2000011c

08000e00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b094      	sub	sp, #80	; 0x50
 8000e04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e06:	f107 0318 	add.w	r3, r7, #24
 8000e0a:	2238      	movs	r2, #56	; 0x38
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f004 fb8c 	bl	800552c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e14:	1d3b      	adds	r3, r7, #4
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	605a      	str	r2, [r3, #4]
 8000e1c:	609a      	str	r2, [r3, #8]
 8000e1e:	60da      	str	r2, [r3, #12]
 8000e20:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e22:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e26:	f001 ffcd 	bl	8002dc4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e32:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e34:	2340      	movs	r3, #64	; 0x40
 8000e36:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000e40:	2301      	movs	r3, #1
 8000e42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e44:	230a      	movs	r3, #10
 8000e46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e50:	2302      	movs	r3, #2
 8000e52:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e54:	f107 0318 	add.w	r3, r7, #24
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f002 f857 	bl	8002f0c <HAL_RCC_OscConfig>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000e64:	f000 fc02 	bl	800166c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e68:	230f      	movs	r3, #15
 8000e6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e70:	2300      	movs	r3, #0
 8000e72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e74:	2300      	movs	r3, #0
 8000e76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	2102      	movs	r1, #2
 8000e80:	4618      	mov	r0, r3
 8000e82:	f002 fb5b 	bl	800353c <HAL_RCC_ClockConfig>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000e8c:	f000 fbee 	bl	800166c <Error_Handler>
  }
}
 8000e90:	bf00      	nop
 8000e92:	3750      	adds	r7, #80	; 0x50
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b088      	sub	sp, #32
 8000e9c:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000e9e:	4b4b      	ldr	r3, [pc, #300]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ea0:	4a4b      	ldr	r2, [pc, #300]	; (8000fd0 <MX_FDCAN1_Init+0x138>)
 8000ea2:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000ea4:	4b49      	ldr	r3, [pc, #292]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000eaa:	4b48      	ldr	r3, [pc, #288]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000eb0:	4b46      	ldr	r3, [pc, #280]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000eb6:	4b45      	ldr	r3, [pc, #276]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000ebc:	4b43      	ldr	r3, [pc, #268]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000ec2:	4b42      	ldr	r3, [pc, #264]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 8000ec8:	4b40      	ldr	r3, [pc, #256]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000eca:	2205      	movs	r2, #5
 8000ecc:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 8000ece:	4b3f      	ldr	r3, [pc, #252]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ed0:	2210      	movs	r2, #16
 8000ed2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8000ed4:	4b3d      	ldr	r3, [pc, #244]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ed6:	220d      	movs	r2, #13
 8000ed8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000eda:	4b3c      	ldr	r3, [pc, #240]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000edc:	2202      	movs	r2, #2
 8000ede:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000ee0:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8000ee6:	4b39      	ldr	r3, [pc, #228]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ee8:	2204      	movs	r2, #4
 8000eea:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 8000eec:	4b37      	ldr	r3, [pc, #220]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000eee:	2205      	movs	r2, #5
 8000ef0:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8000ef2:	4b36      	ldr	r3, [pc, #216]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000ef4:	2204      	movs	r2, #4
 8000ef6:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8000ef8:	4b34      	ldr	r3, [pc, #208]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000efe:	4b33      	ldr	r3, [pc, #204]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f04:	4b31      	ldr	r3, [pc, #196]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000f0a:	4830      	ldr	r0, [pc, #192]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000f0c:	f000 ff3a 	bl	8001d84 <HAL_FDCAN_Init>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8000f16:	f000 fba9 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000f22:	2302      	movs	r3, #2
 8000f24:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000f26:	2301      	movs	r3, #1
 8000f28:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = CANID_MOTORS;
 8000f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f2e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x7F0;
 8000f30:	f44f 63fe 	mov.w	r3, #2032	; 0x7f0
 8000f34:	617b      	str	r3, [r7, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8000f36:	463b      	mov	r3, r7
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4824      	ldr	r0, [pc, #144]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000f3c:	f001 f87c 	bl	8002038 <HAL_FDCAN_ConfigFilter>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_FDCAN1_Init+0xb2>
		Error_Handler();
 8000f46:	f000 fb91 	bl	800166c <Error_Handler>
	}
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK) {
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	2300      	movs	r3, #0
 8000f50:	2202      	movs	r2, #2
 8000f52:	2102      	movs	r1, #2
 8000f54:	481d      	ldr	r0, [pc, #116]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000f56:	f001 f8c9 	bl	80020ec <HAL_FDCAN_ConfigGlobalFilter>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_FDCAN1_Init+0xcc>
		Error_Handler();
 8000f60:	f000 fb84 	bl	800166c <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000f64:	4819      	ldr	r0, [pc, #100]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000f66:	f001 f8f2 	bl	800214e <HAL_FDCAN_Start>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_FDCAN1_Init+0xdc>
		Error_Handler();
 8000f70:	f000 fb7c 	bl	800166c <Error_Handler>
	}
	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000f74:	2200      	movs	r2, #0
 8000f76:	2101      	movs	r1, #1
 8000f78:	4814      	ldr	r0, [pc, #80]	; (8000fcc <MX_FDCAN1_Init+0x134>)
 8000f7a:	f001 fa2f 	bl	80023dc <HAL_FDCAN_ActivateNotification>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_FDCAN1_Init+0xf0>
	  Error_Handler();
 8000f84:	f000 fb72 	bl	800166c <Error_Handler>
	}

	TxHeader.IdType = FDCAN_STANDARD_ID;
 8000f88:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000f8e:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000f96:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000f9a:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000f9c:	4b0d      	ldr	r3, [pc, #52]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000fae:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0;
 8000fb4:	4b07      	ldr	r3, [pc, #28]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	621a      	str	r2, [r3, #32]
	TxHeader.Identifier = CANID_MOTORS;
 8000fba:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <MX_FDCAN1_Init+0x13c>)
 8000fbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fc0:	601a      	str	r2, [r3, #0]

	//printf("CAN initialized\n");

  /* USER CODE END FDCAN1_Init 2 */

}
 8000fc2:	bf00      	nop
 8000fc4:	3718      	adds	r7, #24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	200000b8 	.word	0x200000b8
 8000fd0:	40006400 	.word	0x40006400
 8000fd4:	200001f8 	.word	0x200001f8

08000fd8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fde:	f107 0310 	add.w	r3, r7, #16
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	605a      	str	r2, [r3, #4]
 8000ff4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ff6:	4b1d      	ldr	r3, [pc, #116]	; (800106c <MX_TIM3_Init+0x94>)
 8000ff8:	4a1d      	ldr	r2, [pc, #116]	; (8001070 <MX_TIM3_Init+0x98>)
 8000ffa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 8000ffc:	4b1b      	ldr	r3, [pc, #108]	; (800106c <MX_TIM3_Init+0x94>)
 8000ffe:	f240 321f 	movw	r2, #799	; 0x31f
 8001002:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001004:	4b19      	ldr	r3, [pc, #100]	; (800106c <MX_TIM3_Init+0x94>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800100a:	4b18      	ldr	r3, [pc, #96]	; (800106c <MX_TIM3_Init+0x94>)
 800100c:	2263      	movs	r2, #99	; 0x63
 800100e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001010:	4b16      	ldr	r3, [pc, #88]	; (800106c <MX_TIM3_Init+0x94>)
 8001012:	2200      	movs	r2, #0
 8001014:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001016:	4b15      	ldr	r3, [pc, #84]	; (800106c <MX_TIM3_Init+0x94>)
 8001018:	2200      	movs	r2, #0
 800101a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800101c:	4813      	ldr	r0, [pc, #76]	; (800106c <MX_TIM3_Init+0x94>)
 800101e:	f002 fe99 	bl	8003d54 <HAL_TIM_Base_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001028:	f000 fb20 	bl	800166c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800102c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001030:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001032:	f107 0310 	add.w	r3, r7, #16
 8001036:	4619      	mov	r1, r3
 8001038:	480c      	ldr	r0, [pc, #48]	; (800106c <MX_TIM3_Init+0x94>)
 800103a:	f003 f8cd 	bl	80041d8 <HAL_TIM_ConfigClockSource>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001044:	f000 fb12 	bl	800166c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001048:	2300      	movs	r3, #0
 800104a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	4619      	mov	r1, r3
 8001054:	4805      	ldr	r0, [pc, #20]	; (800106c <MX_TIM3_Init+0x94>)
 8001056:	f003 fb0d 	bl	8004674 <HAL_TIMEx_MasterConfigSynchronization>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001060:	f000 fb04 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	3720      	adds	r7, #32
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	2000011c 	.word	0x2000011c
 8001070:	40000400 	.word	0x40000400

08001074 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001078:	4b26      	ldr	r3, [pc, #152]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 800107a:	4a27      	ldr	r2, [pc, #156]	; (8001118 <MX_USART2_UART_Init+0xa4>)
 800107c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200*4;
 800107e:	4b25      	ldr	r3, [pc, #148]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 8001080:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8001084:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001086:	4b23      	ldr	r3, [pc, #140]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800108c:	4b21      	ldr	r3, [pc, #132]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001092:	4b20      	ldr	r3, [pc, #128]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001098:	4b1e      	ldr	r3, [pc, #120]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 800109a:	220c      	movs	r2, #12
 800109c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109e:	4b1d      	ldr	r3, [pc, #116]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a4:	4b1b      	ldr	r3, [pc, #108]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010aa:	4b1a      	ldr	r3, [pc, #104]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010b0:	4b18      	ldr	r3, [pc, #96]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010b6:	4b17      	ldr	r3, [pc, #92]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010bc:	4815      	ldr	r0, [pc, #84]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010be:	f003 fba1 	bl	8004804 <HAL_UART_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80010c8:	f000 fad0 	bl	800166c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010cc:	2100      	movs	r1, #0
 80010ce:	4811      	ldr	r0, [pc, #68]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010d0:	f004 f938 	bl	8005344 <HAL_UARTEx_SetTxFifoThreshold>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80010da:	f000 fac7 	bl	800166c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010de:	2100      	movs	r1, #0
 80010e0:	480c      	ldr	r0, [pc, #48]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010e2:	f004 f96d 	bl	80053c0 <HAL_UARTEx_SetRxFifoThreshold>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80010ec:	f000 fabe 	bl	800166c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80010f0:	4808      	ldr	r0, [pc, #32]	; (8001114 <MX_USART2_UART_Init+0xa0>)
 80010f2:	f004 f8ee 	bl	80052d2 <HAL_UARTEx_DisableFifoMode>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80010fc:	f000 fab6 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  setbuf(stdout, NULL);
 8001100:	4b06      	ldr	r3, [pc, #24]	; (800111c <MX_USART2_UART_Init+0xa8>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2100      	movs	r1, #0
 8001108:	4618      	mov	r0, r3
 800110a:	f004 faa5 	bl	8005658 <setbuf>

  /* USER CODE END USART2_Init 2 */

}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000168 	.word	0x20000168
 8001118:	40004400 	.word	0x40004400
 800111c:	20000038 	.word	0x20000038

08001120 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b088      	sub	sp, #32
 8001124:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001126:	f107 030c 	add.w	r3, r7, #12
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
 8001134:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	4b1e      	ldr	r3, [pc, #120]	; (80011b0 <MX_GPIO_Init+0x90>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113a:	4a1d      	ldr	r2, [pc, #116]	; (80011b0 <MX_GPIO_Init+0x90>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001142:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <MX_GPIO_Init+0x90>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800114e:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <MX_GPIO_Init+0x90>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001152:	4a17      	ldr	r2, [pc, #92]	; (80011b0 <MX_GPIO_Init+0x90>)
 8001154:	f043 0302 	orr.w	r3, r3, #2
 8001158:	64d3      	str	r3, [r2, #76]	; 0x4c
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <MX_GPIO_Init+0x90>)
 800115c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	f44f 7180 	mov.w	r1, #256	; 0x100
 800116c:	4811      	ldr	r0, [pc, #68]	; (80011b4 <MX_GPIO_Init+0x94>)
 800116e:	f001 fe11 	bl	8002d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001172:	2330      	movs	r3, #48	; 0x30
 8001174:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001176:	2300      	movs	r3, #0
 8001178:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800117a:	2301      	movs	r3, #1
 800117c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	4619      	mov	r1, r3
 8001184:	480b      	ldr	r0, [pc, #44]	; (80011b4 <MX_GPIO_Init+0x94>)
 8001186:	f001 fc83 	bl	8002a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800118a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800118e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2301      	movs	r3, #1
 8001192:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	2300      	movs	r3, #0
 800119a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	4619      	mov	r1, r3
 80011a2:	4804      	ldr	r0, [pc, #16]	; (80011b4 <MX_GPIO_Init+0x94>)
 80011a4:	f001 fc74 	bl	8002a90 <HAL_GPIO_Init>

}
 80011a8:	bf00      	nop
 80011aa:	3720      	adds	r7, #32
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40021000 	.word	0x40021000
 80011b4:	48000400 	.word	0x48000400

080011b8 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b090      	sub	sp, #64	; 0x40
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
	FDCAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	//printf("Get message\n");
	if (hfdcan == &hfdcan1) {
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a2c      	ldr	r2, [pc, #176]	; (8001278 <HAL_FDCAN_RxFifo0Callback+0xc0>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d152      	bne.n	8001270 <HAL_FDCAN_RxFifo0Callback+0xb8>
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 80011ca:	f107 030c 	add.w	r3, r7, #12
 80011ce:	f107 0214 	add.w	r2, r7, #20
 80011d2:	2140      	movs	r1, #64	; 0x40
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f001 f827 	bl	8002228 <HAL_FDCAN_GetRxMessage>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <HAL_FDCAN_RxFifo0Callback+0x2c>
			Error_Handler();
 80011e0:	f000 fa44 	bl	800166c <Error_Handler>
		}
		if(RxHeader.Identifier==0x20F){
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	f240 220f 	movw	r2, #527	; 0x20f
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d12c      	bne.n	8001248 <HAL_FDCAN_RxFifo0Callback+0x90>
			printf("Get mes\r\n");
 80011ee:	4823      	ldr	r0, [pc, #140]	; (800127c <HAL_FDCAN_RxFifo0Callback+0xc4>)
 80011f0:	f004 fa2a 	bl	8005648 <puts>
			for(int i=0; i<3; i++){
 80011f4:	2300      	movs	r3, #0
 80011f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80011f8:	e014      	b.n	8001224 <HAL_FDCAN_RxFifo0Callback+0x6c>
				rcvRobotVel[i] = (RxData[i]-127	)*gain;
 80011fa:	f107 020c 	add.w	r2, r7, #12
 80011fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001200:	4413      	add	r3, r2
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	3b7f      	subs	r3, #127	; 0x7f
 8001206:	b29a      	uxth	r2, r3
 8001208:	4b1d      	ldr	r3, [pc, #116]	; (8001280 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b29b      	uxth	r3, r3
 800120e:	fb12 f303 	smulbb	r3, r2, r3
 8001212:	b29b      	uxth	r3, r3
 8001214:	b219      	sxth	r1, r3
 8001216:	4a1b      	ldr	r2, [pc, #108]	; (8001284 <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8001218:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800121a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(int i=0; i<3; i++){
 800121e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001220:	3301      	adds	r3, #1
 8001222:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001226:	2b02      	cmp	r3, #2
 8001228:	dde7      	ble.n	80011fa <HAL_FDCAN_RxFifo0Callback+0x42>

			}
			printf("X: %9d, Y: %9d, Om: %9d\r\n", rcvRobotVel[0],  rcvRobotVel[1],  rcvRobotVel[2]);
 800122a:	4b16      	ldr	r3, [pc, #88]	; (8001284 <HAL_FDCAN_RxFifo0Callback+0xcc>)
 800122c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001230:	4619      	mov	r1, r3
 8001232:	4b14      	ldr	r3, [pc, #80]	; (8001284 <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8001234:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001238:	461a      	mov	r2, r3
 800123a:	4b12      	ldr	r3, [pc, #72]	; (8001284 <HAL_FDCAN_RxFifo0Callback+0xcc>)
 800123c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001240:	4811      	ldr	r0, [pc, #68]	; (8001288 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8001242:	f004 f97b 	bl	800553c <iprintf>

			//printf("Motor%x:%d\r\n", RxHeader.Identifier- 0x201, actMotorVel[RxHeader.Identifier- 0x201]); //index is motorID-201 (0x201 - 0x201 =0)
			//Motor%x:RxHeader.Identifier- 0x201,
		}
	}
}
 8001246:	e013      	b.n	8001270 <HAL_FDCAN_RxFifo0Callback+0xb8>
			if(Flag==0)Flag=1;
 8001248:	4b10      	ldr	r3, [pc, #64]	; (800128c <HAL_FDCAN_RxFifo0Callback+0xd4>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d102      	bne.n	8001256 <HAL_FDCAN_RxFifo0Callback+0x9e>
 8001250:	4b0e      	ldr	r3, [pc, #56]	; (800128c <HAL_FDCAN_RxFifo0Callback+0xd4>)
 8001252:	2201      	movs	r2, #1
 8001254:	701a      	strb	r2, [r3, #0]
			actMotorVel[RxHeader.Identifier - 0x201] = RxData[2]<<8 | RxData[3];
 8001256:	7bbb      	ldrb	r3, [r7, #14]
 8001258:	021b      	lsls	r3, r3, #8
 800125a:	b219      	sxth	r1, r3
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	b21a      	sxth	r2, r3
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001266:	430a      	orrs	r2, r1
 8001268:	b211      	sxth	r1, r2
 800126a:	4a09      	ldr	r2, [pc, #36]	; (8001290 <HAL_FDCAN_RxFifo0Callback+0xd8>)
 800126c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8001270:	bf00      	nop
 8001272:	3740      	adds	r7, #64	; 0x40
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	200000b8 	.word	0x200000b8
 800127c:	08006708 	.word	0x08006708
 8001280:	20000028 	.word	0x20000028
 8001284:	20000224 	.word	0x20000224
 8001288:	08006714 	.word	0x08006714
 800128c:	2000026c 	.word	0x2000026c
 8001290:	2000022c 	.word	0x2000022c

08001294 <CAN_Motordrive>:

void CAN_Motordrive(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0

	uint8_t i;
	uint8_t TxData[8];

	for(i=0; i<3; i++){
 800129a:	2300      	movs	r3, #0
 800129c:	73fb      	strb	r3, [r7, #15]
 800129e:	e034      	b.n	800130a <CAN_Motordrive+0x76>
		if(Output[i]<-16384)Output[i]=-16384;
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	4a23      	ldr	r2, [pc, #140]	; (8001330 <CAN_Motordrive+0x9c>)
 80012a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a8:	f513 4f80 	cmn.w	r3, #16384	; 0x4000
 80012ac:	da05      	bge.n	80012ba <CAN_Motordrive+0x26>
 80012ae:	7bfb      	ldrb	r3, [r7, #15]
 80012b0:	4a1f      	ldr	r2, [pc, #124]	; (8001330 <CAN_Motordrive+0x9c>)
 80012b2:	4920      	ldr	r1, [pc, #128]	; (8001334 <CAN_Motordrive+0xa0>)
 80012b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80012b8:	e00c      	b.n	80012d4 <CAN_Motordrive+0x40>
		else if(Output[i]>16384)Output[i]=16384;
 80012ba:	7bfb      	ldrb	r3, [r7, #15]
 80012bc:	4a1c      	ldr	r2, [pc, #112]	; (8001330 <CAN_Motordrive+0x9c>)
 80012be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012c6:	dd05      	ble.n	80012d4 <CAN_Motordrive+0x40>
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	4a19      	ldr	r2, [pc, #100]	; (8001330 <CAN_Motordrive+0x9c>)
 80012cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		TxData[i*2]=Output[i]>>8;//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	4a16      	ldr	r2, [pc, #88]	; (8001330 <CAN_Motordrive+0x9c>)
 80012d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012dc:	121a      	asrs	r2, r3, #8
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	b2d2      	uxtb	r2, r2
 80012e4:	3310      	adds	r3, #16
 80012e6:	443b      	add	r3, r7
 80012e8:	f803 2c0c 	strb.w	r2, [r3, #-12]
		TxData[i*2+1]=Output[i]&0x00FF;
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	4a10      	ldr	r2, [pc, #64]	; (8001330 <CAN_Motordrive+0x9c>)
 80012f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	3301      	adds	r3, #1
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	3310      	adds	r3, #16
 80012fe:	443b      	add	r3, r7
 8001300:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0; i<3; i++){
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	3301      	adds	r3, #1
 8001308:	73fb      	strb	r3, [r7, #15]
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	2b02      	cmp	r3, #2
 800130e:	d9c7      	bls.n	80012a0 <CAN_Motordrive+0xc>
	}



	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK) {
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	461a      	mov	r2, r3
 8001314:	4908      	ldr	r1, [pc, #32]	; (8001338 <CAN_Motordrive+0xa4>)
 8001316:	4809      	ldr	r0, [pc, #36]	; (800133c <CAN_Motordrive+0xa8>)
 8001318:	f000 ff41 	bl	800219e <HAL_FDCAN_AddMessageToTxFifoQ>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <CAN_Motordrive+0x92>
		/* Transmission request Error */
		Error_Handler();
 8001322:	f000 f9a3 	bl	800166c <Error_Handler>
	}
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000254 	.word	0x20000254
 8001334:	ffffc000 	.word	0xffffc000
 8001338:	200001f8 	.word	0x200001f8
 800133c:	200000b8 	.word	0x200000b8

08001340 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001340:	b5b0      	push	{r4, r5, r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]



	if(htim==&htim3){
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4ab7      	ldr	r2, [pc, #732]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800134c:	4293      	cmp	r3, r2
 800134e:	f040 8161 	bne.w	8001614 <HAL_TIM_PeriodElapsedCallback+0x2d4>
		uint8_t i;

		for(i=0; i<3; i++){
 8001352:	2300      	movs	r3, #0
 8001354:	73fb      	strb	r3, [r7, #15]
 8001356:	e037      	b.n	80013c8 <HAL_TIM_PeriodElapsedCallback+0x88>
			if(RobotVel[i]<rcvRobotVel[i])RobotVel[i]+=acc;
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	4ab4      	ldr	r2, [pc, #720]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800135c:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8001360:	7bfb      	ldrb	r3, [r7, #15]
 8001362:	49b3      	ldr	r1, [pc, #716]	; (8001630 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001364:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8001368:	429a      	cmp	r2, r3
 800136a:	da10      	bge.n	800138e <HAL_TIM_PeriodElapsedCallback+0x4e>
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	4aaf      	ldr	r2, [pc, #700]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001370:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001374:	b29a      	uxth	r2, r3
 8001376:	4baf      	ldr	r3, [pc, #700]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8001378:	f993 3000 	ldrsb.w	r3, [r3]
 800137c:	b29b      	uxth	r3, r3
 800137e:	4413      	add	r3, r2
 8001380:	b29a      	uxth	r2, r3
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	b211      	sxth	r1, r2
 8001386:	4aa9      	ldr	r2, [pc, #676]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001388:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800138c:	e019      	b.n	80013c2 <HAL_TIM_PeriodElapsedCallback+0x82>
			else if(RobotVel[i]>rcvRobotVel[i])RobotVel[i]-=acc;
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	4aa6      	ldr	r2, [pc, #664]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001392:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	49a5      	ldr	r1, [pc, #660]	; (8001630 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800139a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800139e:	429a      	cmp	r2, r3
 80013a0:	dd0f      	ble.n	80013c2 <HAL_TIM_PeriodElapsedCallback+0x82>
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	4aa1      	ldr	r2, [pc, #644]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80013a6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4ba1      	ldr	r3, [pc, #644]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80013ae:	f993 3000 	ldrsb.w	r3, [r3]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
 80013ba:	b211      	sxth	r1, r2
 80013bc:	4a9b      	ldr	r2, [pc, #620]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80013be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(i=0; i<3; i++){
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	3301      	adds	r3, #1
 80013c6:	73fb      	strb	r3, [r7, #15]
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d9c4      	bls.n	8001358 <HAL_TIM_PeriodElapsedCallback+0x18>
		}

		trgMotorVel[0] = (RobotVel[2] + 2*RobotVel[0])/3;
 80013ce:	4b97      	ldr	r3, [pc, #604]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80013d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013d4:	461a      	mov	r2, r3
 80013d6:	4b95      	ldr	r3, [pc, #596]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80013d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	4413      	add	r3, r2
 80013e0:	4a95      	ldr	r2, [pc, #596]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80013e2:	fb82 1203 	smull	r1, r2, r2, r3
 80013e6:	17db      	asrs	r3, r3, #31
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	b21a      	sxth	r2, r3
 80013ec:	4b93      	ldr	r3, [pc, #588]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80013ee:	801a      	strh	r2, [r3, #0]
		trgMotorVel[1] = (RobotVel[2] - RobotVel[0] +sqrt(3)*RobotVel[1])/3;
 80013f0:	4b8e      	ldr	r3, [pc, #568]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80013f2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013f6:	461a      	mov	r2, r3
 80013f8:	4b8c      	ldr	r3, [pc, #560]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80013fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f8af 	bl	8000564 <__aeabi_i2d>
 8001406:	4604      	mov	r4, r0
 8001408:	460d      	mov	r5, r1
 800140a:	4b88      	ldr	r3, [pc, #544]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800140c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f8a7 	bl	8000564 <__aeabi_i2d>
 8001416:	a382      	add	r3, pc, #520	; (adr r3, 8001620 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f90c 	bl	8000638 <__aeabi_dmul>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4620      	mov	r0, r4
 8001426:	4629      	mov	r1, r5
 8001428:	f7fe ff50 	bl	80002cc <__adddf3>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4610      	mov	r0, r2
 8001432:	4619      	mov	r1, r3
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	4b81      	ldr	r3, [pc, #516]	; (8001640 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800143a:	f7ff fa27 	bl	800088c <__aeabi_ddiv>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	4610      	mov	r0, r2
 8001444:	4619      	mov	r1, r3
 8001446:	f7ff fb09 	bl	8000a5c <__aeabi_d2iz>
 800144a:	4603      	mov	r3, r0
 800144c:	b21a      	sxth	r2, r3
 800144e:	4b7b      	ldr	r3, [pc, #492]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001450:	805a      	strh	r2, [r3, #2]
		trgMotorVel[2] = (RobotVel[2] - RobotVel[0] -sqrt(3)*RobotVel[1])/3;
 8001452:	4b76      	ldr	r3, [pc, #472]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001454:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001458:	461a      	mov	r2, r3
 800145a:	4b74      	ldr	r3, [pc, #464]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800145c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f87e 	bl	8000564 <__aeabi_i2d>
 8001468:	4604      	mov	r4, r0
 800146a:	460d      	mov	r5, r1
 800146c:	4b6f      	ldr	r3, [pc, #444]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800146e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff f876 	bl	8000564 <__aeabi_i2d>
 8001478:	a369      	add	r3, pc, #420	; (adr r3, 8001620 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800147a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147e:	f7ff f8db 	bl	8000638 <__aeabi_dmul>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	4620      	mov	r0, r4
 8001488:	4629      	mov	r1, r5
 800148a:	f7fe ff1d 	bl	80002c8 <__aeabi_dsub>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	4610      	mov	r0, r2
 8001494:	4619      	mov	r1, r3
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	4b69      	ldr	r3, [pc, #420]	; (8001640 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800149c:	f7ff f9f6 	bl	800088c <__aeabi_ddiv>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	f7ff fad8 	bl	8000a5c <__aeabi_d2iz>
 80014ac:	4603      	mov	r3, r0
 80014ae:	b21a      	sxth	r2, r3
 80014b0:	4b62      	ldr	r3, [pc, #392]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80014b2:	809a      	strh	r2, [r3, #4]


		for(i=0; i<3; i++){
 80014b4:	2300      	movs	r3, #0
 80014b6:	73fb      	strb	r3, [r7, #15]
 80014b8:	e0a6      	b.n	8001608 <HAL_TIM_PeriodElapsedCallback+0x2c8>

			//trgMotorVel[i]=500;
			error[i] = actMotorVel[i] - trgMotorVel[i];
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	4a61      	ldr	r2, [pc, #388]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x304>)
 80014be:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80014c2:	4619      	mov	r1, r3
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	4a5d      	ldr	r2, [pc, #372]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80014c8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80014cc:	461a      	mov	r2, r3
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	1a8a      	subs	r2, r1, r2
 80014d2:	495d      	ldr	r1, [pc, #372]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80014d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			integral[i] += (error[i] + prverror[i])/(2*frq);
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	4a5c      	ldr	r2, [pc, #368]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80014dc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	4a59      	ldr	r2, [pc, #356]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80014e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	4859      	ldr	r0, [pc, #356]	; (8001650 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80014ec:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80014f0:	441a      	add	r2, r3
 80014f2:	4b58      	ldr	r3, [pc, #352]	; (8001654 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	fb92 f2f3 	sdiv	r2, r2, r3
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	440a      	add	r2, r1
 8001500:	4952      	ldr	r1, [pc, #328]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			integral[i] *= integral[i]*Flag;
 8001506:	7bfb      	ldrb	r3, [r7, #15]
 8001508:	4a50      	ldr	r2, [pc, #320]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800150a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	494e      	ldr	r1, [pc, #312]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001512:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001516:	4950      	ldr	r1, [pc, #320]	; (8001658 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001518:	7809      	ldrb	r1, [r1, #0]
 800151a:	fb03 f101 	mul.w	r1, r3, r1
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	fb01 f202 	mul.w	r2, r1, r2
 8001524:	4949      	ldr	r1, [pc, #292]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(integral[i]>10)integral[i]= 10;
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	4a47      	ldr	r2, [pc, #284]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800152e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001532:	2b0a      	cmp	r3, #10
 8001534:	dd05      	ble.n	8001542 <HAL_TIM_PeriodElapsedCallback+0x202>
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	4a44      	ldr	r2, [pc, #272]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800153a:	210a      	movs	r1, #10
 800153c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001540:	e00c      	b.n	800155c <HAL_TIM_PeriodElapsedCallback+0x21c>
			else if(integral[i]<-10) integral[i]=-10;
 8001542:	7bfb      	ldrb	r3, [r7, #15]
 8001544:	4a41      	ldr	r2, [pc, #260]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800154a:	f113 0f0a 	cmn.w	r3, #10
 800154e:	da05      	bge.n	800155c <HAL_TIM_PeriodElapsedCallback+0x21c>
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	4a3e      	ldr	r2, [pc, #248]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001554:	f06f 0109 	mvn.w	r1, #9
 8001558:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			Output[i]=/*trgMotorVel[i]*/ - (error[i]*Kp[i] + (error[i] - prverror[i])*Kd[i]*frq+integral[i]*Ki[i]);
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	4a3a      	ldr	r2, [pc, #232]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001564:	ee07 3a90 	vmov	s15, r3
 8001568:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	4a3b      	ldr	r2, [pc, #236]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	4413      	add	r3, r2
 8001574:	edd3 7a00 	vldr	s15, [r3]
 8001578:	ee27 7a27 	vmul.f32	s14, s14, s15
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	4a32      	ldr	r2, [pc, #200]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001580:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001584:	7bfb      	ldrb	r3, [r7, #15]
 8001586:	4932      	ldr	r1, [pc, #200]	; (8001650 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001588:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	ee07 3a90 	vmov	s15, r3
 8001592:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	4a31      	ldr	r2, [pc, #196]	; (8001660 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	edd3 7a00 	vldr	s15, [r3]
 80015a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015a6:	4b2b      	ldr	r3, [pc, #172]	; (8001654 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	ee07 3a90 	vmov	s15, r3
 80015ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
 80015bc:	4a23      	ldr	r2, [pc, #140]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80015be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c2:	ee07 3a90 	vmov	s15, r3
 80015c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	4a25      	ldr	r2, [pc, #148]	; (8001664 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015de:	eef1 7a67 	vneg.f32	s15, s15
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
 80015e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015e8:	ee17 1a90 	vmov	r1, s15
 80015ec:	4a1e      	ldr	r2, [pc, #120]	; (8001668 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80015ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			prverror[i]=error[i];
 80015f2:	7bfa      	ldrb	r2, [r7, #15]
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
 80015f6:	4914      	ldr	r1, [pc, #80]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80015f8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80015fc:	4914      	ldr	r1, [pc, #80]	; (8001650 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80015fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(i=0; i<3; i++){
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	3301      	adds	r3, #1
 8001606:	73fb      	strb	r3, [r7, #15]
 8001608:	7bfb      	ldrb	r3, [r7, #15]
 800160a:	2b02      	cmp	r3, #2
 800160c:	f67f af55 	bls.w	80014ba <HAL_TIM_PeriodElapsedCallback+0x17a>

			}
		}*/
		//trgMotorVel[0] = 1000; trgMotorVel[1] = 1000; trgMotorVel[2] = 1000;

		CAN_Motordrive();
 8001610:	f7ff fe40 	bl	8001294 <CAN_Motordrive>

	//printf("Output: %d\r\n", Output[1]);
	//printf("Error: %d\r\n", error[1]);


}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bdb0      	pop	{r4, r5, r7, pc}
 800161c:	f3af 8000 	nop.w
 8001620:	e8584caa 	.word	0xe8584caa
 8001624:	3ffbb67a 	.word	0x3ffbb67a
 8001628:	2000011c 	.word	0x2000011c
 800162c:	2000021c 	.word	0x2000021c
 8001630:	20000224 	.word	0x20000224
 8001634:	20000029 	.word	0x20000029
 8001638:	55555556 	.word	0x55555556
 800163c:	20000234 	.word	0x20000234
 8001640:	40080000 	.word	0x40080000
 8001644:	2000022c 	.word	0x2000022c
 8001648:	2000023c 	.word	0x2000023c
 800164c:	20000260 	.word	0x20000260
 8001650:	20000248 	.word	0x20000248
 8001654:	20000000 	.word	0x20000000
 8001658:	2000026c 	.word	0x2000026c
 800165c:	20000004 	.word	0x20000004
 8001660:	2000001c 	.word	0x2000001c
 8001664:	20000010 	.word	0x20000010
 8001668:	20000254 	.word	0x20000254

0800166c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001670:	b672      	cpsid	i
}
 8001672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001674:	e7fe      	b.n	8001674 <Error_Handler+0x8>
	...

08001678 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800167e:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <HAL_MspInit+0x44>)
 8001680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001682:	4a0e      	ldr	r2, [pc, #56]	; (80016bc <HAL_MspInit+0x44>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6613      	str	r3, [r2, #96]	; 0x60
 800168a:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <HAL_MspInit+0x44>)
 800168c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_MspInit+0x44>)
 8001698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169a:	4a08      	ldr	r2, [pc, #32]	; (80016bc <HAL_MspInit+0x44>)
 800169c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a0:	6593      	str	r3, [r2, #88]	; 0x58
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <HAL_MspInit+0x44>)
 80016a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016aa:	603b      	str	r3, [r7, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	40021000 	.word	0x40021000

080016c0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b09a      	sub	sp, #104	; 0x68
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	2244      	movs	r2, #68	; 0x44
 80016de:	2100      	movs	r1, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f003 ff23 	bl	800552c <memset>
  if(hfdcan->Instance==FDCAN1)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a24      	ldr	r2, [pc, #144]	; (800177c <HAL_FDCAN_MspInit+0xbc>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d141      	bne.n	8001774 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80016f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016f4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80016f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016fa:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	4618      	mov	r0, r3
 8001702:	f002 f937 	bl	8003974 <HAL_RCCEx_PeriphCLKConfig>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800170c:	f7ff ffae 	bl	800166c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001710:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <HAL_FDCAN_MspInit+0xc0>)
 8001712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001714:	4a1a      	ldr	r2, [pc, #104]	; (8001780 <HAL_FDCAN_MspInit+0xc0>)
 8001716:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800171a:	6593      	str	r3, [r2, #88]	; 0x58
 800171c:	4b18      	ldr	r3, [pc, #96]	; (8001780 <HAL_FDCAN_MspInit+0xc0>)
 800171e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001728:	4b15      	ldr	r3, [pc, #84]	; (8001780 <HAL_FDCAN_MspInit+0xc0>)
 800172a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172c:	4a14      	ldr	r2, [pc, #80]	; (8001780 <HAL_FDCAN_MspInit+0xc0>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001734:	4b12      	ldr	r3, [pc, #72]	; (8001780 <HAL_FDCAN_MspInit+0xc0>)
 8001736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001740:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001744:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	2302      	movs	r3, #2
 8001748:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174e:	2300      	movs	r3, #0
 8001750:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001752:	2309      	movs	r3, #9
 8001754:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001756:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800175a:	4619      	mov	r1, r3
 800175c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001760:	f001 f996 	bl	8002a90 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 1, 0);
 8001764:	2200      	movs	r2, #0
 8001766:	2101      	movs	r1, #1
 8001768:	2015      	movs	r0, #21
 800176a:	f000 fad6 	bl	8001d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800176e:	2015      	movs	r0, #21
 8001770:	f000 faed 	bl	8001d4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8001774:	bf00      	nop
 8001776:	3768      	adds	r7, #104	; 0x68
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40006400 	.word	0x40006400
 8001780:	40021000 	.word	0x40021000

08001784 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a0d      	ldr	r2, [pc, #52]	; (80017c8 <HAL_TIM_Base_MspInit+0x44>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d113      	bne.n	80017be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001796:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <HAL_TIM_Base_MspInit+0x48>)
 8001798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179a:	4a0c      	ldr	r2, [pc, #48]	; (80017cc <HAL_TIM_Base_MspInit+0x48>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	6593      	str	r3, [r2, #88]	; 0x58
 80017a2:	4b0a      	ldr	r3, [pc, #40]	; (80017cc <HAL_TIM_Base_MspInit+0x48>)
 80017a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80017ae:	2200      	movs	r2, #0
 80017b0:	2101      	movs	r1, #1
 80017b2:	201d      	movs	r0, #29
 80017b4:	f000 fab1 	bl	8001d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80017b8:	201d      	movs	r0, #29
 80017ba:	f000 fac8 	bl	8001d4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017be:	bf00      	nop
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40000400 	.word	0x40000400
 80017cc:	40021000 	.word	0x40021000

080017d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b09a      	sub	sp, #104	; 0x68
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017e8:	f107 0310 	add.w	r3, r7, #16
 80017ec:	2244      	movs	r2, #68	; 0x44
 80017ee:	2100      	movs	r1, #0
 80017f0:	4618      	mov	r0, r3
 80017f2:	f003 fe9b 	bl	800552c <memset>
  if(huart->Instance==USART2)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a1f      	ldr	r2, [pc, #124]	; (8001878 <HAL_UART_MspInit+0xa8>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d136      	bne.n	800186e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001800:	2302      	movs	r3, #2
 8001802:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001804:	2300      	movs	r3, #0
 8001806:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001808:	f107 0310 	add.w	r3, r7, #16
 800180c:	4618      	mov	r0, r3
 800180e:	f002 f8b1 	bl	8003974 <HAL_RCCEx_PeriphCLKConfig>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001818:	f7ff ff28 	bl	800166c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800181c:	4b17      	ldr	r3, [pc, #92]	; (800187c <HAL_UART_MspInit+0xac>)
 800181e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001820:	4a16      	ldr	r2, [pc, #88]	; (800187c <HAL_UART_MspInit+0xac>)
 8001822:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001826:	6593      	str	r3, [r2, #88]	; 0x58
 8001828:	4b14      	ldr	r3, [pc, #80]	; (800187c <HAL_UART_MspInit+0xac>)
 800182a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800182c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <HAL_UART_MspInit+0xac>)
 8001836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001838:	4a10      	ldr	r2, [pc, #64]	; (800187c <HAL_UART_MspInit+0xac>)
 800183a:	f043 0301 	orr.w	r3, r3, #1
 800183e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001840:	4b0e      	ldr	r3, [pc, #56]	; (800187c <HAL_UART_MspInit+0xac>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	60bb      	str	r3, [r7, #8]
 800184a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800184c:	230c      	movs	r3, #12
 800184e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001858:	2300      	movs	r3, #0
 800185a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800185c:	2307      	movs	r3, #7
 800185e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001860:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001864:	4619      	mov	r1, r3
 8001866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186a:	f001 f911 	bl	8002a90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800186e:	bf00      	nop
 8001870:	3768      	adds	r7, #104	; 0x68
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40004400 	.word	0x40004400
 800187c:	40021000 	.word	0x40021000

08001880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001884:	e7fe      	b.n	8001884 <NMI_Handler+0x4>

08001886 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800188a:	e7fe      	b.n	800188a <HardFault_Handler+0x4>

0800188c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001890:	e7fe      	b.n	8001890 <MemManage_Handler+0x4>

08001892 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001896:	e7fe      	b.n	8001896 <BusFault_Handler+0x4>

08001898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800189c:	e7fe      	b.n	800189c <UsageFault_Handler+0x4>

0800189e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr

080018ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018be:	bf00      	nop
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018cc:	f000 f92c 	bl	8001b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80018d8:	4802      	ldr	r0, [pc, #8]	; (80018e4 <FDCAN1_IT0_IRQHandler+0x10>)
 80018da:	f000 fe65 	bl	80025a8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200000b8 	.word	0x200000b8

080018e8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018ec:	4802      	ldr	r0, [pc, #8]	; (80018f8 <TIM3_IRQHandler+0x10>)
 80018ee:	f002 faf3 	bl	8003ed8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000011c 	.word	0x2000011c

080018fc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	e00a      	b.n	8001924 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800190e:	f3af 8000 	nop.w
 8001912:	4601      	mov	r1, r0
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	1c5a      	adds	r2, r3, #1
 8001918:	60ba      	str	r2, [r7, #8]
 800191a:	b2ca      	uxtb	r2, r1
 800191c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	3301      	adds	r3, #1
 8001922:	617b      	str	r3, [r7, #20]
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	429a      	cmp	r2, r3
 800192a:	dbf0      	blt.n	800190e <_read+0x12>
	}

return len;
 800192c:	687b      	ldr	r3, [r7, #4]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3718      	adds	r7, #24
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
	return -1;
 800193e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001942:	4618      	mov	r0, r3
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr

0800194e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800194e:	b480      	push	{r7}
 8001950:	b083      	sub	sp, #12
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800195e:	605a      	str	r2, [r3, #4]
	return 0;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <_isatty>:

int _isatty(int file)
{
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
	return 1;
 8001976:	2301      	movs	r3, #1
}
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
	return 0;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
	...

080019a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019a8:	4a14      	ldr	r2, [pc, #80]	; (80019fc <_sbrk+0x5c>)
 80019aa:	4b15      	ldr	r3, [pc, #84]	; (8001a00 <_sbrk+0x60>)
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019b4:	4b13      	ldr	r3, [pc, #76]	; (8001a04 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d102      	bne.n	80019c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019bc:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <_sbrk+0x64>)
 80019be:	4a12      	ldr	r2, [pc, #72]	; (8001a08 <_sbrk+0x68>)
 80019c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019c2:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <_sbrk+0x64>)
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4413      	add	r3, r2
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d207      	bcs.n	80019e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019d0:	f003 fd82 	bl	80054d8 <__errno>
 80019d4:	4603      	mov	r3, r0
 80019d6:	220c      	movs	r2, #12
 80019d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019da:	f04f 33ff 	mov.w	r3, #4294967295
 80019de:	e009      	b.n	80019f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019e0:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <_sbrk+0x64>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019e6:	4b07      	ldr	r3, [pc, #28]	; (8001a04 <_sbrk+0x64>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4413      	add	r3, r2
 80019ee:	4a05      	ldr	r2, [pc, #20]	; (8001a04 <_sbrk+0x64>)
 80019f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019f2:	68fb      	ldr	r3, [r7, #12]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3718      	adds	r7, #24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20008000 	.word	0x20008000
 8001a00:	00000400 	.word	0x00000400
 8001a04:	20000270 	.word	0x20000270
 8001a08:	20000288 	.word	0x20000288

08001a0c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <SystemInit+0x20>)
 8001a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a16:	4a05      	ldr	r2, [pc, #20]	; (8001a2c <SystemInit+0x20>)
 8001a18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a30:	480d      	ldr	r0, [pc, #52]	; (8001a68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a32:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a34:	480d      	ldr	r0, [pc, #52]	; (8001a6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a36:	490e      	ldr	r1, [pc, #56]	; (8001a70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a38:	4a0e      	ldr	r2, [pc, #56]	; (8001a74 <LoopForever+0xe>)
  movs r3, #0
 8001a3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a3c:	e002      	b.n	8001a44 <LoopCopyDataInit>

08001a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a42:	3304      	adds	r3, #4

08001a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a48:	d3f9      	bcc.n	8001a3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a4a:	4a0b      	ldr	r2, [pc, #44]	; (8001a78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a4c:	4c0b      	ldr	r4, [pc, #44]	; (8001a7c <LoopForever+0x16>)
  movs r3, #0
 8001a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a50:	e001      	b.n	8001a56 <LoopFillZerobss>

08001a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a54:	3204      	adds	r2, #4

08001a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a58:	d3fb      	bcc.n	8001a52 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a5a:	f7ff ffd7 	bl	8001a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a5e:	f003 fd41 	bl	80054e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a62:	f7ff f9b9 	bl	8000dd8 <main>

08001a66 <LoopForever>:

LoopForever:
    b LoopForever
 8001a66:	e7fe      	b.n	8001a66 <LoopForever>
  ldr   r0, =_estack
 8001a68:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001a6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a70:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8001a74:	08006828 	.word	0x08006828
  ldr r2, =_sbss
 8001a78:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8001a7c:	20000288 	.word	0x20000288

08001a80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a80:	e7fe      	b.n	8001a80 <ADC1_2_IRQHandler>

08001a82 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a8c:	2003      	movs	r0, #3
 8001a8e:	f000 f939 	bl	8001d04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a92:	2000      	movs	r0, #0
 8001a94:	f000 f80e 	bl	8001ab4 <HAL_InitTick>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d002      	beq.n	8001aa4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	71fb      	strb	r3, [r7, #7]
 8001aa2:	e001      	b.n	8001aa8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001aa4:	f7ff fde8 	bl	8001678 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001aa8:	79fb      	ldrb	r3, [r7, #7]

}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001abc:	2300      	movs	r3, #0
 8001abe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ac0:	4b16      	ldr	r3, [pc, #88]	; (8001b1c <HAL_InitTick+0x68>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d022      	beq.n	8001b0e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ac8:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <HAL_InitTick+0x6c>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <HAL_InitTick+0x68>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ad4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 f944 	bl	8001d6a <HAL_SYSTICK_Config>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10f      	bne.n	8001b08 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b0f      	cmp	r3, #15
 8001aec:	d809      	bhi.n	8001b02 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aee:	2200      	movs	r2, #0
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	f04f 30ff 	mov.w	r0, #4294967295
 8001af6:	f000 f910 	bl	8001d1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001afa:	4a0a      	ldr	r2, [pc, #40]	; (8001b24 <HAL_InitTick+0x70>)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	e007      	b.n	8001b12 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	73fb      	strb	r3, [r7, #15]
 8001b06:	e004      	b.n	8001b12 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	73fb      	strb	r3, [r7, #15]
 8001b0c:	e001      	b.n	8001b12 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20000034 	.word	0x20000034
 8001b20:	2000002c 	.word	0x2000002c
 8001b24:	20000030 	.word	0x20000030

08001b28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b2c:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HAL_IncTick+0x1c>)
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <HAL_IncTick+0x20>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4413      	add	r3, r2
 8001b36:	4a03      	ldr	r2, [pc, #12]	; (8001b44 <HAL_IncTick+0x1c>)
 8001b38:	6013      	str	r3, [r2, #0]
}
 8001b3a:	bf00      	nop
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	20000274 	.word	0x20000274
 8001b48:	20000034 	.word	0x20000034

08001b4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b50:	4b03      	ldr	r3, [pc, #12]	; (8001b60 <HAL_GetTick+0x14>)
 8001b52:	681b      	ldr	r3, [r3, #0]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	20000274 	.word	0x20000274

08001b64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b80:	4013      	ands	r3, r2
 8001b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b96:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	60d3      	str	r3, [r2, #12]
}
 8001b9c:	bf00      	nop
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bb0:	4b04      	ldr	r3, [pc, #16]	; (8001bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	0a1b      	lsrs	r3, r3, #8
 8001bb6:	f003 0307 	and.w	r3, r3, #7
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	db0b      	blt.n	8001bf2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	f003 021f 	and.w	r2, r3, #31
 8001be0:	4907      	ldr	r1, [pc, #28]	; (8001c00 <__NVIC_EnableIRQ+0x38>)
 8001be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be6:	095b      	lsrs	r3, r3, #5
 8001be8:	2001      	movs	r0, #1
 8001bea:	fa00 f202 	lsl.w	r2, r0, r2
 8001bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000e100 	.word	0xe000e100

08001c04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	6039      	str	r1, [r7, #0]
 8001c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	db0a      	blt.n	8001c2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	b2da      	uxtb	r2, r3
 8001c1c:	490c      	ldr	r1, [pc, #48]	; (8001c50 <__NVIC_SetPriority+0x4c>)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	0112      	lsls	r2, r2, #4
 8001c24:	b2d2      	uxtb	r2, r2
 8001c26:	440b      	add	r3, r1
 8001c28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c2c:	e00a      	b.n	8001c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	4908      	ldr	r1, [pc, #32]	; (8001c54 <__NVIC_SetPriority+0x50>)
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	f003 030f 	and.w	r3, r3, #15
 8001c3a:	3b04      	subs	r3, #4
 8001c3c:	0112      	lsls	r2, r2, #4
 8001c3e:	b2d2      	uxtb	r2, r2
 8001c40:	440b      	add	r3, r1
 8001c42:	761a      	strb	r2, [r3, #24]
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	e000e100 	.word	0xe000e100
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b089      	sub	sp, #36	; 0x24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	f1c3 0307 	rsb	r3, r3, #7
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	bf28      	it	cs
 8001c76:	2304      	movcs	r3, #4
 8001c78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	2b06      	cmp	r3, #6
 8001c80:	d902      	bls.n	8001c88 <NVIC_EncodePriority+0x30>
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	3b03      	subs	r3, #3
 8001c86:	e000      	b.n	8001c8a <NVIC_EncodePriority+0x32>
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43da      	mvns	r2, r3
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	401a      	ands	r2, r3
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8001caa:	43d9      	mvns	r1, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb0:	4313      	orrs	r3, r2
         );
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3724      	adds	r7, #36	; 0x24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
	...

08001cc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cd0:	d301      	bcc.n	8001cd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e00f      	b.n	8001cf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cd6:	4a0a      	ldr	r2, [pc, #40]	; (8001d00 <SysTick_Config+0x40>)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cde:	210f      	movs	r1, #15
 8001ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce4:	f7ff ff8e 	bl	8001c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ce8:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <SysTick_Config+0x40>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cee:	4b04      	ldr	r3, [pc, #16]	; (8001d00 <SysTick_Config+0x40>)
 8001cf0:	2207      	movs	r2, #7
 8001cf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	e000e010 	.word	0xe000e010

08001d04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f7ff ff29 	bl	8001b64 <__NVIC_SetPriorityGrouping>
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b086      	sub	sp, #24
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	4603      	mov	r3, r0
 8001d22:	60b9      	str	r1, [r7, #8]
 8001d24:	607a      	str	r2, [r7, #4]
 8001d26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d28:	f7ff ff40 	bl	8001bac <__NVIC_GetPriorityGrouping>
 8001d2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	6978      	ldr	r0, [r7, #20]
 8001d34:	f7ff ff90 	bl	8001c58 <NVIC_EncodePriority>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d3e:	4611      	mov	r1, r2
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff5f 	bl	8001c04 <__NVIC_SetPriority>
}
 8001d46:	bf00      	nop
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	4603      	mov	r3, r0
 8001d56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff ff33 	bl	8001bc8 <__NVIC_EnableIRQ>
}
 8001d62:	bf00      	nop
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff ffa4 	bl	8001cc0 <SysTick_Config>
 8001d78:	4603      	mov	r3, r0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e147      	b.n	8002026 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d106      	bne.n	8001db0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff fc88 	bl	80016c0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	699a      	ldr	r2, [r3, #24]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 0210 	bic.w	r2, r2, #16
 8001dbe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dc0:	f7ff fec4 	bl	8001b4c <HAL_GetTick>
 8001dc4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001dc6:	e012      	b.n	8001dee <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001dc8:	f7ff fec0 	bl	8001b4c <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b0a      	cmp	r3, #10
 8001dd4:	d90b      	bls.n	8001dee <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dda:	f043 0201 	orr.w	r2, r3, #1
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2203      	movs	r2, #3
 8001de6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e11b      	b.n	8002026 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	f003 0308 	and.w	r3, r3, #8
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d0e5      	beq.n	8001dc8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	699a      	ldr	r2, [r3, #24]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0201 	orr.w	r2, r2, #1
 8001e0a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e0c:	f7ff fe9e 	bl	8001b4c <HAL_GetTick>
 8001e10:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e12:	e012      	b.n	8001e3a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001e14:	f7ff fe9a 	bl	8001b4c <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b0a      	cmp	r3, #10
 8001e20:	d90b      	bls.n	8001e3a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e26:	f043 0201 	orr.w	r2, r3, #1
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2203      	movs	r2, #3
 8001e32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e0f5      	b.n	8002026 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0e5      	beq.n	8001e14 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699a      	ldr	r2, [r3, #24]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 0202 	orr.w	r2, r2, #2
 8001e56:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a74      	ldr	r2, [pc, #464]	; (8002030 <HAL_FDCAN_Init+0x2ac>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d103      	bne.n	8001e6a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001e62:	4a74      	ldr	r2, [pc, #464]	; (8002034 <HAL_FDCAN_Init+0x2b0>)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	7c1b      	ldrb	r3, [r3, #16]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d108      	bne.n	8001e84 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	699a      	ldr	r2, [r3, #24]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e80:	619a      	str	r2, [r3, #24]
 8001e82:	e007      	b.n	8001e94 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	699a      	ldr	r2, [r3, #24]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e92:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	7c5b      	ldrb	r3, [r3, #17]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d108      	bne.n	8001eae <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	699a      	ldr	r2, [r3, #24]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001eaa:	619a      	str	r2, [r3, #24]
 8001eac:	e007      	b.n	8001ebe <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	699a      	ldr	r2, [r3, #24]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ebc:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	7c9b      	ldrb	r3, [r3, #18]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d108      	bne.n	8001ed8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	699a      	ldr	r2, [r3, #24]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001ed4:	619a      	str	r2, [r3, #24]
 8001ed6:	e007      	b.n	8001ee8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	699a      	ldr	r2, [r3, #24]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001ee6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	699a      	ldr	r2, [r3, #24]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001f0c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	691a      	ldr	r2, [r3, #16]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 0210 	bic.w	r2, r2, #16
 8001f1c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d108      	bne.n	8001f38 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	699a      	ldr	r2, [r3, #24]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f042 0204 	orr.w	r2, r2, #4
 8001f34:	619a      	str	r2, [r3, #24]
 8001f36:	e02c      	b.n	8001f92 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d028      	beq.n	8001f92 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d01c      	beq.n	8001f82 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	699a      	ldr	r2, [r3, #24]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f56:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	691a      	ldr	r2, [r3, #16]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f042 0210 	orr.w	r2, r2, #16
 8001f66:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	2b03      	cmp	r3, #3
 8001f6e:	d110      	bne.n	8001f92 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	699a      	ldr	r2, [r3, #24]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f042 0220 	orr.w	r2, r2, #32
 8001f7e:	619a      	str	r2, [r3, #24]
 8001f80:	e007      	b.n	8001f92 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	699a      	ldr	r2, [r3, #24]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f042 0220 	orr.w	r2, r2, #32
 8001f90:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	3b01      	subs	r3, #1
 8001f98:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	69db      	ldr	r3, [r3, #28]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fa2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001faa:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001fba:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fbc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001fc6:	d115      	bne.n	8001ff4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fcc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001fd6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001fe0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe8:	3b01      	subs	r3, #1
 8001fea:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001ff0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ff2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 fc6e 	bl	80028ec <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40006400 	.word	0x40006400
 8002034:	40006500 	.word	0x40006500

08002038 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8002038:	b480      	push	{r7}
 800203a:	b087      	sub	sp, #28
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002048:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800204a:	7dfb      	ldrb	r3, [r7, #23]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d002      	beq.n	8002056 <HAL_FDCAN_ConfigFilter+0x1e>
 8002050:	7dfb      	ldrb	r3, [r7, #23]
 8002052:	2b02      	cmp	r3, #2
 8002054:	d13d      	bne.n	80020d2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d119      	bne.n	8002092 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800206a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8002072:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	e01d      	b.n	80020ce <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	075a      	lsls	r2, r3, #29
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	4313      	orrs	r3, r2
 800209e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	079a      	lsls	r2, r3, #30
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	4413      	add	r3, r2
 80020ba:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	3304      	adds	r3, #4
 80020c6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80020ce:	2300      	movs	r3, #0
 80020d0:	e006      	b.n	80020e0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020d6:	f043 0202 	orr.w	r2, r3, #2
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
  }
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	371c      	adds	r7, #28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
 80020f8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b01      	cmp	r3, #1
 8002104:	d116      	bne.n	8002134 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800210e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	011a      	lsls	r2, r3, #4
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	431a      	orrs	r2, r3
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	431a      	orrs	r2, r3
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	431a      	orrs	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8002130:	2300      	movs	r3, #0
 8002132:	e006      	b.n	8002142 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002138:	f043 0204 	orr.w	r2, r3, #4
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
  }
}
 8002142:	4618      	mov	r0, r3
 8002144:	3714      	adds	r7, #20
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b01      	cmp	r3, #1
 8002160:	d110      	bne.n	8002184 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2202      	movs	r2, #2
 8002166:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	699a      	ldr	r2, [r3, #24]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 0201 	bic.w	r2, r2, #1
 8002178:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8002180:	2300      	movs	r3, #0
 8002182:	e006      	b.n	8002192 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002188:	f043 0204 	orr.w	r2, r3, #4
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
  }
}
 8002192:	4618      	mov	r0, r3
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b086      	sub	sp, #24
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	60f8      	str	r0, [r7, #12]
 80021a6:	60b9      	str	r1, [r7, #8]
 80021a8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d12c      	bne.n	8002210 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80021be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d007      	beq.n	80021d6 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e023      	b.n	800221e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80021de:	0c1b      	lsrs	r3, r3, #16
 80021e0:	f003 0303 	and.w	r3, r3, #3
 80021e4:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	68b9      	ldr	r1, [r7, #8]
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 fbd3 	bl	8002998 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2101      	movs	r1, #1
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	fa01 f202 	lsl.w	r2, r1, r2
 80021fe:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002202:	2201      	movs	r2, #1
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	409a      	lsls	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800220c:	2300      	movs	r3, #0
 800220e:	e006      	b.n	800221e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002214:	f043 0208 	orr.w	r2, r3, #8
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
  }
}
 800221e:	4618      	mov	r0, r3
 8002220:	3718      	adds	r7, #24
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
	...

08002228 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002228:	b480      	push	{r7}
 800222a:	b08b      	sub	sp, #44	; 0x2c
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
 8002234:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800223c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800223e:	7efb      	ldrb	r3, [r7, #27]
 8002240:	2b02      	cmp	r3, #2
 8002242:	f040 80bc 	bne.w	80023be <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	2b40      	cmp	r3, #64	; 0x40
 800224a:	d121      	bne.n	8002290 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002254:	f003 030f 	and.w	r3, r3, #15
 8002258:	2b00      	cmp	r3, #0
 800225a:	d107      	bne.n	800226c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002260:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e0af      	b.n	80023cc <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002274:	0a1b      	lsrs	r3, r3, #8
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002280:	69fa      	ldr	r2, [r7, #28]
 8002282:	4613      	mov	r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	4413      	add	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	440b      	add	r3, r1
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
 800228e:	e020      	b.n	80022d2 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002298:	f003 030f 	and.w	r3, r3, #15
 800229c:	2b00      	cmp	r3, #0
 800229e:	d107      	bne.n	80022b0 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e08d      	b.n	80023cc <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80022b8:	0a1b      	lsrs	r3, r3, #8
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80022c4:	69fa      	ldr	r2, [r7, #28]
 80022c6:	4613      	mov	r3, r2
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	4413      	add	r3, r2
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	440b      	add	r3, r1
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80022d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d107      	bne.n	80022f6 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80022e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	0c9b      	lsrs	r3, r3, #18
 80022ec:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	e005      	b.n	8002302 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80022f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800230e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	3304      	adds	r3, #4
 800231e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	b29a      	uxth	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800232a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800234e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	0e1b      	lsrs	r3, r3, #24
 8002354:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800235c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	0fda      	lsrs	r2, r3, #31
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002368:	3304      	adds	r3, #4
 800236a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8002370:	2300      	movs	r3, #0
 8002372:	623b      	str	r3, [r7, #32]
 8002374:	e00a      	b.n	800238c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	441a      	add	r2, r3
 800237c:	6839      	ldr	r1, [r7, #0]
 800237e:	6a3b      	ldr	r3, [r7, #32]
 8002380:	440b      	add	r3, r1
 8002382:	7812      	ldrb	r2, [r2, #0]
 8002384:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	3301      	adds	r3, #1
 800238a:	623b      	str	r3, [r7, #32]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	0c1b      	lsrs	r3, r3, #16
 8002392:	4a11      	ldr	r2, [pc, #68]	; (80023d8 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8002394:	5cd3      	ldrb	r3, [r2, r3]
 8002396:	461a      	mov	r2, r3
 8002398:	6a3b      	ldr	r3, [r7, #32]
 800239a:	4293      	cmp	r3, r2
 800239c:	d3eb      	bcc.n	8002376 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2b40      	cmp	r3, #64	; 0x40
 80023a2:	d105      	bne.n	80023b0 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	69fa      	ldr	r2, [r7, #28]
 80023aa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80023ae:	e004      	b.n	80023ba <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	69fa      	ldr	r2, [r7, #28]
 80023b6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80023ba:	2300      	movs	r3, #0
 80023bc:	e006      	b.n	80023cc <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c2:	f043 0208 	orr.w	r2, r3, #8
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
  }
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	372c      	adds	r7, #44	; 0x2c
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	08006748 	.word	0x08006748

080023dc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80023dc:	b480      	push	{r7}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80023ee:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d003      	beq.n	80023fe <HAL_FDCAN_ActivateNotification+0x22>
 80023f6:	7dfb      	ldrb	r3, [r7, #23]
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	f040 80c8 	bne.w	800258e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002404:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	2b00      	cmp	r3, #0
 800240e:	d004      	beq.n	800241a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	2b00      	cmp	r3, #0
 8002418:	d03b      	beq.n	8002492 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002420:	2b00      	cmp	r3, #0
 8002422:	d004      	beq.n	800242e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d031      	beq.n	8002492 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002434:	2b00      	cmp	r3, #0
 8002436:	d004      	beq.n	8002442 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	2b00      	cmp	r3, #0
 8002440:	d027      	beq.n	8002492 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002448:	2b00      	cmp	r3, #0
 800244a:	d004      	beq.n	8002456 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d01d      	beq.n	8002492 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800245c:	2b00      	cmp	r3, #0
 800245e:	d004      	beq.n	800246a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	f003 0310 	and.w	r3, r3, #16
 8002466:	2b00      	cmp	r3, #0
 8002468:	d013      	beq.n	8002492 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002470:	2b00      	cmp	r3, #0
 8002472:	d004      	beq.n	800247e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	f003 0320 	and.w	r3, r3, #32
 800247a:	2b00      	cmp	r3, #0
 800247c:	d009      	beq.n	8002492 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00c      	beq.n	80024a2 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800248e:	2b00      	cmp	r3, #0
 8002490:	d107      	bne.n	80024a2 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f042 0201 	orr.w	r2, r2, #1
 80024a0:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	f003 0307 	and.w	r3, r3, #7
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d004      	beq.n	80024b6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d13b      	bne.n	800252e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d004      	beq.n	80024ca <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d131      	bne.n	800252e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d004      	beq.n	80024de <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	f003 0304 	and.w	r3, r3, #4
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d127      	bne.n	800252e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d004      	beq.n	80024f2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	f003 0308 	and.w	r3, r3, #8
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d11d      	bne.n	800252e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d004      	beq.n	8002506 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	f003 0310 	and.w	r3, r3, #16
 8002502:	2b00      	cmp	r3, #0
 8002504:	d113      	bne.n	800252e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800250c:	2b00      	cmp	r3, #0
 800250e:	d004      	beq.n	800251a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	f003 0320 	and.w	r3, r3, #32
 8002516:	2b00      	cmp	r3, #0
 8002518:	d109      	bne.n	800252e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00c      	beq.n	800253e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800252a:	2b00      	cmp	r3, #0
 800252c:	d007      	beq.n	800253e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f042 0202 	orr.w	r2, r2, #2
 800253c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002544:	2b00      	cmp	r3, #0
 8002546:	d009      	beq.n	800255c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	430a      	orrs	r2, r1
 8002558:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002562:	2b00      	cmp	r3, #0
 8002564:	d009      	beq.n	800257a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	430a      	orrs	r2, r1
 8002576:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	430a      	orrs	r2, r1
 8002588:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	e006      	b.n	800259c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002592:	f043 0202 	orr.w	r2, r3, #2
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
  }
}
 800259c:	4618      	mov	r0, r3
 800259e:	371c      	adds	r7, #28
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08a      	sub	sp, #40	; 0x28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025b6:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025c4:	4013      	ands	r3, r2
 80025c6:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025da:	6a3a      	ldr	r2, [r7, #32]
 80025dc:	4013      	ands	r3, r2
 80025de:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80025ea:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f2:	69fa      	ldr	r2, [r7, #28]
 80025f4:	4013      	ands	r3, r2
 80025f6:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025fe:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8002602:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	4013      	ands	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002616:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800261a:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	4013      	ands	r3, r2
 8002626:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00d      	beq.n	8002652 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002640:	2b00      	cmp	r3, #0
 8002642:	d006      	beq.n	8002652 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2240      	movs	r2, #64	; 0x40
 800264a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f000 f92e 	bl	80028ae <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265c:	2b00      	cmp	r3, #0
 800265e:	d01b      	beq.n	8002698 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800266a:	2b00      	cmp	r3, #0
 800266c:	d014      	beq.n	8002698 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002676:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	4013      	ands	r3, r2
 8002684:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800268e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002690:	6939      	ldr	r1, [r7, #16]
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 f8ec 	bl	8002870 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	2b00      	cmp	r3, #0
 800269c:	d007      	beq.n	80026ae <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026a4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80026a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 f8b6 	bl	800281a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80026ae:	6a3b      	ldr	r3, [r7, #32]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d007      	beq.n	80026c4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6a3a      	ldr	r2, [r7, #32]
 80026ba:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80026bc:	6a39      	ldr	r1, [r7, #32]
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f7fe fd7a 	bl	80011b8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d007      	beq.n	80026da <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	69fa      	ldr	r2, [r7, #28]
 80026d0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80026d2:	69f9      	ldr	r1, [r7, #28]
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f000 f8ab 	bl	8002830 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00e      	beq.n	8002706 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d007      	beq.n	8002706 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026fe:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 f8a0 	bl	8002846 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800270c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002710:	2b00      	cmp	r3, #0
 8002712:	d01a      	beq.n	800274a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800271a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800271e:	2b00      	cmp	r3, #0
 8002720:	d013      	beq.n	800274a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800272a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	4013      	ands	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2280      	movs	r2, #128	; 0x80
 8002740:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002742:	68f9      	ldr	r1, [r7, #12]
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f000 f888 	bl	800285a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002750:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00e      	beq.n	8002776 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800275e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d007      	beq.n	8002776 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800276e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f000 f888 	bl	8002886 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800277c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00e      	beq.n	80027a2 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d007      	beq.n	80027a2 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800279a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f000 f87c 	bl	800289a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d011      	beq.n	80027d4 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00a      	beq.n	80027d4 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027cc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d007      	beq.n	80027ea <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80027e2:	6979      	ldr	r1, [r7, #20]
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f876 	bl	80028d6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d009      	beq.n	8002804 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	431a      	orrs	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 f858 	bl	80028c2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002812:	bf00      	nop
 8002814:	3728      	adds	r7, #40	; 0x28
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
 8002822:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
 8002862:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800287a:	bf00      	nop
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr

08002886 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002886:	b480      	push	{r7}
 8002888:	b083      	sub	sp, #12
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b083      	sub	sp, #12
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
 80028de:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80028f4:	4b27      	ldr	r3, [pc, #156]	; (8002994 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80028f6:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002906:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800290e:	041a      	lsls	r2, r3, #16
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800292c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002934:	061a      	lsls	r2, r3, #24
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	e005      	b.n	800297a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	3304      	adds	r3, #4
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	429a      	cmp	r2, r3
 8002984:	d3f3      	bcc.n	800296e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002986:	bf00      	nop
 8002988:	bf00      	nop
 800298a:	3714      	adds	r7, #20
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	4000a400 	.word	0x4000a400

08002998 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8002998:	b480      	push	{r7}
 800299a:	b089      	sub	sp, #36	; 0x24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
 80029a4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10a      	bne.n	80029c4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80029b6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80029be:	4313      	orrs	r3, r2
 80029c0:	61fb      	str	r3, [r7, #28]
 80029c2:	e00a      	b.n	80029da <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80029cc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80029d2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80029d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80029d8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80029e4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80029ea:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80029f0:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80029f6:	4313      	orrs	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	4613      	mov	r3, r2
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	4413      	add	r3, r2
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	440b      	add	r3, r1
 8002a0a:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	69fa      	ldr	r2, [r7, #28]
 8002a10:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	3304      	adds	r3, #4
 8002a16:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	3304      	adds	r3, #4
 8002a22:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]
 8002a28:	e020      	b.n	8002a6c <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	3303      	adds	r3, #3
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	4413      	add	r3, r2
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	3302      	adds	r3, #2
 8002a3a:	6879      	ldr	r1, [r7, #4]
 8002a3c:	440b      	add	r3, r1
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002a42:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	3301      	adds	r3, #1
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	440b      	add	r3, r1
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002a50:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	440a      	add	r2, r1
 8002a58:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002a5a:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	3304      	adds	r3, #4
 8002a64:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	3304      	adds	r3, #4
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	0c1b      	lsrs	r3, r3, #16
 8002a72:	4a06      	ldr	r2, [pc, #24]	; (8002a8c <FDCAN_CopyMessageToRAM+0xf4>)
 8002a74:	5cd3      	ldrb	r3, [r2, r3]
 8002a76:	461a      	mov	r2, r3
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d3d5      	bcc.n	8002a2a <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8002a7e:	bf00      	nop
 8002a80:	bf00      	nop
 8002a82:	3724      	adds	r7, #36	; 0x24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	08006748 	.word	0x08006748

08002a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002a9e:	e15a      	b.n	8002d56 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002aac:	4013      	ands	r3, r2
 8002aae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f000 814c 	beq.w	8002d50 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f003 0303 	and.w	r3, r3, #3
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d005      	beq.n	8002ad0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d130      	bne.n	8002b32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	2203      	movs	r2, #3
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	68da      	ldr	r2, [r3, #12]
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b06:	2201      	movs	r2, #1
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	4013      	ands	r3, r2
 8002b14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	091b      	lsrs	r3, r3, #4
 8002b1c:	f003 0201 	and.w	r2, r3, #1
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	d017      	beq.n	8002b6e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	2203      	movs	r2, #3
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	43db      	mvns	r3, r3
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	4013      	ands	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d123      	bne.n	8002bc2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	08da      	lsrs	r2, r3, #3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	3208      	adds	r2, #8
 8002b82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	220f      	movs	r2, #15
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43db      	mvns	r3, r3
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	691a      	ldr	r2, [r3, #16]
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f003 0307 	and.w	r3, r3, #7
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	08da      	lsrs	r2, r3, #3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3208      	adds	r2, #8
 8002bbc:	6939      	ldr	r1, [r7, #16]
 8002bbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	2203      	movs	r2, #3
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f003 0203 	and.w	r2, r3, #3
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f000 80a6 	beq.w	8002d50 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c04:	4b5b      	ldr	r3, [pc, #364]	; (8002d74 <HAL_GPIO_Init+0x2e4>)
 8002c06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c08:	4a5a      	ldr	r2, [pc, #360]	; (8002d74 <HAL_GPIO_Init+0x2e4>)
 8002c0a:	f043 0301 	orr.w	r3, r3, #1
 8002c0e:	6613      	str	r3, [r2, #96]	; 0x60
 8002c10:	4b58      	ldr	r3, [pc, #352]	; (8002d74 <HAL_GPIO_Init+0x2e4>)
 8002c12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	60bb      	str	r3, [r7, #8]
 8002c1a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c1c:	4a56      	ldr	r2, [pc, #344]	; (8002d78 <HAL_GPIO_Init+0x2e8>)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	089b      	lsrs	r3, r3, #2
 8002c22:	3302      	adds	r3, #2
 8002c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f003 0303 	and.w	r3, r3, #3
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	220f      	movs	r2, #15
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c46:	d01f      	beq.n	8002c88 <HAL_GPIO_Init+0x1f8>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a4c      	ldr	r2, [pc, #304]	; (8002d7c <HAL_GPIO_Init+0x2ec>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d019      	beq.n	8002c84 <HAL_GPIO_Init+0x1f4>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a4b      	ldr	r2, [pc, #300]	; (8002d80 <HAL_GPIO_Init+0x2f0>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d013      	beq.n	8002c80 <HAL_GPIO_Init+0x1f0>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a4a      	ldr	r2, [pc, #296]	; (8002d84 <HAL_GPIO_Init+0x2f4>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00d      	beq.n	8002c7c <HAL_GPIO_Init+0x1ec>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a49      	ldr	r2, [pc, #292]	; (8002d88 <HAL_GPIO_Init+0x2f8>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d007      	beq.n	8002c78 <HAL_GPIO_Init+0x1e8>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a48      	ldr	r2, [pc, #288]	; (8002d8c <HAL_GPIO_Init+0x2fc>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d101      	bne.n	8002c74 <HAL_GPIO_Init+0x1e4>
 8002c70:	2305      	movs	r3, #5
 8002c72:	e00a      	b.n	8002c8a <HAL_GPIO_Init+0x1fa>
 8002c74:	2306      	movs	r3, #6
 8002c76:	e008      	b.n	8002c8a <HAL_GPIO_Init+0x1fa>
 8002c78:	2304      	movs	r3, #4
 8002c7a:	e006      	b.n	8002c8a <HAL_GPIO_Init+0x1fa>
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e004      	b.n	8002c8a <HAL_GPIO_Init+0x1fa>
 8002c80:	2302      	movs	r3, #2
 8002c82:	e002      	b.n	8002c8a <HAL_GPIO_Init+0x1fa>
 8002c84:	2301      	movs	r3, #1
 8002c86:	e000      	b.n	8002c8a <HAL_GPIO_Init+0x1fa>
 8002c88:	2300      	movs	r3, #0
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	f002 0203 	and.w	r2, r2, #3
 8002c90:	0092      	lsls	r2, r2, #2
 8002c92:	4093      	lsls	r3, r2
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c9a:	4937      	ldr	r1, [pc, #220]	; (8002d78 <HAL_GPIO_Init+0x2e8>)
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	089b      	lsrs	r3, r3, #2
 8002ca0:	3302      	adds	r3, #2
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ca8:	4b39      	ldr	r3, [pc, #228]	; (8002d90 <HAL_GPIO_Init+0x300>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ccc:	4a30      	ldr	r2, [pc, #192]	; (8002d90 <HAL_GPIO_Init+0x300>)
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002cd2:	4b2f      	ldr	r3, [pc, #188]	; (8002d90 <HAL_GPIO_Init+0x300>)
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cf6:	4a26      	ldr	r2, [pc, #152]	; (8002d90 <HAL_GPIO_Init+0x300>)
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002cfc:	4b24      	ldr	r3, [pc, #144]	; (8002d90 <HAL_GPIO_Init+0x300>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	43db      	mvns	r3, r3
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d20:	4a1b      	ldr	r2, [pc, #108]	; (8002d90 <HAL_GPIO_Init+0x300>)
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002d26:	4b1a      	ldr	r3, [pc, #104]	; (8002d90 <HAL_GPIO_Init+0x300>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	4013      	ands	r3, r2
 8002d34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d4a:	4a11      	ldr	r2, [pc, #68]	; (8002d90 <HAL_GPIO_Init+0x300>)
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	3301      	adds	r3, #1
 8002d54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f47f ae9d 	bne.w	8002aa0 <HAL_GPIO_Init+0x10>
  }
}
 8002d66:	bf00      	nop
 8002d68:	bf00      	nop
 8002d6a:	371c      	adds	r7, #28
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	40021000 	.word	0x40021000
 8002d78:	40010000 	.word	0x40010000
 8002d7c:	48000400 	.word	0x48000400
 8002d80:	48000800 	.word	0x48000800
 8002d84:	48000c00 	.word	0x48000c00
 8002d88:	48001000 	.word	0x48001000
 8002d8c:	48001400 	.word	0x48001400
 8002d90:	40010400 	.word	0x40010400

08002d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	807b      	strh	r3, [r7, #2]
 8002da0:	4613      	mov	r3, r2
 8002da2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002da4:	787b      	ldrb	r3, [r7, #1]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002daa:	887a      	ldrh	r2, [r7, #2]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002db0:	e002      	b.n	8002db8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002db2:	887a      	ldrh	r2, [r7, #2]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d141      	bne.n	8002e56 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dd2:	4b4b      	ldr	r3, [pc, #300]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002dda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dde:	d131      	bne.n	8002e44 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002de0:	4b47      	ldr	r3, [pc, #284]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002de6:	4a46      	ldr	r2, [pc, #280]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002df0:	4b43      	ldr	r3, [pc, #268]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002df8:	4a41      	ldr	r2, [pc, #260]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dfe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e00:	4b40      	ldr	r3, [pc, #256]	; (8002f04 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2232      	movs	r2, #50	; 0x32
 8002e06:	fb02 f303 	mul.w	r3, r2, r3
 8002e0a:	4a3f      	ldr	r2, [pc, #252]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e10:	0c9b      	lsrs	r3, r3, #18
 8002e12:	3301      	adds	r3, #1
 8002e14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e16:	e002      	b.n	8002e1e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e1e:	4b38      	ldr	r3, [pc, #224]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e2a:	d102      	bne.n	8002e32 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f2      	bne.n	8002e18 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e32:	4b33      	ldr	r3, [pc, #204]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e3e:	d158      	bne.n	8002ef2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e057      	b.n	8002ef4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e44:	4b2e      	ldr	r3, [pc, #184]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e4a:	4a2d      	ldr	r2, [pc, #180]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e50:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002e54:	e04d      	b.n	8002ef2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e5c:	d141      	bne.n	8002ee2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e5e:	4b28      	ldr	r3, [pc, #160]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e6a:	d131      	bne.n	8002ed0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e6c:	4b24      	ldr	r3, [pc, #144]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e72:	4a23      	ldr	r2, [pc, #140]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e7c:	4b20      	ldr	r3, [pc, #128]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e84:	4a1e      	ldr	r2, [pc, #120]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e8c:	4b1d      	ldr	r3, [pc, #116]	; (8002f04 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2232      	movs	r2, #50	; 0x32
 8002e92:	fb02 f303 	mul.w	r3, r2, r3
 8002e96:	4a1c      	ldr	r2, [pc, #112]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e98:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9c:	0c9b      	lsrs	r3, r3, #18
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ea2:	e002      	b.n	8002eaa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eaa:	4b15      	ldr	r3, [pc, #84]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eb6:	d102      	bne.n	8002ebe <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f2      	bne.n	8002ea4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ebe:	4b10      	ldr	r3, [pc, #64]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ec0:	695b      	ldr	r3, [r3, #20]
 8002ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eca:	d112      	bne.n	8002ef2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e011      	b.n	8002ef4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ed0:	4b0b      	ldr	r3, [pc, #44]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002edc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002ee0:	e007      	b.n	8002ef2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ee2:	4b07      	ldr	r3, [pc, #28]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002eea:	4a05      	ldr	r2, [pc, #20]	; (8002f00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ef0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3714      	adds	r7, #20
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	40007000 	.word	0x40007000
 8002f04:	2000002c 	.word	0x2000002c
 8002f08:	431bde83 	.word	0x431bde83

08002f0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e306      	b.n	800352c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d075      	beq.n	8003016 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f2a:	4b97      	ldr	r3, [pc, #604]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f003 030c 	and.w	r3, r3, #12
 8002f32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f34:	4b94      	ldr	r3, [pc, #592]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	f003 0303 	and.w	r3, r3, #3
 8002f3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	2b0c      	cmp	r3, #12
 8002f42:	d102      	bne.n	8002f4a <HAL_RCC_OscConfig+0x3e>
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	2b03      	cmp	r3, #3
 8002f48:	d002      	beq.n	8002f50 <HAL_RCC_OscConfig+0x44>
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	d10b      	bne.n	8002f68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f50:	4b8d      	ldr	r3, [pc, #564]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d05b      	beq.n	8003014 <HAL_RCC_OscConfig+0x108>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d157      	bne.n	8003014 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e2e1      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f70:	d106      	bne.n	8002f80 <HAL_RCC_OscConfig+0x74>
 8002f72:	4b85      	ldr	r3, [pc, #532]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a84      	ldr	r2, [pc, #528]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	e01d      	b.n	8002fbc <HAL_RCC_OscConfig+0xb0>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x98>
 8002f8a:	4b7f      	ldr	r3, [pc, #508]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a7e      	ldr	r2, [pc, #504]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	4b7c      	ldr	r3, [pc, #496]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a7b      	ldr	r2, [pc, #492]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e00b      	b.n	8002fbc <HAL_RCC_OscConfig+0xb0>
 8002fa4:	4b78      	ldr	r3, [pc, #480]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a77      	ldr	r2, [pc, #476]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002faa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b75      	ldr	r3, [pc, #468]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a74      	ldr	r2, [pc, #464]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002fb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d013      	beq.n	8002fec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc4:	f7fe fdc2 	bl	8001b4c <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fcc:	f7fe fdbe 	bl	8001b4c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b64      	cmp	r3, #100	; 0x64
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e2a6      	b.n	800352c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fde:	4b6a      	ldr	r3, [pc, #424]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0xc0>
 8002fea:	e014      	b.n	8003016 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fec:	f7fe fdae 	bl	8001b4c <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff4:	f7fe fdaa 	bl	8001b4c <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b64      	cmp	r3, #100	; 0x64
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e292      	b.n	800352c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003006:	4b60      	ldr	r3, [pc, #384]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0xe8>
 8003012:	e000      	b.n	8003016 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d075      	beq.n	800310e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003022:	4b59      	ldr	r3, [pc, #356]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800302c:	4b56      	ldr	r3, [pc, #344]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	f003 0303 	and.w	r3, r3, #3
 8003034:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	2b0c      	cmp	r3, #12
 800303a:	d102      	bne.n	8003042 <HAL_RCC_OscConfig+0x136>
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	2b02      	cmp	r3, #2
 8003040:	d002      	beq.n	8003048 <HAL_RCC_OscConfig+0x13c>
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	2b04      	cmp	r3, #4
 8003046:	d11f      	bne.n	8003088 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003048:	4b4f      	ldr	r3, [pc, #316]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003050:	2b00      	cmp	r3, #0
 8003052:	d005      	beq.n	8003060 <HAL_RCC_OscConfig+0x154>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d101      	bne.n	8003060 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e265      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003060:	4b49      	ldr	r3, [pc, #292]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	061b      	lsls	r3, r3, #24
 800306e:	4946      	ldr	r1, [pc, #280]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003070:	4313      	orrs	r3, r2
 8003072:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003074:	4b45      	ldr	r3, [pc, #276]	; (800318c <HAL_RCC_OscConfig+0x280>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f7fe fd1b 	bl	8001ab4 <HAL_InitTick>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d043      	beq.n	800310c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e251      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d023      	beq.n	80030d8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003090:	4b3d      	ldr	r3, [pc, #244]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a3c      	ldr	r2, [pc, #240]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003096:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800309a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309c:	f7fe fd56 	bl	8001b4c <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a4:	f7fe fd52 	bl	8001b4c <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e23a      	b.n	800352c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030b6:	4b34      	ldr	r3, [pc, #208]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0f0      	beq.n	80030a4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c2:	4b31      	ldr	r3, [pc, #196]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	061b      	lsls	r3, r3, #24
 80030d0:	492d      	ldr	r1, [pc, #180]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	604b      	str	r3, [r1, #4]
 80030d6:	e01a      	b.n	800310e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030d8:	4b2b      	ldr	r3, [pc, #172]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a2a      	ldr	r2, [pc, #168]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 80030de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e4:	f7fe fd32 	bl	8001b4c <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ec:	f7fe fd2e 	bl	8001b4c <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e216      	b.n	800352c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030fe:	4b22      	ldr	r3, [pc, #136]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1f0      	bne.n	80030ec <HAL_RCC_OscConfig+0x1e0>
 800310a:	e000      	b.n	800310e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800310c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	2b00      	cmp	r3, #0
 8003118:	d041      	beq.n	800319e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d01c      	beq.n	800315c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003122:	4b19      	ldr	r3, [pc, #100]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003124:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003128:	4a17      	ldr	r2, [pc, #92]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 800312a:	f043 0301 	orr.w	r3, r3, #1
 800312e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003132:	f7fe fd0b 	bl	8001b4c <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003138:	e008      	b.n	800314c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800313a:	f7fe fd07 	bl	8001b4c <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e1ef      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800314c:	4b0e      	ldr	r3, [pc, #56]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 800314e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0ef      	beq.n	800313a <HAL_RCC_OscConfig+0x22e>
 800315a:	e020      	b.n	800319e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800315c:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 800315e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003162:	4a09      	ldr	r2, [pc, #36]	; (8003188 <HAL_RCC_OscConfig+0x27c>)
 8003164:	f023 0301 	bic.w	r3, r3, #1
 8003168:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316c:	f7fe fcee 	bl	8001b4c <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003172:	e00d      	b.n	8003190 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003174:	f7fe fcea 	bl	8001b4c <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d906      	bls.n	8003190 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e1d2      	b.n	800352c <HAL_RCC_OscConfig+0x620>
 8003186:	bf00      	nop
 8003188:	40021000 	.word	0x40021000
 800318c:	20000030 	.word	0x20000030
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003190:	4b8c      	ldr	r3, [pc, #560]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003192:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1ea      	bne.n	8003174 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0304 	and.w	r3, r3, #4
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 80a6 	beq.w	80032f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ac:	2300      	movs	r3, #0
 80031ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80031b0:	4b84      	ldr	r3, [pc, #528]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80031b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_RCC_OscConfig+0x2b4>
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <HAL_RCC_OscConfig+0x2b6>
 80031c0:	2300      	movs	r3, #0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00d      	beq.n	80031e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031c6:	4b7f      	ldr	r3, [pc, #508]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80031c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ca:	4a7e      	ldr	r2, [pc, #504]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80031cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031d0:	6593      	str	r3, [r2, #88]	; 0x58
 80031d2:	4b7c      	ldr	r3, [pc, #496]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80031d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80031de:	2301      	movs	r3, #1
 80031e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031e2:	4b79      	ldr	r3, [pc, #484]	; (80033c8 <HAL_RCC_OscConfig+0x4bc>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d118      	bne.n	8003220 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031ee:	4b76      	ldr	r3, [pc, #472]	; (80033c8 <HAL_RCC_OscConfig+0x4bc>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a75      	ldr	r2, [pc, #468]	; (80033c8 <HAL_RCC_OscConfig+0x4bc>)
 80031f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031fa:	f7fe fca7 	bl	8001b4c <HAL_GetTick>
 80031fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003200:	e008      	b.n	8003214 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003202:	f7fe fca3 	bl	8001b4c <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	2b02      	cmp	r3, #2
 800320e:	d901      	bls.n	8003214 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e18b      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003214:	4b6c      	ldr	r3, [pc, #432]	; (80033c8 <HAL_RCC_OscConfig+0x4bc>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0f0      	beq.n	8003202 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b01      	cmp	r3, #1
 8003226:	d108      	bne.n	800323a <HAL_RCC_OscConfig+0x32e>
 8003228:	4b66      	ldr	r3, [pc, #408]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 800322a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800322e:	4a65      	ldr	r2, [pc, #404]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003230:	f043 0301 	orr.w	r3, r3, #1
 8003234:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003238:	e024      	b.n	8003284 <HAL_RCC_OscConfig+0x378>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b05      	cmp	r3, #5
 8003240:	d110      	bne.n	8003264 <HAL_RCC_OscConfig+0x358>
 8003242:	4b60      	ldr	r3, [pc, #384]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003244:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003248:	4a5e      	ldr	r2, [pc, #376]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 800324a:	f043 0304 	orr.w	r3, r3, #4
 800324e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003252:	4b5c      	ldr	r3, [pc, #368]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003258:	4a5a      	ldr	r2, [pc, #360]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 800325a:	f043 0301 	orr.w	r3, r3, #1
 800325e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003262:	e00f      	b.n	8003284 <HAL_RCC_OscConfig+0x378>
 8003264:	4b57      	ldr	r3, [pc, #348]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326a:	4a56      	ldr	r2, [pc, #344]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 800326c:	f023 0301 	bic.w	r3, r3, #1
 8003270:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003274:	4b53      	ldr	r3, [pc, #332]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800327a:	4a52      	ldr	r2, [pc, #328]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 800327c:	f023 0304 	bic.w	r3, r3, #4
 8003280:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d016      	beq.n	80032ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800328c:	f7fe fc5e 	bl	8001b4c <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003292:	e00a      	b.n	80032aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003294:	f7fe fc5a 	bl	8001b4c <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e140      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032aa:	4b46      	ldr	r3, [pc, #280]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80032ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0ed      	beq.n	8003294 <HAL_RCC_OscConfig+0x388>
 80032b8:	e015      	b.n	80032e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ba:	f7fe fc47 	bl	8001b4c <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032c0:	e00a      	b.n	80032d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032c2:	f7fe fc43 	bl	8001b4c <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e129      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032d8:	4b3a      	ldr	r3, [pc, #232]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80032da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1ed      	bne.n	80032c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032e6:	7ffb      	ldrb	r3, [r7, #31]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d105      	bne.n	80032f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ec:	4b35      	ldr	r3, [pc, #212]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80032ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f0:	4a34      	ldr	r2, [pc, #208]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80032f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0320 	and.w	r3, r3, #32
 8003300:	2b00      	cmp	r3, #0
 8003302:	d03c      	beq.n	800337e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d01c      	beq.n	8003346 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800330c:	4b2d      	ldr	r3, [pc, #180]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 800330e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003312:	4a2c      	ldr	r2, [pc, #176]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003314:	f043 0301 	orr.w	r3, r3, #1
 8003318:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331c:	f7fe fc16 	bl	8001b4c <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003324:	f7fe fc12 	bl	8001b4c <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e0fa      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003336:	4b23      	ldr	r3, [pc, #140]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003338:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0ef      	beq.n	8003324 <HAL_RCC_OscConfig+0x418>
 8003344:	e01b      	b.n	800337e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003346:	4b1f      	ldr	r3, [pc, #124]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003348:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800334c:	4a1d      	ldr	r2, [pc, #116]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 800334e:	f023 0301 	bic.w	r3, r3, #1
 8003352:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003356:	f7fe fbf9 	bl	8001b4c <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800335e:	f7fe fbf5 	bl	8001b4c <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e0dd      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003370:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 8003372:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1ef      	bne.n	800335e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	2b00      	cmp	r3, #0
 8003384:	f000 80d1 	beq.w	800352a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003388:	4b0e      	ldr	r3, [pc, #56]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f003 030c 	and.w	r3, r3, #12
 8003390:	2b0c      	cmp	r3, #12
 8003392:	f000 808b 	beq.w	80034ac <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	2b02      	cmp	r3, #2
 800339c:	d15e      	bne.n	800345c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800339e:	4b09      	ldr	r3, [pc, #36]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a08      	ldr	r2, [pc, #32]	; (80033c4 <HAL_RCC_OscConfig+0x4b8>)
 80033a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033aa:	f7fe fbcf 	bl	8001b4c <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033b0:	e00c      	b.n	80033cc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b2:	f7fe fbcb 	bl	8001b4c <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d905      	bls.n	80033cc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e0b3      	b.n	800352c <HAL_RCC_OscConfig+0x620>
 80033c4:	40021000 	.word	0x40021000
 80033c8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033cc:	4b59      	ldr	r3, [pc, #356]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1ec      	bne.n	80033b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033d8:	4b56      	ldr	r3, [pc, #344]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	4b56      	ldr	r3, [pc, #344]	; (8003538 <HAL_RCC_OscConfig+0x62c>)
 80033de:	4013      	ands	r3, r2
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6a11      	ldr	r1, [r2, #32]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80033e8:	3a01      	subs	r2, #1
 80033ea:	0112      	lsls	r2, r2, #4
 80033ec:	4311      	orrs	r1, r2
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80033f2:	0212      	lsls	r2, r2, #8
 80033f4:	4311      	orrs	r1, r2
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80033fa:	0852      	lsrs	r2, r2, #1
 80033fc:	3a01      	subs	r2, #1
 80033fe:	0552      	lsls	r2, r2, #21
 8003400:	4311      	orrs	r1, r2
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003406:	0852      	lsrs	r2, r2, #1
 8003408:	3a01      	subs	r2, #1
 800340a:	0652      	lsls	r2, r2, #25
 800340c:	4311      	orrs	r1, r2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003412:	06d2      	lsls	r2, r2, #27
 8003414:	430a      	orrs	r2, r1
 8003416:	4947      	ldr	r1, [pc, #284]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 8003418:	4313      	orrs	r3, r2
 800341a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800341c:	4b45      	ldr	r3, [pc, #276]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a44      	ldr	r2, [pc, #272]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 8003422:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003426:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003428:	4b42      	ldr	r3, [pc, #264]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	4a41      	ldr	r2, [pc, #260]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 800342e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003432:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003434:	f7fe fb8a 	bl	8001b4c <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343c:	f7fe fb86 	bl	8001b4c <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e06e      	b.n	800352c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800344e:	4b39      	ldr	r3, [pc, #228]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0f0      	beq.n	800343c <HAL_RCC_OscConfig+0x530>
 800345a:	e066      	b.n	800352a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800345c:	4b35      	ldr	r3, [pc, #212]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a34      	ldr	r2, [pc, #208]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 8003462:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003466:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003468:	4b32      	ldr	r3, [pc, #200]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4a31      	ldr	r2, [pc, #196]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 800346e:	f023 0303 	bic.w	r3, r3, #3
 8003472:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003474:	4b2f      	ldr	r3, [pc, #188]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	4a2e      	ldr	r2, [pc, #184]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 800347a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800347e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003482:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003484:	f7fe fb62 	bl	8001b4c <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800348c:	f7fe fb5e 	bl	8001b4c <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e046      	b.n	800352c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800349e:	4b25      	ldr	r3, [pc, #148]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f0      	bne.n	800348c <HAL_RCC_OscConfig+0x580>
 80034aa:	e03e      	b.n	800352a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d101      	bne.n	80034b8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e039      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80034b8:	4b1e      	ldr	r3, [pc, #120]	; (8003534 <HAL_RCC_OscConfig+0x628>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f003 0203 	and.w	r2, r3, #3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d12c      	bne.n	8003526 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d6:	3b01      	subs	r3, #1
 80034d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034da:	429a      	cmp	r2, r3
 80034dc:	d123      	bne.n	8003526 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d11b      	bne.n	8003526 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d113      	bne.n	8003526 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003508:	085b      	lsrs	r3, r3, #1
 800350a:	3b01      	subs	r3, #1
 800350c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800350e:	429a      	cmp	r2, r3
 8003510:	d109      	bne.n	8003526 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800351c:	085b      	lsrs	r3, r3, #1
 800351e:	3b01      	subs	r3, #1
 8003520:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003522:	429a      	cmp	r2, r3
 8003524:	d001      	beq.n	800352a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3720      	adds	r7, #32
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40021000 	.word	0x40021000
 8003538:	019f800c 	.word	0x019f800c

0800353c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003546:	2300      	movs	r3, #0
 8003548:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e11e      	b.n	8003792 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003554:	4b91      	ldr	r3, [pc, #580]	; (800379c <HAL_RCC_ClockConfig+0x260>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 030f 	and.w	r3, r3, #15
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d910      	bls.n	8003584 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003562:	4b8e      	ldr	r3, [pc, #568]	; (800379c <HAL_RCC_ClockConfig+0x260>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f023 020f 	bic.w	r2, r3, #15
 800356a:	498c      	ldr	r1, [pc, #560]	; (800379c <HAL_RCC_ClockConfig+0x260>)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	4313      	orrs	r3, r2
 8003570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003572:	4b8a      	ldr	r3, [pc, #552]	; (800379c <HAL_RCC_ClockConfig+0x260>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 030f 	and.w	r3, r3, #15
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	429a      	cmp	r2, r3
 800357e:	d001      	beq.n	8003584 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e106      	b.n	8003792 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d073      	beq.n	8003678 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	2b03      	cmp	r3, #3
 8003596:	d129      	bne.n	80035ec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003598:	4b81      	ldr	r3, [pc, #516]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e0f4      	b.n	8003792 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80035a8:	f000 f99e 	bl	80038e8 <RCC_GetSysClockFreqFromPLLSource>
 80035ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	4a7c      	ldr	r2, [pc, #496]	; (80037a4 <HAL_RCC_ClockConfig+0x268>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d93f      	bls.n	8003636 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80035b6:	4b7a      	ldr	r3, [pc, #488]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d009      	beq.n	80035d6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d033      	beq.n	8003636 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d12f      	bne.n	8003636 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80035d6:	4b72      	ldr	r3, [pc, #456]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035de:	4a70      	ldr	r2, [pc, #448]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80035e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80035e6:	2380      	movs	r3, #128	; 0x80
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	e024      	b.n	8003636 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d107      	bne.n	8003604 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035f4:	4b6a      	ldr	r3, [pc, #424]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d109      	bne.n	8003614 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e0c6      	b.n	8003792 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003604:	4b66      	ldr	r3, [pc, #408]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800360c:	2b00      	cmp	r3, #0
 800360e:	d101      	bne.n	8003614 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0be      	b.n	8003792 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003614:	f000 f8ce 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 8003618:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	4a61      	ldr	r2, [pc, #388]	; (80037a4 <HAL_RCC_ClockConfig+0x268>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d909      	bls.n	8003636 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003622:	4b5f      	ldr	r3, [pc, #380]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800362a:	4a5d      	ldr	r2, [pc, #372]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 800362c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003630:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003632:	2380      	movs	r3, #128	; 0x80
 8003634:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003636:	4b5a      	ldr	r3, [pc, #360]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f023 0203 	bic.w	r2, r3, #3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	4957      	ldr	r1, [pc, #348]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003644:	4313      	orrs	r3, r2
 8003646:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003648:	f7fe fa80 	bl	8001b4c <HAL_GetTick>
 800364c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800364e:	e00a      	b.n	8003666 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003650:	f7fe fa7c 	bl	8001b4c <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	f241 3288 	movw	r2, #5000	; 0x1388
 800365e:	4293      	cmp	r3, r2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e095      	b.n	8003792 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003666:	4b4e      	ldr	r3, [pc, #312]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 020c 	and.w	r2, r3, #12
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	429a      	cmp	r2, r3
 8003676:	d1eb      	bne.n	8003650 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d023      	beq.n	80036cc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0304 	and.w	r3, r3, #4
 800368c:	2b00      	cmp	r3, #0
 800368e:	d005      	beq.n	800369c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003690:	4b43      	ldr	r3, [pc, #268]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	4a42      	ldr	r2, [pc, #264]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003696:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800369a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0308 	and.w	r3, r3, #8
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d007      	beq.n	80036b8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80036a8:	4b3d      	ldr	r3, [pc, #244]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80036b0:	4a3b      	ldr	r2, [pc, #236]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80036b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80036b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036b8:	4b39      	ldr	r3, [pc, #228]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	4936      	ldr	r1, [pc, #216]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	608b      	str	r3, [r1, #8]
 80036ca:	e008      	b.n	80036de <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	2b80      	cmp	r3, #128	; 0x80
 80036d0:	d105      	bne.n	80036de <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80036d2:	4b33      	ldr	r3, [pc, #204]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	4a32      	ldr	r2, [pc, #200]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 80036d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036dc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036de:	4b2f      	ldr	r3, [pc, #188]	; (800379c <HAL_RCC_ClockConfig+0x260>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 030f 	and.w	r3, r3, #15
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d21d      	bcs.n	8003728 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ec:	4b2b      	ldr	r3, [pc, #172]	; (800379c <HAL_RCC_ClockConfig+0x260>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f023 020f 	bic.w	r2, r3, #15
 80036f4:	4929      	ldr	r1, [pc, #164]	; (800379c <HAL_RCC_ClockConfig+0x260>)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80036fc:	f7fe fa26 	bl	8001b4c <HAL_GetTick>
 8003700:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003702:	e00a      	b.n	800371a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003704:	f7fe fa22 	bl	8001b4c <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003712:	4293      	cmp	r3, r2
 8003714:	d901      	bls.n	800371a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e03b      	b.n	8003792 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800371a:	4b20      	ldr	r3, [pc, #128]	; (800379c <HAL_RCC_ClockConfig+0x260>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	429a      	cmp	r2, r3
 8003726:	d1ed      	bne.n	8003704 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	2b00      	cmp	r3, #0
 8003732:	d008      	beq.n	8003746 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003734:	4b1a      	ldr	r3, [pc, #104]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	4917      	ldr	r1, [pc, #92]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003742:	4313      	orrs	r3, r2
 8003744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0308 	and.w	r3, r3, #8
 800374e:	2b00      	cmp	r3, #0
 8003750:	d009      	beq.n	8003766 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003752:	4b13      	ldr	r3, [pc, #76]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	00db      	lsls	r3, r3, #3
 8003760:	490f      	ldr	r1, [pc, #60]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 8003762:	4313      	orrs	r3, r2
 8003764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003766:	f000 f825 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 800376a:	4602      	mov	r2, r0
 800376c:	4b0c      	ldr	r3, [pc, #48]	; (80037a0 <HAL_RCC_ClockConfig+0x264>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	091b      	lsrs	r3, r3, #4
 8003772:	f003 030f 	and.w	r3, r3, #15
 8003776:	490c      	ldr	r1, [pc, #48]	; (80037a8 <HAL_RCC_ClockConfig+0x26c>)
 8003778:	5ccb      	ldrb	r3, [r1, r3]
 800377a:	f003 031f 	and.w	r3, r3, #31
 800377e:	fa22 f303 	lsr.w	r3, r2, r3
 8003782:	4a0a      	ldr	r2, [pc, #40]	; (80037ac <HAL_RCC_ClockConfig+0x270>)
 8003784:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003786:	4b0a      	ldr	r3, [pc, #40]	; (80037b0 <HAL_RCC_ClockConfig+0x274>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f7fe f992 	bl	8001ab4 <HAL_InitTick>
 8003790:	4603      	mov	r3, r0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3718      	adds	r7, #24
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	40022000 	.word	0x40022000
 80037a0:	40021000 	.word	0x40021000
 80037a4:	04c4b400 	.word	0x04c4b400
 80037a8:	08006730 	.word	0x08006730
 80037ac:	2000002c 	.word	0x2000002c
 80037b0:	20000030 	.word	0x20000030

080037b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b087      	sub	sp, #28
 80037b8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80037ba:	4b2c      	ldr	r3, [pc, #176]	; (800386c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 030c 	and.w	r3, r3, #12
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	d102      	bne.n	80037cc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037c6:	4b2a      	ldr	r3, [pc, #168]	; (8003870 <HAL_RCC_GetSysClockFreq+0xbc>)
 80037c8:	613b      	str	r3, [r7, #16]
 80037ca:	e047      	b.n	800385c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80037cc:	4b27      	ldr	r3, [pc, #156]	; (800386c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f003 030c 	and.w	r3, r3, #12
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d102      	bne.n	80037de <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037d8:	4b26      	ldr	r3, [pc, #152]	; (8003874 <HAL_RCC_GetSysClockFreq+0xc0>)
 80037da:	613b      	str	r3, [r7, #16]
 80037dc:	e03e      	b.n	800385c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80037de:	4b23      	ldr	r3, [pc, #140]	; (800386c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b0c      	cmp	r3, #12
 80037e8:	d136      	bne.n	8003858 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037ea:	4b20      	ldr	r3, [pc, #128]	; (800386c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037f4:	4b1d      	ldr	r3, [pc, #116]	; (800386c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	091b      	lsrs	r3, r3, #4
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	3301      	adds	r3, #1
 8003800:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d10c      	bne.n	8003822 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003808:	4a1a      	ldr	r2, [pc, #104]	; (8003874 <HAL_RCC_GetSysClockFreq+0xc0>)
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003810:	4a16      	ldr	r2, [pc, #88]	; (800386c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003812:	68d2      	ldr	r2, [r2, #12]
 8003814:	0a12      	lsrs	r2, r2, #8
 8003816:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800381a:	fb02 f303 	mul.w	r3, r2, r3
 800381e:	617b      	str	r3, [r7, #20]
      break;
 8003820:	e00c      	b.n	800383c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003822:	4a13      	ldr	r2, [pc, #76]	; (8003870 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	fbb2 f3f3 	udiv	r3, r2, r3
 800382a:	4a10      	ldr	r2, [pc, #64]	; (800386c <HAL_RCC_GetSysClockFreq+0xb8>)
 800382c:	68d2      	ldr	r2, [r2, #12]
 800382e:	0a12      	lsrs	r2, r2, #8
 8003830:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003834:	fb02 f303 	mul.w	r3, r2, r3
 8003838:	617b      	str	r3, [r7, #20]
      break;
 800383a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800383c:	4b0b      	ldr	r3, [pc, #44]	; (800386c <HAL_RCC_GetSysClockFreq+0xb8>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	0e5b      	lsrs	r3, r3, #25
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	3301      	adds	r3, #1
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	fbb2 f3f3 	udiv	r3, r2, r3
 8003854:	613b      	str	r3, [r7, #16]
 8003856:	e001      	b.n	800385c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003858:	2300      	movs	r3, #0
 800385a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800385c:	693b      	ldr	r3, [r7, #16]
}
 800385e:	4618      	mov	r0, r3
 8003860:	371c      	adds	r7, #28
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	40021000 	.word	0x40021000
 8003870:	00f42400 	.word	0x00f42400
 8003874:	007a1200 	.word	0x007a1200

08003878 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800387c:	4b03      	ldr	r3, [pc, #12]	; (800388c <HAL_RCC_GetHCLKFreq+0x14>)
 800387e:	681b      	ldr	r3, [r3, #0]
}
 8003880:	4618      	mov	r0, r3
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	2000002c 	.word	0x2000002c

08003890 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003894:	f7ff fff0 	bl	8003878 <HAL_RCC_GetHCLKFreq>
 8003898:	4602      	mov	r2, r0
 800389a:	4b06      	ldr	r3, [pc, #24]	; (80038b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	0a1b      	lsrs	r3, r3, #8
 80038a0:	f003 0307 	and.w	r3, r3, #7
 80038a4:	4904      	ldr	r1, [pc, #16]	; (80038b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80038a6:	5ccb      	ldrb	r3, [r1, r3]
 80038a8:	f003 031f 	and.w	r3, r3, #31
 80038ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	40021000 	.word	0x40021000
 80038b8:	08006740 	.word	0x08006740

080038bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80038c0:	f7ff ffda 	bl	8003878 <HAL_RCC_GetHCLKFreq>
 80038c4:	4602      	mov	r2, r0
 80038c6:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	0adb      	lsrs	r3, r3, #11
 80038cc:	f003 0307 	and.w	r3, r3, #7
 80038d0:	4904      	ldr	r1, [pc, #16]	; (80038e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80038d2:	5ccb      	ldrb	r3, [r1, r3]
 80038d4:	f003 031f 	and.w	r3, r3, #31
 80038d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038dc:	4618      	mov	r0, r3
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021000 	.word	0x40021000
 80038e4:	08006740 	.word	0x08006740

080038e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038ee:	4b1e      	ldr	r3, [pc, #120]	; (8003968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038f8:	4b1b      	ldr	r3, [pc, #108]	; (8003968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	091b      	lsrs	r3, r3, #4
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	3301      	adds	r3, #1
 8003904:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	2b03      	cmp	r3, #3
 800390a:	d10c      	bne.n	8003926 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800390c:	4a17      	ldr	r2, [pc, #92]	; (800396c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	fbb2 f3f3 	udiv	r3, r2, r3
 8003914:	4a14      	ldr	r2, [pc, #80]	; (8003968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003916:	68d2      	ldr	r2, [r2, #12]
 8003918:	0a12      	lsrs	r2, r2, #8
 800391a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800391e:	fb02 f303 	mul.w	r3, r2, r3
 8003922:	617b      	str	r3, [r7, #20]
    break;
 8003924:	e00c      	b.n	8003940 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003926:	4a12      	ldr	r2, [pc, #72]	; (8003970 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	fbb2 f3f3 	udiv	r3, r2, r3
 800392e:	4a0e      	ldr	r2, [pc, #56]	; (8003968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003930:	68d2      	ldr	r2, [r2, #12]
 8003932:	0a12      	lsrs	r2, r2, #8
 8003934:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003938:	fb02 f303 	mul.w	r3, r2, r3
 800393c:	617b      	str	r3, [r7, #20]
    break;
 800393e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003940:	4b09      	ldr	r3, [pc, #36]	; (8003968 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	0e5b      	lsrs	r3, r3, #25
 8003946:	f003 0303 	and.w	r3, r3, #3
 800394a:	3301      	adds	r3, #1
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	fbb2 f3f3 	udiv	r3, r2, r3
 8003958:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800395a:	687b      	ldr	r3, [r7, #4]
}
 800395c:	4618      	mov	r0, r3
 800395e:	371c      	adds	r7, #28
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	40021000 	.word	0x40021000
 800396c:	007a1200 	.word	0x007a1200
 8003970:	00f42400 	.word	0x00f42400

08003974 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800397c:	2300      	movs	r3, #0
 800397e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003980:	2300      	movs	r3, #0
 8003982:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 8098 	beq.w	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003992:	2300      	movs	r3, #0
 8003994:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003996:	4b43      	ldr	r3, [pc, #268]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10d      	bne.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039a2:	4b40      	ldr	r3, [pc, #256]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039a6:	4a3f      	ldr	r2, [pc, #252]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039ac:	6593      	str	r3, [r2, #88]	; 0x58
 80039ae:	4b3d      	ldr	r3, [pc, #244]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b6:	60bb      	str	r3, [r7, #8]
 80039b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039ba:	2301      	movs	r3, #1
 80039bc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039be:	4b3a      	ldr	r3, [pc, #232]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a39      	ldr	r2, [pc, #228]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039ca:	f7fe f8bf 	bl	8001b4c <HAL_GetTick>
 80039ce:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039d0:	e009      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d2:	f7fe f8bb 	bl	8001b4c <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d902      	bls.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	74fb      	strb	r3, [r7, #19]
        break;
 80039e4:	e005      	b.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039e6:	4b30      	ldr	r3, [pc, #192]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d0ef      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80039f2:	7cfb      	ldrb	r3, [r7, #19]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d159      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039f8:	4b2a      	ldr	r3, [pc, #168]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a02:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d01e      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d019      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a14:	4b23      	ldr	r3, [pc, #140]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a20:	4b20      	ldr	r3, [pc, #128]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a26:	4a1f      	ldr	r2, [pc, #124]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a30:	4b1c      	ldr	r3, [pc, #112]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a36:	4a1b      	ldr	r2, [pc, #108]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a40:	4a18      	ldr	r2, [pc, #96]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d016      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a52:	f7fe f87b 	bl	8001b4c <HAL_GetTick>
 8003a56:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a58:	e00b      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a5a:	f7fe f877 	bl	8001b4c <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d902      	bls.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	74fb      	strb	r3, [r7, #19]
            break;
 8003a70:	e006      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a72:	4b0c      	ldr	r3, [pc, #48]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d0ec      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003a80:	7cfb      	ldrb	r3, [r7, #19]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d10b      	bne.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a86:	4b07      	ldr	r3, [pc, #28]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a94:	4903      	ldr	r1, [pc, #12]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a9c:	e008      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a9e:	7cfb      	ldrb	r3, [r7, #19]
 8003aa0:	74bb      	strb	r3, [r7, #18]
 8003aa2:	e005      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aac:	7cfb      	ldrb	r3, [r7, #19]
 8003aae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ab0:	7c7b      	ldrb	r3, [r7, #17]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d105      	bne.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ab6:	4ba6      	ldr	r3, [pc, #664]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aba:	4aa5      	ldr	r2, [pc, #660]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003abc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ac0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00a      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ace:	4ba0      	ldr	r3, [pc, #640]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad4:	f023 0203 	bic.w	r2, r3, #3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	499c      	ldr	r1, [pc, #624]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00a      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003af0:	4b97      	ldr	r3, [pc, #604]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af6:	f023 020c 	bic.w	r2, r3, #12
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	4994      	ldr	r1, [pc, #592]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0304 	and.w	r3, r3, #4
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00a      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b12:	4b8f      	ldr	r3, [pc, #572]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b18:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	498b      	ldr	r1, [pc, #556]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0308 	and.w	r3, r3, #8
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00a      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b34:	4b86      	ldr	r3, [pc, #536]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	4983      	ldr	r1, [pc, #524]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0320 	and.w	r3, r3, #32
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00a      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b56:	4b7e      	ldr	r3, [pc, #504]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	497a      	ldr	r1, [pc, #488]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00a      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b78:	4b75      	ldr	r3, [pc, #468]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b7e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	4972      	ldr	r1, [pc, #456]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00a      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b9a:	4b6d      	ldr	r3, [pc, #436]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69db      	ldr	r3, [r3, #28]
 8003ba8:	4969      	ldr	r1, [pc, #420]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00a      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bbc:	4b64      	ldr	r3, [pc, #400]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	4961      	ldr	r1, [pc, #388]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00a      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bde:	4b5c      	ldr	r3, [pc, #368]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bec:	4958      	ldr	r1, [pc, #352]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d015      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c00:	4b53      	ldr	r3, [pc, #332]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c06:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0e:	4950      	ldr	r1, [pc, #320]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c1e:	d105      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c20:	4b4b      	ldr	r3, [pc, #300]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	4a4a      	ldr	r2, [pc, #296]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c2a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d015      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c38:	4b45      	ldr	r3, [pc, #276]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c3e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c46:	4942      	ldr	r1, [pc, #264]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c56:	d105      	bne.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c58:	4b3d      	ldr	r3, [pc, #244]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	4a3c      	ldr	r2, [pc, #240]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c62:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d015      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c70:	4b37      	ldr	r3, [pc, #220]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c76:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	4934      	ldr	r1, [pc, #208]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c8e:	d105      	bne.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c90:	4b2f      	ldr	r3, [pc, #188]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	4a2e      	ldr	r2, [pc, #184]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c9a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d015      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ca8:	4b29      	ldr	r3, [pc, #164]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cb6:	4926      	ldr	r1, [pc, #152]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cc6:	d105      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cc8:	4b21      	ldr	r3, [pc, #132]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	4a20      	ldr	r2, [pc, #128]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cd2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d015      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ce0:	4b1b      	ldr	r3, [pc, #108]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cee:	4918      	ldr	r1, [pc, #96]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cfe:	d105      	bne.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d00:	4b13      	ldr	r3, [pc, #76]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	4a12      	ldr	r2, [pc, #72]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d0a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d015      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003d18:	4b0d      	ldr	r3, [pc, #52]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d26:	490a      	ldr	r1, [pc, #40]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d36:	d105      	bne.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003d38:	4b05      	ldr	r3, [pc, #20]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	4a04      	ldr	r2, [pc, #16]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d42:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003d44:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3718      	adds	r7, #24
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40021000 	.word	0x40021000

08003d54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e049      	b.n	8003dfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d106      	bne.n	8003d80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7fd fd02 	bl	8001784 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	3304      	adds	r3, #4
 8003d90:	4619      	mov	r1, r3
 8003d92:	4610      	mov	r0, r2
 8003d94:	f000 fb42 	bl	800441c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d001      	beq.n	8003e1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e04a      	b.n	8003eb2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2202      	movs	r2, #2
 8003e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68da      	ldr	r2, [r3, #12]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f042 0201 	orr.w	r2, r2, #1
 8003e32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a21      	ldr	r2, [pc, #132]	; (8003ec0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d018      	beq.n	8003e70 <HAL_TIM_Base_Start_IT+0x6c>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e46:	d013      	beq.n	8003e70 <HAL_TIM_Base_Start_IT+0x6c>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a1d      	ldr	r2, [pc, #116]	; (8003ec4 <HAL_TIM_Base_Start_IT+0xc0>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00e      	beq.n	8003e70 <HAL_TIM_Base_Start_IT+0x6c>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a1c      	ldr	r2, [pc, #112]	; (8003ec8 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d009      	beq.n	8003e70 <HAL_TIM_Base_Start_IT+0x6c>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a1a      	ldr	r2, [pc, #104]	; (8003ecc <HAL_TIM_Base_Start_IT+0xc8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d004      	beq.n	8003e70 <HAL_TIM_Base_Start_IT+0x6c>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a19      	ldr	r2, [pc, #100]	; (8003ed0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d115      	bne.n	8003e9c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	4b17      	ldr	r3, [pc, #92]	; (8003ed4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003e78:	4013      	ands	r3, r2
 8003e7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2b06      	cmp	r3, #6
 8003e80:	d015      	beq.n	8003eae <HAL_TIM_Base_Start_IT+0xaa>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e88:	d011      	beq.n	8003eae <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 0201 	orr.w	r2, r2, #1
 8003e98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e9a:	e008      	b.n	8003eae <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	e000      	b.n	8003eb0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	40012c00 	.word	0x40012c00
 8003ec4:	40000400 	.word	0x40000400
 8003ec8:	40000800 	.word	0x40000800
 8003ecc:	40013400 	.word	0x40013400
 8003ed0:	40014000 	.word	0x40014000
 8003ed4:	00010007 	.word	0x00010007

08003ed8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d122      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d11b      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0202 	mvn.w	r2, #2
 8003f04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 fa60 	bl	80043e0 <HAL_TIM_IC_CaptureCallback>
 8003f20:	e005      	b.n	8003f2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 fa52 	bl	80043cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 fa63 	bl	80043f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	f003 0304 	and.w	r3, r3, #4
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d122      	bne.n	8003f88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d11b      	bne.n	8003f88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f06f 0204 	mvn.w	r2, #4
 8003f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 fa36 	bl	80043e0 <HAL_TIM_IC_CaptureCallback>
 8003f74:	e005      	b.n	8003f82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 fa28 	bl	80043cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 fa39 	bl	80043f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d122      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f003 0308 	and.w	r3, r3, #8
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d11b      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f06f 0208 	mvn.w	r2, #8
 8003fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2204      	movs	r2, #4
 8003fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f003 0303 	and.w	r3, r3, #3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 fa0c 	bl	80043e0 <HAL_TIM_IC_CaptureCallback>
 8003fc8:	e005      	b.n	8003fd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f9fe 	bl	80043cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 fa0f 	bl	80043f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0310 	and.w	r3, r3, #16
 8003fe6:	2b10      	cmp	r3, #16
 8003fe8:	d122      	bne.n	8004030 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	f003 0310 	and.w	r3, r3, #16
 8003ff4:	2b10      	cmp	r3, #16
 8003ff6:	d11b      	bne.n	8004030 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f06f 0210 	mvn.w	r2, #16
 8004000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2208      	movs	r2, #8
 8004006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f9e2 	bl	80043e0 <HAL_TIM_IC_CaptureCallback>
 800401c:	e005      	b.n	800402a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f9d4 	bl	80043cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f9e5 	bl	80043f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b01      	cmp	r3, #1
 800403c:	d10e      	bne.n	800405c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b01      	cmp	r3, #1
 800404a:	d107      	bne.n	800405c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f06f 0201 	mvn.w	r2, #1
 8004054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7fd f972 	bl	8001340 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004066:	2b80      	cmp	r3, #128	; 0x80
 8004068:	d10e      	bne.n	8004088 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004074:	2b80      	cmp	r3, #128	; 0x80
 8004076:	d107      	bne.n	8004088 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fb82 	bl	800478c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004092:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004096:	d10e      	bne.n	80040b6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a2:	2b80      	cmp	r3, #128	; 0x80
 80040a4:	d107      	bne.n	80040b6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80040ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 fb75 	bl	80047a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c0:	2b40      	cmp	r3, #64	; 0x40
 80040c2:	d10e      	bne.n	80040e2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ce:	2b40      	cmp	r3, #64	; 0x40
 80040d0:	d107      	bne.n	80040e2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 f993 	bl	8004408 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b20      	cmp	r3, #32
 80040ee:	d10e      	bne.n	800410e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	f003 0320 	and.w	r3, r3, #32
 80040fa:	2b20      	cmp	r3, #32
 80040fc:	d107      	bne.n	800410e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f06f 0220 	mvn.w	r2, #32
 8004106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 fb35 	bl	8004778 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004118:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800411c:	d10f      	bne.n	800413e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004128:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800412c:	d107      	bne.n	800413e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8004136:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 fb3b 	bl	80047b4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004148:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800414c:	d10f      	bne.n	800416e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004158:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800415c:	d107      	bne.n	800416e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004166:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 fb2d 	bl	80047c8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004178:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800417c:	d10f      	bne.n	800419e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004188:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800418c:	d107      	bne.n	800419e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f000 fb1f 	bl	80047dc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80041ac:	d10f      	bne.n	80041ce <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041b8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80041bc:	d107      	bne.n	80041ce <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80041c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 fb11 	bl	80047f0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041ce:	bf00      	nop
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041e2:	2300      	movs	r3, #0
 80041e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d101      	bne.n	80041f4 <HAL_TIM_ConfigClockSource+0x1c>
 80041f0:	2302      	movs	r3, #2
 80041f2:	e0de      	b.n	80043b2 <HAL_TIM_ConfigClockSource+0x1da>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2202      	movs	r2, #2
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8004212:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800421e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a63      	ldr	r2, [pc, #396]	; (80043bc <HAL_TIM_ConfigClockSource+0x1e4>)
 800422e:	4293      	cmp	r3, r2
 8004230:	f000 80a9 	beq.w	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 8004234:	4a61      	ldr	r2, [pc, #388]	; (80043bc <HAL_TIM_ConfigClockSource+0x1e4>)
 8004236:	4293      	cmp	r3, r2
 8004238:	f200 80ae 	bhi.w	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 800423c:	4a60      	ldr	r2, [pc, #384]	; (80043c0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	f000 80a1 	beq.w	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 8004244:	4a5e      	ldr	r2, [pc, #376]	; (80043c0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004246:	4293      	cmp	r3, r2
 8004248:	f200 80a6 	bhi.w	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 800424c:	4a5d      	ldr	r2, [pc, #372]	; (80043c4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800424e:	4293      	cmp	r3, r2
 8004250:	f000 8099 	beq.w	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 8004254:	4a5b      	ldr	r2, [pc, #364]	; (80043c4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004256:	4293      	cmp	r3, r2
 8004258:	f200 809e 	bhi.w	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 800425c:	4a5a      	ldr	r2, [pc, #360]	; (80043c8 <HAL_TIM_ConfigClockSource+0x1f0>)
 800425e:	4293      	cmp	r3, r2
 8004260:	f000 8091 	beq.w	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 8004264:	4a58      	ldr	r2, [pc, #352]	; (80043c8 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004266:	4293      	cmp	r3, r2
 8004268:	f200 8096 	bhi.w	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 800426c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004270:	f000 8089 	beq.w	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 8004274:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004278:	f200 808e 	bhi.w	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 800427c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004280:	d03e      	beq.n	8004300 <HAL_TIM_ConfigClockSource+0x128>
 8004282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004286:	f200 8087 	bhi.w	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 800428a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800428e:	f000 8086 	beq.w	800439e <HAL_TIM_ConfigClockSource+0x1c6>
 8004292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004296:	d87f      	bhi.n	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 8004298:	2b70      	cmp	r3, #112	; 0x70
 800429a:	d01a      	beq.n	80042d2 <HAL_TIM_ConfigClockSource+0xfa>
 800429c:	2b70      	cmp	r3, #112	; 0x70
 800429e:	d87b      	bhi.n	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 80042a0:	2b60      	cmp	r3, #96	; 0x60
 80042a2:	d050      	beq.n	8004346 <HAL_TIM_ConfigClockSource+0x16e>
 80042a4:	2b60      	cmp	r3, #96	; 0x60
 80042a6:	d877      	bhi.n	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 80042a8:	2b50      	cmp	r3, #80	; 0x50
 80042aa:	d03c      	beq.n	8004326 <HAL_TIM_ConfigClockSource+0x14e>
 80042ac:	2b50      	cmp	r3, #80	; 0x50
 80042ae:	d873      	bhi.n	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 80042b0:	2b40      	cmp	r3, #64	; 0x40
 80042b2:	d058      	beq.n	8004366 <HAL_TIM_ConfigClockSource+0x18e>
 80042b4:	2b40      	cmp	r3, #64	; 0x40
 80042b6:	d86f      	bhi.n	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 80042b8:	2b30      	cmp	r3, #48	; 0x30
 80042ba:	d064      	beq.n	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 80042bc:	2b30      	cmp	r3, #48	; 0x30
 80042be:	d86b      	bhi.n	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 80042c0:	2b20      	cmp	r3, #32
 80042c2:	d060      	beq.n	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	d867      	bhi.n	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d05c      	beq.n	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 80042cc:	2b10      	cmp	r3, #16
 80042ce:	d05a      	beq.n	8004386 <HAL_TIM_ConfigClockSource+0x1ae>
 80042d0:	e062      	b.n	8004398 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6818      	ldr	r0, [r3, #0]
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	6899      	ldr	r1, [r3, #8]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f000 f9a7 	bl	8004634 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80042f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68ba      	ldr	r2, [r7, #8]
 80042fc:	609a      	str	r2, [r3, #8]
      break;
 80042fe:	e04f      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6818      	ldr	r0, [r3, #0]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	6899      	ldr	r1, [r3, #8]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	f000 f990 	bl	8004634 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689a      	ldr	r2, [r3, #8]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004322:	609a      	str	r2, [r3, #8]
      break;
 8004324:	e03c      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6818      	ldr	r0, [r3, #0]
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	6859      	ldr	r1, [r3, #4]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	461a      	mov	r2, r3
 8004334:	f000 f902 	bl	800453c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2150      	movs	r1, #80	; 0x50
 800433e:	4618      	mov	r0, r3
 8004340:	f000 f95b 	bl	80045fa <TIM_ITRx_SetConfig>
      break;
 8004344:	e02c      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6818      	ldr	r0, [r3, #0]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	6859      	ldr	r1, [r3, #4]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	461a      	mov	r2, r3
 8004354:	f000 f921 	bl	800459a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2160      	movs	r1, #96	; 0x60
 800435e:	4618      	mov	r0, r3
 8004360:	f000 f94b 	bl	80045fa <TIM_ITRx_SetConfig>
      break;
 8004364:	e01c      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6818      	ldr	r0, [r3, #0]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	6859      	ldr	r1, [r3, #4]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	461a      	mov	r2, r3
 8004374:	f000 f8e2 	bl	800453c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2140      	movs	r1, #64	; 0x40
 800437e:	4618      	mov	r0, r3
 8004380:	f000 f93b 	bl	80045fa <TIM_ITRx_SetConfig>
      break;
 8004384:	e00c      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4619      	mov	r1, r3
 8004390:	4610      	mov	r0, r2
 8004392:	f000 f932 	bl	80045fa <TIM_ITRx_SetConfig>
      break;
 8004396:	e003      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	73fb      	strb	r3, [r7, #15]
      break;
 800439c:	e000      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800439e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	00100070 	.word	0x00100070
 80043c0:	00100040 	.word	0x00100040
 80043c4:	00100030 	.word	0x00100030
 80043c8:	00100020 	.word	0x00100020

080043cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a3c      	ldr	r2, [pc, #240]	; (8004520 <TIM_Base_SetConfig+0x104>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d00f      	beq.n	8004454 <TIM_Base_SetConfig+0x38>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800443a:	d00b      	beq.n	8004454 <TIM_Base_SetConfig+0x38>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a39      	ldr	r2, [pc, #228]	; (8004524 <TIM_Base_SetConfig+0x108>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d007      	beq.n	8004454 <TIM_Base_SetConfig+0x38>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a38      	ldr	r2, [pc, #224]	; (8004528 <TIM_Base_SetConfig+0x10c>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d003      	beq.n	8004454 <TIM_Base_SetConfig+0x38>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a37      	ldr	r2, [pc, #220]	; (800452c <TIM_Base_SetConfig+0x110>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d108      	bne.n	8004466 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800445a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	4313      	orrs	r3, r2
 8004464:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a2d      	ldr	r2, [pc, #180]	; (8004520 <TIM_Base_SetConfig+0x104>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d01b      	beq.n	80044a6 <TIM_Base_SetConfig+0x8a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004474:	d017      	beq.n	80044a6 <TIM_Base_SetConfig+0x8a>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a2a      	ldr	r2, [pc, #168]	; (8004524 <TIM_Base_SetConfig+0x108>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d013      	beq.n	80044a6 <TIM_Base_SetConfig+0x8a>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a29      	ldr	r2, [pc, #164]	; (8004528 <TIM_Base_SetConfig+0x10c>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00f      	beq.n	80044a6 <TIM_Base_SetConfig+0x8a>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a28      	ldr	r2, [pc, #160]	; (800452c <TIM_Base_SetConfig+0x110>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d00b      	beq.n	80044a6 <TIM_Base_SetConfig+0x8a>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a27      	ldr	r2, [pc, #156]	; (8004530 <TIM_Base_SetConfig+0x114>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d007      	beq.n	80044a6 <TIM_Base_SetConfig+0x8a>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a26      	ldr	r2, [pc, #152]	; (8004534 <TIM_Base_SetConfig+0x118>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d003      	beq.n	80044a6 <TIM_Base_SetConfig+0x8a>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a25      	ldr	r2, [pc, #148]	; (8004538 <TIM_Base_SetConfig+0x11c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d108      	bne.n	80044b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a10      	ldr	r2, [pc, #64]	; (8004520 <TIM_Base_SetConfig+0x104>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d00f      	beq.n	8004504 <TIM_Base_SetConfig+0xe8>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a11      	ldr	r2, [pc, #68]	; (800452c <TIM_Base_SetConfig+0x110>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d00b      	beq.n	8004504 <TIM_Base_SetConfig+0xe8>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a10      	ldr	r2, [pc, #64]	; (8004530 <TIM_Base_SetConfig+0x114>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d007      	beq.n	8004504 <TIM_Base_SetConfig+0xe8>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a0f      	ldr	r2, [pc, #60]	; (8004534 <TIM_Base_SetConfig+0x118>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d003      	beq.n	8004504 <TIM_Base_SetConfig+0xe8>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a0e      	ldr	r2, [pc, #56]	; (8004538 <TIM_Base_SetConfig+0x11c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d103      	bne.n	800450c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	691a      	ldr	r2, [r3, #16]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	615a      	str	r2, [r3, #20]
}
 8004512:	bf00      	nop
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	40012c00 	.word	0x40012c00
 8004524:	40000400 	.word	0x40000400
 8004528:	40000800 	.word	0x40000800
 800452c:	40013400 	.word	0x40013400
 8004530:	40014000 	.word	0x40014000
 8004534:	40014400 	.word	0x40014400
 8004538:	40014800 	.word	0x40014800

0800453c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	f023 0201 	bic.w	r2, r3, #1
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004566:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	011b      	lsls	r3, r3, #4
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f023 030a 	bic.w	r3, r3, #10
 8004578:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4313      	orrs	r3, r2
 8004580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	621a      	str	r2, [r3, #32]
}
 800458e:	bf00      	nop
 8004590:	371c      	adds	r7, #28
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr

0800459a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800459a:	b480      	push	{r7}
 800459c:	b087      	sub	sp, #28
 800459e:	af00      	add	r7, sp, #0
 80045a0:	60f8      	str	r0, [r7, #12]
 80045a2:	60b9      	str	r1, [r7, #8]
 80045a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	f023 0210 	bic.w	r2, r3, #16
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	031b      	lsls	r3, r3, #12
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045d6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	011b      	lsls	r3, r3, #4
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4313      	orrs	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	621a      	str	r2, [r3, #32]
}
 80045ee:	bf00      	nop
 80045f0:	371c      	adds	r7, #28
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b085      	sub	sp, #20
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
 8004602:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004614:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	f043 0307 	orr.w	r3, r3, #7
 8004620:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	609a      	str	r2, [r3, #8]
}
 8004628:	bf00      	nop
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004634:	b480      	push	{r7}
 8004636:	b087      	sub	sp, #28
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
 8004640:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800464e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	021a      	lsls	r2, r3, #8
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	431a      	orrs	r2, r3
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	4313      	orrs	r3, r2
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	4313      	orrs	r3, r2
 8004660:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	609a      	str	r2, [r3, #8]
}
 8004668:	bf00      	nop
 800466a:	371c      	adds	r7, #28
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004674:	b480      	push	{r7}
 8004676:	b085      	sub	sp, #20
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004684:	2b01      	cmp	r3, #1
 8004686:	d101      	bne.n	800468c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004688:	2302      	movs	r3, #2
 800468a:	e065      	b.n	8004758 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2202      	movs	r2, #2
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a2c      	ldr	r2, [pc, #176]	; (8004764 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d004      	beq.n	80046c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a2b      	ldr	r2, [pc, #172]	; (8004768 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d108      	bne.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80046c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80046d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a1b      	ldr	r2, [pc, #108]	; (8004764 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d018      	beq.n	800472c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004702:	d013      	beq.n	800472c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a18      	ldr	r2, [pc, #96]	; (800476c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d00e      	beq.n	800472c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a17      	ldr	r2, [pc, #92]	; (8004770 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d009      	beq.n	800472c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a12      	ldr	r2, [pc, #72]	; (8004768 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d004      	beq.n	800472c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a13      	ldr	r2, [pc, #76]	; (8004774 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d10c      	bne.n	8004746 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004732:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	68ba      	ldr	r2, [r7, #8]
 800473a:	4313      	orrs	r3, r2
 800473c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3714      	adds	r7, #20
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr
 8004764:	40012c00 	.word	0x40012c00
 8004768:	40013400 	.word	0x40013400
 800476c:	40000400 	.word	0x40000400
 8004770:	40000800 	.word	0x40000800
 8004774:	40014000 	.word	0x40014000

08004778 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e042      	b.n	800489c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800481c:	2b00      	cmp	r3, #0
 800481e:	d106      	bne.n	800482e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f7fc ffd1 	bl	80017d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2224      	movs	r2, #36	; 0x24
 8004832:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f022 0201 	bic.w	r2, r2, #1
 8004844:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f8c2 	bl	80049d0 <UART_SetConfig>
 800484c:	4603      	mov	r3, r0
 800484e:	2b01      	cmp	r3, #1
 8004850:	d101      	bne.n	8004856 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e022      	b.n	800489c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 fb82 	bl	8004f68 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004872:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004882:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f042 0201 	orr.w	r2, r2, #1
 8004892:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 fc09 	bl	80050ac <UART_CheckIdleState>
 800489a:	4603      	mov	r3, r0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b08a      	sub	sp, #40	; 0x28
 80048a8:	af02      	add	r7, sp, #8
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	603b      	str	r3, [r7, #0]
 80048b0:	4613      	mov	r3, r2
 80048b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048ba:	2b20      	cmp	r3, #32
 80048bc:	f040 8083 	bne.w	80049c6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d002      	beq.n	80048cc <HAL_UART_Transmit+0x28>
 80048c6:	88fb      	ldrh	r3, [r7, #6]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d101      	bne.n	80048d0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e07b      	b.n	80049c8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d101      	bne.n	80048de <HAL_UART_Transmit+0x3a>
 80048da:	2302      	movs	r3, #2
 80048dc:	e074      	b.n	80049c8 <HAL_UART_Transmit+0x124>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2221      	movs	r2, #33	; 0x21
 80048f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048f6:	f7fd f929 	bl	8001b4c <HAL_GetTick>
 80048fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	88fa      	ldrh	r2, [r7, #6]
 8004900:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	88fa      	ldrh	r2, [r7, #6]
 8004908:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004914:	d108      	bne.n	8004928 <HAL_UART_Transmit+0x84>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d104      	bne.n	8004928 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800491e:	2300      	movs	r3, #0
 8004920:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	61bb      	str	r3, [r7, #24]
 8004926:	e003      	b.n	8004930 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800492c:	2300      	movs	r3, #0
 800492e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004938:	e02c      	b.n	8004994 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	9300      	str	r3, [sp, #0]
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	2200      	movs	r2, #0
 8004942:	2180      	movs	r1, #128	; 0x80
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 fbfc 	bl	8005142 <UART_WaitOnFlagUntilTimeout>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e039      	b.n	80049c8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d10b      	bne.n	8004972 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	881b      	ldrh	r3, [r3, #0]
 800495e:	461a      	mov	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004968:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	3302      	adds	r3, #2
 800496e:	61bb      	str	r3, [r7, #24]
 8004970:	e007      	b.n	8004982 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	781a      	ldrb	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	3301      	adds	r3, #1
 8004980:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004988:	b29b      	uxth	r3, r3
 800498a:	3b01      	subs	r3, #1
 800498c:	b29a      	uxth	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1cc      	bne.n	800493a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	2200      	movs	r2, #0
 80049a8:	2140      	movs	r1, #64	; 0x40
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 fbc9 	bl	8005142 <UART_WaitOnFlagUntilTimeout>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e006      	b.n	80049c8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2220      	movs	r2, #32
 80049be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80049c2:	2300      	movs	r3, #0
 80049c4:	e000      	b.n	80049c8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80049c6:	2302      	movs	r3, #2
  }
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3720      	adds	r7, #32
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d4:	b08c      	sub	sp, #48	; 0x30
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049da:	2300      	movs	r3, #0
 80049dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	689a      	ldr	r2, [r3, #8]
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	431a      	orrs	r2, r3
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	431a      	orrs	r2, r3
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	69db      	ldr	r3, [r3, #28]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	4bab      	ldr	r3, [pc, #684]	; (8004cac <UART_SetConfig+0x2dc>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	6812      	ldr	r2, [r2, #0]
 8004a06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a08:	430b      	orrs	r3, r1
 8004a0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	68da      	ldr	r2, [r3, #12]
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4aa0      	ldr	r2, [pc, #640]	; (8004cb0 <UART_SetConfig+0x2e0>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d004      	beq.n	8004a3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004a46:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	6812      	ldr	r2, [r2, #0]
 8004a4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a50:	430b      	orrs	r3, r1
 8004a52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5a:	f023 010f 	bic.w	r1, r3, #15
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a91      	ldr	r2, [pc, #580]	; (8004cb4 <UART_SetConfig+0x2e4>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d125      	bne.n	8004ac0 <UART_SetConfig+0xf0>
 8004a74:	4b90      	ldr	r3, [pc, #576]	; (8004cb8 <UART_SetConfig+0x2e8>)
 8004a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a7a:	f003 0303 	and.w	r3, r3, #3
 8004a7e:	2b03      	cmp	r3, #3
 8004a80:	d81a      	bhi.n	8004ab8 <UART_SetConfig+0xe8>
 8004a82:	a201      	add	r2, pc, #4	; (adr r2, 8004a88 <UART_SetConfig+0xb8>)
 8004a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a88:	08004a99 	.word	0x08004a99
 8004a8c:	08004aa9 	.word	0x08004aa9
 8004a90:	08004aa1 	.word	0x08004aa1
 8004a94:	08004ab1 	.word	0x08004ab1
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a9e:	e0d6      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004aa6:	e0d2      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004aa8:	2304      	movs	r3, #4
 8004aaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004aae:	e0ce      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004ab0:	2308      	movs	r3, #8
 8004ab2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ab6:	e0ca      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004ab8:	2310      	movs	r3, #16
 8004aba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004abe:	e0c6      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a7d      	ldr	r2, [pc, #500]	; (8004cbc <UART_SetConfig+0x2ec>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d138      	bne.n	8004b3c <UART_SetConfig+0x16c>
 8004aca:	4b7b      	ldr	r3, [pc, #492]	; (8004cb8 <UART_SetConfig+0x2e8>)
 8004acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad0:	f003 030c 	and.w	r3, r3, #12
 8004ad4:	2b0c      	cmp	r3, #12
 8004ad6:	d82d      	bhi.n	8004b34 <UART_SetConfig+0x164>
 8004ad8:	a201      	add	r2, pc, #4	; (adr r2, 8004ae0 <UART_SetConfig+0x110>)
 8004ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ade:	bf00      	nop
 8004ae0:	08004b15 	.word	0x08004b15
 8004ae4:	08004b35 	.word	0x08004b35
 8004ae8:	08004b35 	.word	0x08004b35
 8004aec:	08004b35 	.word	0x08004b35
 8004af0:	08004b25 	.word	0x08004b25
 8004af4:	08004b35 	.word	0x08004b35
 8004af8:	08004b35 	.word	0x08004b35
 8004afc:	08004b35 	.word	0x08004b35
 8004b00:	08004b1d 	.word	0x08004b1d
 8004b04:	08004b35 	.word	0x08004b35
 8004b08:	08004b35 	.word	0x08004b35
 8004b0c:	08004b35 	.word	0x08004b35
 8004b10:	08004b2d 	.word	0x08004b2d
 8004b14:	2300      	movs	r3, #0
 8004b16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b1a:	e098      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b22:	e094      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b24:	2304      	movs	r3, #4
 8004b26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b2a:	e090      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b2c:	2308      	movs	r3, #8
 8004b2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b32:	e08c      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b34:	2310      	movs	r3, #16
 8004b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b3a:	e088      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a5f      	ldr	r2, [pc, #380]	; (8004cc0 <UART_SetConfig+0x2f0>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d125      	bne.n	8004b92 <UART_SetConfig+0x1c2>
 8004b46:	4b5c      	ldr	r3, [pc, #368]	; (8004cb8 <UART_SetConfig+0x2e8>)
 8004b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b4c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004b50:	2b30      	cmp	r3, #48	; 0x30
 8004b52:	d016      	beq.n	8004b82 <UART_SetConfig+0x1b2>
 8004b54:	2b30      	cmp	r3, #48	; 0x30
 8004b56:	d818      	bhi.n	8004b8a <UART_SetConfig+0x1ba>
 8004b58:	2b20      	cmp	r3, #32
 8004b5a:	d00a      	beq.n	8004b72 <UART_SetConfig+0x1a2>
 8004b5c:	2b20      	cmp	r3, #32
 8004b5e:	d814      	bhi.n	8004b8a <UART_SetConfig+0x1ba>
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d002      	beq.n	8004b6a <UART_SetConfig+0x19a>
 8004b64:	2b10      	cmp	r3, #16
 8004b66:	d008      	beq.n	8004b7a <UART_SetConfig+0x1aa>
 8004b68:	e00f      	b.n	8004b8a <UART_SetConfig+0x1ba>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b70:	e06d      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b72:	2302      	movs	r3, #2
 8004b74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b78:	e069      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b7a:	2304      	movs	r3, #4
 8004b7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b80:	e065      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b82:	2308      	movs	r3, #8
 8004b84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b88:	e061      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b8a:	2310      	movs	r3, #16
 8004b8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b90:	e05d      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a4b      	ldr	r2, [pc, #300]	; (8004cc4 <UART_SetConfig+0x2f4>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d125      	bne.n	8004be8 <UART_SetConfig+0x218>
 8004b9c:	4b46      	ldr	r3, [pc, #280]	; (8004cb8 <UART_SetConfig+0x2e8>)
 8004b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004ba6:	2bc0      	cmp	r3, #192	; 0xc0
 8004ba8:	d016      	beq.n	8004bd8 <UART_SetConfig+0x208>
 8004baa:	2bc0      	cmp	r3, #192	; 0xc0
 8004bac:	d818      	bhi.n	8004be0 <UART_SetConfig+0x210>
 8004bae:	2b80      	cmp	r3, #128	; 0x80
 8004bb0:	d00a      	beq.n	8004bc8 <UART_SetConfig+0x1f8>
 8004bb2:	2b80      	cmp	r3, #128	; 0x80
 8004bb4:	d814      	bhi.n	8004be0 <UART_SetConfig+0x210>
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d002      	beq.n	8004bc0 <UART_SetConfig+0x1f0>
 8004bba:	2b40      	cmp	r3, #64	; 0x40
 8004bbc:	d008      	beq.n	8004bd0 <UART_SetConfig+0x200>
 8004bbe:	e00f      	b.n	8004be0 <UART_SetConfig+0x210>
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004bc6:	e042      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004bc8:	2302      	movs	r3, #2
 8004bca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004bce:	e03e      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004bd0:	2304      	movs	r3, #4
 8004bd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004bd6:	e03a      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004bd8:	2308      	movs	r3, #8
 8004bda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004bde:	e036      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004be0:	2310      	movs	r3, #16
 8004be2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004be6:	e032      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a30      	ldr	r2, [pc, #192]	; (8004cb0 <UART_SetConfig+0x2e0>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d12a      	bne.n	8004c48 <UART_SetConfig+0x278>
 8004bf2:	4b31      	ldr	r3, [pc, #196]	; (8004cb8 <UART_SetConfig+0x2e8>)
 8004bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bf8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004bfc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004c00:	d01a      	beq.n	8004c38 <UART_SetConfig+0x268>
 8004c02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004c06:	d81b      	bhi.n	8004c40 <UART_SetConfig+0x270>
 8004c08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c0c:	d00c      	beq.n	8004c28 <UART_SetConfig+0x258>
 8004c0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c12:	d815      	bhi.n	8004c40 <UART_SetConfig+0x270>
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d003      	beq.n	8004c20 <UART_SetConfig+0x250>
 8004c18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c1c:	d008      	beq.n	8004c30 <UART_SetConfig+0x260>
 8004c1e:	e00f      	b.n	8004c40 <UART_SetConfig+0x270>
 8004c20:	2300      	movs	r3, #0
 8004c22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c26:	e012      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004c28:	2302      	movs	r3, #2
 8004c2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c2e:	e00e      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004c30:	2304      	movs	r3, #4
 8004c32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c36:	e00a      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004c38:	2308      	movs	r3, #8
 8004c3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c3e:	e006      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004c40:	2310      	movs	r3, #16
 8004c42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c46:	e002      	b.n	8004c4e <UART_SetConfig+0x27e>
 8004c48:	2310      	movs	r3, #16
 8004c4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a17      	ldr	r2, [pc, #92]	; (8004cb0 <UART_SetConfig+0x2e0>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	f040 80a8 	bne.w	8004daa <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004c5e:	2b08      	cmp	r3, #8
 8004c60:	d834      	bhi.n	8004ccc <UART_SetConfig+0x2fc>
 8004c62:	a201      	add	r2, pc, #4	; (adr r2, 8004c68 <UART_SetConfig+0x298>)
 8004c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c68:	08004c8d 	.word	0x08004c8d
 8004c6c:	08004ccd 	.word	0x08004ccd
 8004c70:	08004c95 	.word	0x08004c95
 8004c74:	08004ccd 	.word	0x08004ccd
 8004c78:	08004c9b 	.word	0x08004c9b
 8004c7c:	08004ccd 	.word	0x08004ccd
 8004c80:	08004ccd 	.word	0x08004ccd
 8004c84:	08004ccd 	.word	0x08004ccd
 8004c88:	08004ca3 	.word	0x08004ca3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c8c:	f7fe fe00 	bl	8003890 <HAL_RCC_GetPCLK1Freq>
 8004c90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c92:	e021      	b.n	8004cd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c94:	4b0c      	ldr	r3, [pc, #48]	; (8004cc8 <UART_SetConfig+0x2f8>)
 8004c96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c98:	e01e      	b.n	8004cd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c9a:	f7fe fd8b 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 8004c9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ca0:	e01a      	b.n	8004cd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ca6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ca8:	e016      	b.n	8004cd8 <UART_SetConfig+0x308>
 8004caa:	bf00      	nop
 8004cac:	cfff69f3 	.word	0xcfff69f3
 8004cb0:	40008000 	.word	0x40008000
 8004cb4:	40013800 	.word	0x40013800
 8004cb8:	40021000 	.word	0x40021000
 8004cbc:	40004400 	.word	0x40004400
 8004cc0:	40004800 	.word	0x40004800
 8004cc4:	40004c00 	.word	0x40004c00
 8004cc8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004cd6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 812a 	beq.w	8004f34 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce4:	4a9e      	ldr	r2, [pc, #632]	; (8004f60 <UART_SetConfig+0x590>)
 8004ce6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cea:	461a      	mov	r2, r3
 8004cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cee:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cf2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	4413      	add	r3, r2
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d305      	bcc.n	8004d10 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d903      	bls.n	8004d18 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004d16:	e10d      	b.n	8004f34 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	60bb      	str	r3, [r7, #8]
 8004d1e:	60fa      	str	r2, [r7, #12]
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d24:	4a8e      	ldr	r2, [pc, #568]	; (8004f60 <UART_SetConfig+0x590>)
 8004d26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	603b      	str	r3, [r7, #0]
 8004d30:	607a      	str	r2, [r7, #4]
 8004d32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d3a:	f7fb feb7 	bl	8000aac <__aeabi_uldivmod>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4610      	mov	r0, r2
 8004d44:	4619      	mov	r1, r3
 8004d46:	f04f 0200 	mov.w	r2, #0
 8004d4a:	f04f 0300 	mov.w	r3, #0
 8004d4e:	020b      	lsls	r3, r1, #8
 8004d50:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004d54:	0202      	lsls	r2, r0, #8
 8004d56:	6979      	ldr	r1, [r7, #20]
 8004d58:	6849      	ldr	r1, [r1, #4]
 8004d5a:	0849      	lsrs	r1, r1, #1
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	460c      	mov	r4, r1
 8004d60:	4605      	mov	r5, r0
 8004d62:	eb12 0804 	adds.w	r8, r2, r4
 8004d66:	eb43 0905 	adc.w	r9, r3, r5
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	469a      	mov	sl, r3
 8004d72:	4693      	mov	fp, r2
 8004d74:	4652      	mov	r2, sl
 8004d76:	465b      	mov	r3, fp
 8004d78:	4640      	mov	r0, r8
 8004d7a:	4649      	mov	r1, r9
 8004d7c:	f7fb fe96 	bl	8000aac <__aeabi_uldivmod>
 8004d80:	4602      	mov	r2, r0
 8004d82:	460b      	mov	r3, r1
 8004d84:	4613      	mov	r3, r2
 8004d86:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d8e:	d308      	bcc.n	8004da2 <UART_SetConfig+0x3d2>
 8004d90:	6a3b      	ldr	r3, [r7, #32]
 8004d92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d96:	d204      	bcs.n	8004da2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6a3a      	ldr	r2, [r7, #32]
 8004d9e:	60da      	str	r2, [r3, #12]
 8004da0:	e0c8      	b.n	8004f34 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004da8:	e0c4      	b.n	8004f34 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004db2:	d167      	bne.n	8004e84 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004db4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004db8:	2b08      	cmp	r3, #8
 8004dba:	d828      	bhi.n	8004e0e <UART_SetConfig+0x43e>
 8004dbc:	a201      	add	r2, pc, #4	; (adr r2, 8004dc4 <UART_SetConfig+0x3f4>)
 8004dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc2:	bf00      	nop
 8004dc4:	08004de9 	.word	0x08004de9
 8004dc8:	08004df1 	.word	0x08004df1
 8004dcc:	08004df9 	.word	0x08004df9
 8004dd0:	08004e0f 	.word	0x08004e0f
 8004dd4:	08004dff 	.word	0x08004dff
 8004dd8:	08004e0f 	.word	0x08004e0f
 8004ddc:	08004e0f 	.word	0x08004e0f
 8004de0:	08004e0f 	.word	0x08004e0f
 8004de4:	08004e07 	.word	0x08004e07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004de8:	f7fe fd52 	bl	8003890 <HAL_RCC_GetPCLK1Freq>
 8004dec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004dee:	e014      	b.n	8004e1a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004df0:	f7fe fd64 	bl	80038bc <HAL_RCC_GetPCLK2Freq>
 8004df4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004df6:	e010      	b.n	8004e1a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004df8:	4b5a      	ldr	r3, [pc, #360]	; (8004f64 <UART_SetConfig+0x594>)
 8004dfa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004dfc:	e00d      	b.n	8004e1a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dfe:	f7fe fcd9 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 8004e02:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004e04:	e009      	b.n	8004e1a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004e0c:	e005      	b.n	8004e1a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004e18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f000 8089 	beq.w	8004f34 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e26:	4a4e      	ldr	r2, [pc, #312]	; (8004f60 <UART_SetConfig+0x590>)
 8004e28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e30:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e34:	005a      	lsls	r2, r3, #1
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	085b      	lsrs	r3, r3, #1
 8004e3c:	441a      	add	r2, r3
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e46:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	2b0f      	cmp	r3, #15
 8004e4c:	d916      	bls.n	8004e7c <UART_SetConfig+0x4ac>
 8004e4e:	6a3b      	ldr	r3, [r7, #32]
 8004e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e54:	d212      	bcs.n	8004e7c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e56:	6a3b      	ldr	r3, [r7, #32]
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	f023 030f 	bic.w	r3, r3, #15
 8004e5e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e60:	6a3b      	ldr	r3, [r7, #32]
 8004e62:	085b      	lsrs	r3, r3, #1
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	8bfb      	ldrh	r3, [r7, #30]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	8bfa      	ldrh	r2, [r7, #30]
 8004e78:	60da      	str	r2, [r3, #12]
 8004e7a:	e05b      	b.n	8004f34 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004e82:	e057      	b.n	8004f34 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e84:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	d828      	bhi.n	8004ede <UART_SetConfig+0x50e>
 8004e8c:	a201      	add	r2, pc, #4	; (adr r2, 8004e94 <UART_SetConfig+0x4c4>)
 8004e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e92:	bf00      	nop
 8004e94:	08004eb9 	.word	0x08004eb9
 8004e98:	08004ec1 	.word	0x08004ec1
 8004e9c:	08004ec9 	.word	0x08004ec9
 8004ea0:	08004edf 	.word	0x08004edf
 8004ea4:	08004ecf 	.word	0x08004ecf
 8004ea8:	08004edf 	.word	0x08004edf
 8004eac:	08004edf 	.word	0x08004edf
 8004eb0:	08004edf 	.word	0x08004edf
 8004eb4:	08004ed7 	.word	0x08004ed7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004eb8:	f7fe fcea 	bl	8003890 <HAL_RCC_GetPCLK1Freq>
 8004ebc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ebe:	e014      	b.n	8004eea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ec0:	f7fe fcfc 	bl	80038bc <HAL_RCC_GetPCLK2Freq>
 8004ec4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ec6:	e010      	b.n	8004eea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ec8:	4b26      	ldr	r3, [pc, #152]	; (8004f64 <UART_SetConfig+0x594>)
 8004eca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ecc:	e00d      	b.n	8004eea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ece:	f7fe fc71 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 8004ed2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ed4:	e009      	b.n	8004eea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ed6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004eda:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004edc:	e005      	b.n	8004eea <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004ee8:	bf00      	nop
    }

    if (pclk != 0U)
 8004eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d021      	beq.n	8004f34 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef4:	4a1a      	ldr	r2, [pc, #104]	; (8004f60 <UART_SetConfig+0x590>)
 8004ef6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004efa:	461a      	mov	r2, r3
 8004efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efe:	fbb3 f2f2 	udiv	r2, r3, r2
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	085b      	lsrs	r3, r3, #1
 8004f08:	441a      	add	r2, r3
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f12:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	2b0f      	cmp	r3, #15
 8004f18:	d909      	bls.n	8004f2e <UART_SetConfig+0x55e>
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f20:	d205      	bcs.n	8004f2e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	60da      	str	r2, [r3, #12]
 8004f2c:	e002      	b.n	8004f34 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	2200      	movs	r2, #0
 8004f48:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004f50:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3730      	adds	r7, #48	; 0x30
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f5e:	bf00      	nop
 8004f60:	08006758 	.word	0x08006758
 8004f64:	00f42400 	.word	0x00f42400

08004f68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d00a      	beq.n	8004f92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00a      	beq.n	8004fb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	430a      	orrs	r2, r1
 8004fb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00a      	beq.n	8004fd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fda:	f003 0308 	and.w	r3, r3, #8
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00a      	beq.n	8004ff8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ffc:	f003 0310 	and.w	r3, r3, #16
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00a      	beq.n	800501a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501e:	f003 0320 	and.w	r3, r3, #32
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00a      	beq.n	800503c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005044:	2b00      	cmp	r3, #0
 8005046:	d01a      	beq.n	800507e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	430a      	orrs	r2, r1
 800505c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005062:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005066:	d10a      	bne.n	800507e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005082:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	605a      	str	r2, [r3, #4]
  }
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050bc:	f7fc fd46 	bl	8001b4c <HAL_GetTick>
 80050c0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d10e      	bne.n	80050ee <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f82f 	bl	8005142 <UART_WaitOnFlagUntilTimeout>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e025      	b.n	800513a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0304 	and.w	r3, r3, #4
 80050f8:	2b04      	cmp	r3, #4
 80050fa:	d10e      	bne.n	800511a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2200      	movs	r2, #0
 8005106:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f819 	bl	8005142 <UART_WaitOnFlagUntilTimeout>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e00f      	b.n	800513a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2220      	movs	r2, #32
 800511e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2220      	movs	r2, #32
 8005126:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b09c      	sub	sp, #112	; 0x70
 8005146:	af00      	add	r7, sp, #0
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	603b      	str	r3, [r7, #0]
 800514e:	4613      	mov	r3, r2
 8005150:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005152:	e0a9      	b.n	80052a8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005154:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515a:	f000 80a5 	beq.w	80052a8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800515e:	f7fc fcf5 	bl	8001b4c <HAL_GetTick>
 8005162:	4602      	mov	r2, r0
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800516a:	429a      	cmp	r2, r3
 800516c:	d302      	bcc.n	8005174 <UART_WaitOnFlagUntilTimeout+0x32>
 800516e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005170:	2b00      	cmp	r3, #0
 8005172:	d140      	bne.n	80051f6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800517c:	e853 3f00 	ldrex	r3, [r3]
 8005180:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005184:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005188:	667b      	str	r3, [r7, #100]	; 0x64
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	461a      	mov	r2, r3
 8005190:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005192:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005194:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005198:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80051a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e6      	bne.n	8005174 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	3308      	adds	r3, #8
 80051ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051b0:	e853 3f00 	ldrex	r3, [r3]
 80051b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051b8:	f023 0301 	bic.w	r3, r3, #1
 80051bc:	663b      	str	r3, [r7, #96]	; 0x60
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	3308      	adds	r3, #8
 80051c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80051c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80051c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80051cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051ce:	e841 2300 	strex	r3, r2, [r1]
 80051d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80051d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1e5      	bne.n	80051a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2220      	movs	r2, #32
 80051de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2220      	movs	r2, #32
 80051e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e069      	b.n	80052ca <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0304 	and.w	r3, r3, #4
 8005200:	2b00      	cmp	r3, #0
 8005202:	d051      	beq.n	80052a8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800520e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005212:	d149      	bne.n	80052a8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800521c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005226:	e853 3f00 	ldrex	r3, [r3]
 800522a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800522c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005232:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	461a      	mov	r2, r3
 800523a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800523c:	637b      	str	r3, [r7, #52]	; 0x34
 800523e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005240:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005242:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005244:	e841 2300 	strex	r3, r2, [r1]
 8005248:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800524a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1e6      	bne.n	800521e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	3308      	adds	r3, #8
 8005256:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	e853 3f00 	ldrex	r3, [r3]
 800525e:	613b      	str	r3, [r7, #16]
   return(result);
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	f023 0301 	bic.w	r3, r3, #1
 8005266:	66bb      	str	r3, [r7, #104]	; 0x68
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	3308      	adds	r3, #8
 800526e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005270:	623a      	str	r2, [r7, #32]
 8005272:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005274:	69f9      	ldr	r1, [r7, #28]
 8005276:	6a3a      	ldr	r2, [r7, #32]
 8005278:	e841 2300 	strex	r3, r2, [r1]
 800527c:	61bb      	str	r3, [r7, #24]
   return(result);
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1e5      	bne.n	8005250 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2220      	movs	r2, #32
 8005288:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2220      	movs	r2, #32
 8005290:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2220      	movs	r2, #32
 8005298:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e010      	b.n	80052ca <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	69da      	ldr	r2, [r3, #28]
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	4013      	ands	r3, r2
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	bf0c      	ite	eq
 80052b8:	2301      	moveq	r3, #1
 80052ba:	2300      	movne	r3, #0
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	461a      	mov	r2, r3
 80052c0:	79fb      	ldrb	r3, [r7, #7]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	f43f af46 	beq.w	8005154 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3770      	adds	r7, #112	; 0x70
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80052d2:	b480      	push	{r7}
 80052d4:	b085      	sub	sp, #20
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d101      	bne.n	80052e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80052e4:	2302      	movs	r3, #2
 80052e6:	e027      	b.n	8005338 <HAL_UARTEx_DisableFifoMode+0x66>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2224      	movs	r2, #36	; 0x24
 80052f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0201 	bic.w	r2, r2, #1
 800530e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005316:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2220      	movs	r2, #32
 800532a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005358:	2302      	movs	r3, #2
 800535a:	e02d      	b.n	80053b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2224      	movs	r2, #36	; 0x24
 8005368:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f022 0201 	bic.w	r2, r2, #1
 8005382:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	683a      	ldr	r2, [r7, #0]
 8005394:	430a      	orrs	r2, r1
 8005396:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 f84f 	bl	800543c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2220      	movs	r2, #32
 80053aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d101      	bne.n	80053d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80053d4:	2302      	movs	r3, #2
 80053d6:	e02d      	b.n	8005434 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2224      	movs	r2, #36	; 0x24
 80053e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 0201 	bic.w	r2, r2, #1
 80053fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	683a      	ldr	r2, [r7, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f811 	bl	800543c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2220      	movs	r2, #32
 8005426:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005448:	2b00      	cmp	r3, #0
 800544a:	d108      	bne.n	800545e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800545c:	e031      	b.n	80054c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800545e:	2308      	movs	r3, #8
 8005460:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005462:	2308      	movs	r3, #8
 8005464:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	0e5b      	lsrs	r3, r3, #25
 800546e:	b2db      	uxtb	r3, r3
 8005470:	f003 0307 	and.w	r3, r3, #7
 8005474:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	0f5b      	lsrs	r3, r3, #29
 800547e:	b2db      	uxtb	r3, r3
 8005480:	f003 0307 	and.w	r3, r3, #7
 8005484:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005486:	7bbb      	ldrb	r3, [r7, #14]
 8005488:	7b3a      	ldrb	r2, [r7, #12]
 800548a:	4911      	ldr	r1, [pc, #68]	; (80054d0 <UARTEx_SetNbDataToProcess+0x94>)
 800548c:	5c8a      	ldrb	r2, [r1, r2]
 800548e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005492:	7b3a      	ldrb	r2, [r7, #12]
 8005494:	490f      	ldr	r1, [pc, #60]	; (80054d4 <UARTEx_SetNbDataToProcess+0x98>)
 8005496:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005498:	fb93 f3f2 	sdiv	r3, r3, r2
 800549c:	b29a      	uxth	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054a4:	7bfb      	ldrb	r3, [r7, #15]
 80054a6:	7b7a      	ldrb	r2, [r7, #13]
 80054a8:	4909      	ldr	r1, [pc, #36]	; (80054d0 <UARTEx_SetNbDataToProcess+0x94>)
 80054aa:	5c8a      	ldrb	r2, [r1, r2]
 80054ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80054b0:	7b7a      	ldrb	r2, [r7, #13]
 80054b2:	4908      	ldr	r1, [pc, #32]	; (80054d4 <UARTEx_SetNbDataToProcess+0x98>)
 80054b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80054c2:	bf00      	nop
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	08006770 	.word	0x08006770
 80054d4:	08006778 	.word	0x08006778

080054d8 <__errno>:
 80054d8:	4b01      	ldr	r3, [pc, #4]	; (80054e0 <__errno+0x8>)
 80054da:	6818      	ldr	r0, [r3, #0]
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	20000038 	.word	0x20000038

080054e4 <__libc_init_array>:
 80054e4:	b570      	push	{r4, r5, r6, lr}
 80054e6:	4d0d      	ldr	r5, [pc, #52]	; (800551c <__libc_init_array+0x38>)
 80054e8:	4c0d      	ldr	r4, [pc, #52]	; (8005520 <__libc_init_array+0x3c>)
 80054ea:	1b64      	subs	r4, r4, r5
 80054ec:	10a4      	asrs	r4, r4, #2
 80054ee:	2600      	movs	r6, #0
 80054f0:	42a6      	cmp	r6, r4
 80054f2:	d109      	bne.n	8005508 <__libc_init_array+0x24>
 80054f4:	4d0b      	ldr	r5, [pc, #44]	; (8005524 <__libc_init_array+0x40>)
 80054f6:	4c0c      	ldr	r4, [pc, #48]	; (8005528 <__libc_init_array+0x44>)
 80054f8:	f001 f8fa 	bl	80066f0 <_init>
 80054fc:	1b64      	subs	r4, r4, r5
 80054fe:	10a4      	asrs	r4, r4, #2
 8005500:	2600      	movs	r6, #0
 8005502:	42a6      	cmp	r6, r4
 8005504:	d105      	bne.n	8005512 <__libc_init_array+0x2e>
 8005506:	bd70      	pop	{r4, r5, r6, pc}
 8005508:	f855 3b04 	ldr.w	r3, [r5], #4
 800550c:	4798      	blx	r3
 800550e:	3601      	adds	r6, #1
 8005510:	e7ee      	b.n	80054f0 <__libc_init_array+0xc>
 8005512:	f855 3b04 	ldr.w	r3, [r5], #4
 8005516:	4798      	blx	r3
 8005518:	3601      	adds	r6, #1
 800551a:	e7f2      	b.n	8005502 <__libc_init_array+0x1e>
 800551c:	08006820 	.word	0x08006820
 8005520:	08006820 	.word	0x08006820
 8005524:	08006820 	.word	0x08006820
 8005528:	08006824 	.word	0x08006824

0800552c <memset>:
 800552c:	4402      	add	r2, r0
 800552e:	4603      	mov	r3, r0
 8005530:	4293      	cmp	r3, r2
 8005532:	d100      	bne.n	8005536 <memset+0xa>
 8005534:	4770      	bx	lr
 8005536:	f803 1b01 	strb.w	r1, [r3], #1
 800553a:	e7f9      	b.n	8005530 <memset+0x4>

0800553c <iprintf>:
 800553c:	b40f      	push	{r0, r1, r2, r3}
 800553e:	4b0a      	ldr	r3, [pc, #40]	; (8005568 <iprintf+0x2c>)
 8005540:	b513      	push	{r0, r1, r4, lr}
 8005542:	681c      	ldr	r4, [r3, #0]
 8005544:	b124      	cbz	r4, 8005550 <iprintf+0x14>
 8005546:	69a3      	ldr	r3, [r4, #24]
 8005548:	b913      	cbnz	r3, 8005550 <iprintf+0x14>
 800554a:	4620      	mov	r0, r4
 800554c:	f000 fb2c 	bl	8005ba8 <__sinit>
 8005550:	ab05      	add	r3, sp, #20
 8005552:	9a04      	ldr	r2, [sp, #16]
 8005554:	68a1      	ldr	r1, [r4, #8]
 8005556:	9301      	str	r3, [sp, #4]
 8005558:	4620      	mov	r0, r4
 800555a:	f000 fd3d 	bl	8005fd8 <_vfiprintf_r>
 800555e:	b002      	add	sp, #8
 8005560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005564:	b004      	add	sp, #16
 8005566:	4770      	bx	lr
 8005568:	20000038 	.word	0x20000038

0800556c <_puts_r>:
 800556c:	b570      	push	{r4, r5, r6, lr}
 800556e:	460e      	mov	r6, r1
 8005570:	4605      	mov	r5, r0
 8005572:	b118      	cbz	r0, 800557c <_puts_r+0x10>
 8005574:	6983      	ldr	r3, [r0, #24]
 8005576:	b90b      	cbnz	r3, 800557c <_puts_r+0x10>
 8005578:	f000 fb16 	bl	8005ba8 <__sinit>
 800557c:	69ab      	ldr	r3, [r5, #24]
 800557e:	68ac      	ldr	r4, [r5, #8]
 8005580:	b913      	cbnz	r3, 8005588 <_puts_r+0x1c>
 8005582:	4628      	mov	r0, r5
 8005584:	f000 fb10 	bl	8005ba8 <__sinit>
 8005588:	4b2c      	ldr	r3, [pc, #176]	; (800563c <_puts_r+0xd0>)
 800558a:	429c      	cmp	r4, r3
 800558c:	d120      	bne.n	80055d0 <_puts_r+0x64>
 800558e:	686c      	ldr	r4, [r5, #4]
 8005590:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005592:	07db      	lsls	r3, r3, #31
 8005594:	d405      	bmi.n	80055a2 <_puts_r+0x36>
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	0598      	lsls	r0, r3, #22
 800559a:	d402      	bmi.n	80055a2 <_puts_r+0x36>
 800559c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800559e:	f000 fba1 	bl	8005ce4 <__retarget_lock_acquire_recursive>
 80055a2:	89a3      	ldrh	r3, [r4, #12]
 80055a4:	0719      	lsls	r1, r3, #28
 80055a6:	d51d      	bpl.n	80055e4 <_puts_r+0x78>
 80055a8:	6923      	ldr	r3, [r4, #16]
 80055aa:	b1db      	cbz	r3, 80055e4 <_puts_r+0x78>
 80055ac:	3e01      	subs	r6, #1
 80055ae:	68a3      	ldr	r3, [r4, #8]
 80055b0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055b4:	3b01      	subs	r3, #1
 80055b6:	60a3      	str	r3, [r4, #8]
 80055b8:	bb39      	cbnz	r1, 800560a <_puts_r+0x9e>
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	da38      	bge.n	8005630 <_puts_r+0xc4>
 80055be:	4622      	mov	r2, r4
 80055c0:	210a      	movs	r1, #10
 80055c2:	4628      	mov	r0, r5
 80055c4:	f000 f916 	bl	80057f4 <__swbuf_r>
 80055c8:	3001      	adds	r0, #1
 80055ca:	d011      	beq.n	80055f0 <_puts_r+0x84>
 80055cc:	250a      	movs	r5, #10
 80055ce:	e011      	b.n	80055f4 <_puts_r+0x88>
 80055d0:	4b1b      	ldr	r3, [pc, #108]	; (8005640 <_puts_r+0xd4>)
 80055d2:	429c      	cmp	r4, r3
 80055d4:	d101      	bne.n	80055da <_puts_r+0x6e>
 80055d6:	68ac      	ldr	r4, [r5, #8]
 80055d8:	e7da      	b.n	8005590 <_puts_r+0x24>
 80055da:	4b1a      	ldr	r3, [pc, #104]	; (8005644 <_puts_r+0xd8>)
 80055dc:	429c      	cmp	r4, r3
 80055de:	bf08      	it	eq
 80055e0:	68ec      	ldreq	r4, [r5, #12]
 80055e2:	e7d5      	b.n	8005590 <_puts_r+0x24>
 80055e4:	4621      	mov	r1, r4
 80055e6:	4628      	mov	r0, r5
 80055e8:	f000 f956 	bl	8005898 <__swsetup_r>
 80055ec:	2800      	cmp	r0, #0
 80055ee:	d0dd      	beq.n	80055ac <_puts_r+0x40>
 80055f0:	f04f 35ff 	mov.w	r5, #4294967295
 80055f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055f6:	07da      	lsls	r2, r3, #31
 80055f8:	d405      	bmi.n	8005606 <_puts_r+0x9a>
 80055fa:	89a3      	ldrh	r3, [r4, #12]
 80055fc:	059b      	lsls	r3, r3, #22
 80055fe:	d402      	bmi.n	8005606 <_puts_r+0x9a>
 8005600:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005602:	f000 fb70 	bl	8005ce6 <__retarget_lock_release_recursive>
 8005606:	4628      	mov	r0, r5
 8005608:	bd70      	pop	{r4, r5, r6, pc}
 800560a:	2b00      	cmp	r3, #0
 800560c:	da04      	bge.n	8005618 <_puts_r+0xac>
 800560e:	69a2      	ldr	r2, [r4, #24]
 8005610:	429a      	cmp	r2, r3
 8005612:	dc06      	bgt.n	8005622 <_puts_r+0xb6>
 8005614:	290a      	cmp	r1, #10
 8005616:	d004      	beq.n	8005622 <_puts_r+0xb6>
 8005618:	6823      	ldr	r3, [r4, #0]
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	6022      	str	r2, [r4, #0]
 800561e:	7019      	strb	r1, [r3, #0]
 8005620:	e7c5      	b.n	80055ae <_puts_r+0x42>
 8005622:	4622      	mov	r2, r4
 8005624:	4628      	mov	r0, r5
 8005626:	f000 f8e5 	bl	80057f4 <__swbuf_r>
 800562a:	3001      	adds	r0, #1
 800562c:	d1bf      	bne.n	80055ae <_puts_r+0x42>
 800562e:	e7df      	b.n	80055f0 <_puts_r+0x84>
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	250a      	movs	r5, #10
 8005634:	1c5a      	adds	r2, r3, #1
 8005636:	6022      	str	r2, [r4, #0]
 8005638:	701d      	strb	r5, [r3, #0]
 800563a:	e7db      	b.n	80055f4 <_puts_r+0x88>
 800563c:	080067a4 	.word	0x080067a4
 8005640:	080067c4 	.word	0x080067c4
 8005644:	08006784 	.word	0x08006784

08005648 <puts>:
 8005648:	4b02      	ldr	r3, [pc, #8]	; (8005654 <puts+0xc>)
 800564a:	4601      	mov	r1, r0
 800564c:	6818      	ldr	r0, [r3, #0]
 800564e:	f7ff bf8d 	b.w	800556c <_puts_r>
 8005652:	bf00      	nop
 8005654:	20000038 	.word	0x20000038

08005658 <setbuf>:
 8005658:	2900      	cmp	r1, #0
 800565a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800565e:	bf0c      	ite	eq
 8005660:	2202      	moveq	r2, #2
 8005662:	2200      	movne	r2, #0
 8005664:	f000 b800 	b.w	8005668 <setvbuf>

08005668 <setvbuf>:
 8005668:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800566c:	461d      	mov	r5, r3
 800566e:	4b5d      	ldr	r3, [pc, #372]	; (80057e4 <setvbuf+0x17c>)
 8005670:	681f      	ldr	r7, [r3, #0]
 8005672:	4604      	mov	r4, r0
 8005674:	460e      	mov	r6, r1
 8005676:	4690      	mov	r8, r2
 8005678:	b127      	cbz	r7, 8005684 <setvbuf+0x1c>
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	b913      	cbnz	r3, 8005684 <setvbuf+0x1c>
 800567e:	4638      	mov	r0, r7
 8005680:	f000 fa92 	bl	8005ba8 <__sinit>
 8005684:	4b58      	ldr	r3, [pc, #352]	; (80057e8 <setvbuf+0x180>)
 8005686:	429c      	cmp	r4, r3
 8005688:	d167      	bne.n	800575a <setvbuf+0xf2>
 800568a:	687c      	ldr	r4, [r7, #4]
 800568c:	f1b8 0f02 	cmp.w	r8, #2
 8005690:	d006      	beq.n	80056a0 <setvbuf+0x38>
 8005692:	f1b8 0f01 	cmp.w	r8, #1
 8005696:	f200 809f 	bhi.w	80057d8 <setvbuf+0x170>
 800569a:	2d00      	cmp	r5, #0
 800569c:	f2c0 809c 	blt.w	80057d8 <setvbuf+0x170>
 80056a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056a2:	07db      	lsls	r3, r3, #31
 80056a4:	d405      	bmi.n	80056b2 <setvbuf+0x4a>
 80056a6:	89a3      	ldrh	r3, [r4, #12]
 80056a8:	0598      	lsls	r0, r3, #22
 80056aa:	d402      	bmi.n	80056b2 <setvbuf+0x4a>
 80056ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056ae:	f000 fb19 	bl	8005ce4 <__retarget_lock_acquire_recursive>
 80056b2:	4621      	mov	r1, r4
 80056b4:	4638      	mov	r0, r7
 80056b6:	f000 f9e3 	bl	8005a80 <_fflush_r>
 80056ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056bc:	b141      	cbz	r1, 80056d0 <setvbuf+0x68>
 80056be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056c2:	4299      	cmp	r1, r3
 80056c4:	d002      	beq.n	80056cc <setvbuf+0x64>
 80056c6:	4638      	mov	r0, r7
 80056c8:	f000 fb7c 	bl	8005dc4 <_free_r>
 80056cc:	2300      	movs	r3, #0
 80056ce:	6363      	str	r3, [r4, #52]	; 0x34
 80056d0:	2300      	movs	r3, #0
 80056d2:	61a3      	str	r3, [r4, #24]
 80056d4:	6063      	str	r3, [r4, #4]
 80056d6:	89a3      	ldrh	r3, [r4, #12]
 80056d8:	0619      	lsls	r1, r3, #24
 80056da:	d503      	bpl.n	80056e4 <setvbuf+0x7c>
 80056dc:	6921      	ldr	r1, [r4, #16]
 80056de:	4638      	mov	r0, r7
 80056e0:	f000 fb70 	bl	8005dc4 <_free_r>
 80056e4:	89a3      	ldrh	r3, [r4, #12]
 80056e6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80056ea:	f023 0303 	bic.w	r3, r3, #3
 80056ee:	f1b8 0f02 	cmp.w	r8, #2
 80056f2:	81a3      	strh	r3, [r4, #12]
 80056f4:	d06c      	beq.n	80057d0 <setvbuf+0x168>
 80056f6:	ab01      	add	r3, sp, #4
 80056f8:	466a      	mov	r2, sp
 80056fa:	4621      	mov	r1, r4
 80056fc:	4638      	mov	r0, r7
 80056fe:	f000 faf3 	bl	8005ce8 <__swhatbuf_r>
 8005702:	89a3      	ldrh	r3, [r4, #12]
 8005704:	4318      	orrs	r0, r3
 8005706:	81a0      	strh	r0, [r4, #12]
 8005708:	2d00      	cmp	r5, #0
 800570a:	d130      	bne.n	800576e <setvbuf+0x106>
 800570c:	9d00      	ldr	r5, [sp, #0]
 800570e:	4628      	mov	r0, r5
 8005710:	f000 fb50 	bl	8005db4 <malloc>
 8005714:	4606      	mov	r6, r0
 8005716:	2800      	cmp	r0, #0
 8005718:	d155      	bne.n	80057c6 <setvbuf+0x15e>
 800571a:	f8dd 9000 	ldr.w	r9, [sp]
 800571e:	45a9      	cmp	r9, r5
 8005720:	d14a      	bne.n	80057b8 <setvbuf+0x150>
 8005722:	f04f 35ff 	mov.w	r5, #4294967295
 8005726:	2200      	movs	r2, #0
 8005728:	60a2      	str	r2, [r4, #8]
 800572a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800572e:	6022      	str	r2, [r4, #0]
 8005730:	6122      	str	r2, [r4, #16]
 8005732:	2201      	movs	r2, #1
 8005734:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005738:	6162      	str	r2, [r4, #20]
 800573a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800573c:	f043 0302 	orr.w	r3, r3, #2
 8005740:	07d2      	lsls	r2, r2, #31
 8005742:	81a3      	strh	r3, [r4, #12]
 8005744:	d405      	bmi.n	8005752 <setvbuf+0xea>
 8005746:	f413 7f00 	tst.w	r3, #512	; 0x200
 800574a:	d102      	bne.n	8005752 <setvbuf+0xea>
 800574c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800574e:	f000 faca 	bl	8005ce6 <__retarget_lock_release_recursive>
 8005752:	4628      	mov	r0, r5
 8005754:	b003      	add	sp, #12
 8005756:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800575a:	4b24      	ldr	r3, [pc, #144]	; (80057ec <setvbuf+0x184>)
 800575c:	429c      	cmp	r4, r3
 800575e:	d101      	bne.n	8005764 <setvbuf+0xfc>
 8005760:	68bc      	ldr	r4, [r7, #8]
 8005762:	e793      	b.n	800568c <setvbuf+0x24>
 8005764:	4b22      	ldr	r3, [pc, #136]	; (80057f0 <setvbuf+0x188>)
 8005766:	429c      	cmp	r4, r3
 8005768:	bf08      	it	eq
 800576a:	68fc      	ldreq	r4, [r7, #12]
 800576c:	e78e      	b.n	800568c <setvbuf+0x24>
 800576e:	2e00      	cmp	r6, #0
 8005770:	d0cd      	beq.n	800570e <setvbuf+0xa6>
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	b913      	cbnz	r3, 800577c <setvbuf+0x114>
 8005776:	4638      	mov	r0, r7
 8005778:	f000 fa16 	bl	8005ba8 <__sinit>
 800577c:	f1b8 0f01 	cmp.w	r8, #1
 8005780:	bf08      	it	eq
 8005782:	89a3      	ldrheq	r3, [r4, #12]
 8005784:	6026      	str	r6, [r4, #0]
 8005786:	bf04      	itt	eq
 8005788:	f043 0301 	orreq.w	r3, r3, #1
 800578c:	81a3      	strheq	r3, [r4, #12]
 800578e:	89a2      	ldrh	r2, [r4, #12]
 8005790:	f012 0308 	ands.w	r3, r2, #8
 8005794:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005798:	d01c      	beq.n	80057d4 <setvbuf+0x16c>
 800579a:	07d3      	lsls	r3, r2, #31
 800579c:	bf41      	itttt	mi
 800579e:	2300      	movmi	r3, #0
 80057a0:	426d      	negmi	r5, r5
 80057a2:	60a3      	strmi	r3, [r4, #8]
 80057a4:	61a5      	strmi	r5, [r4, #24]
 80057a6:	bf58      	it	pl
 80057a8:	60a5      	strpl	r5, [r4, #8]
 80057aa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80057ac:	f015 0501 	ands.w	r5, r5, #1
 80057b0:	d115      	bne.n	80057de <setvbuf+0x176>
 80057b2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80057b6:	e7c8      	b.n	800574a <setvbuf+0xe2>
 80057b8:	4648      	mov	r0, r9
 80057ba:	f000 fafb 	bl	8005db4 <malloc>
 80057be:	4606      	mov	r6, r0
 80057c0:	2800      	cmp	r0, #0
 80057c2:	d0ae      	beq.n	8005722 <setvbuf+0xba>
 80057c4:	464d      	mov	r5, r9
 80057c6:	89a3      	ldrh	r3, [r4, #12]
 80057c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057cc:	81a3      	strh	r3, [r4, #12]
 80057ce:	e7d0      	b.n	8005772 <setvbuf+0x10a>
 80057d0:	2500      	movs	r5, #0
 80057d2:	e7a8      	b.n	8005726 <setvbuf+0xbe>
 80057d4:	60a3      	str	r3, [r4, #8]
 80057d6:	e7e8      	b.n	80057aa <setvbuf+0x142>
 80057d8:	f04f 35ff 	mov.w	r5, #4294967295
 80057dc:	e7b9      	b.n	8005752 <setvbuf+0xea>
 80057de:	2500      	movs	r5, #0
 80057e0:	e7b7      	b.n	8005752 <setvbuf+0xea>
 80057e2:	bf00      	nop
 80057e4:	20000038 	.word	0x20000038
 80057e8:	080067a4 	.word	0x080067a4
 80057ec:	080067c4 	.word	0x080067c4
 80057f0:	08006784 	.word	0x08006784

080057f4 <__swbuf_r>:
 80057f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f6:	460e      	mov	r6, r1
 80057f8:	4614      	mov	r4, r2
 80057fa:	4605      	mov	r5, r0
 80057fc:	b118      	cbz	r0, 8005806 <__swbuf_r+0x12>
 80057fe:	6983      	ldr	r3, [r0, #24]
 8005800:	b90b      	cbnz	r3, 8005806 <__swbuf_r+0x12>
 8005802:	f000 f9d1 	bl	8005ba8 <__sinit>
 8005806:	4b21      	ldr	r3, [pc, #132]	; (800588c <__swbuf_r+0x98>)
 8005808:	429c      	cmp	r4, r3
 800580a:	d12b      	bne.n	8005864 <__swbuf_r+0x70>
 800580c:	686c      	ldr	r4, [r5, #4]
 800580e:	69a3      	ldr	r3, [r4, #24]
 8005810:	60a3      	str	r3, [r4, #8]
 8005812:	89a3      	ldrh	r3, [r4, #12]
 8005814:	071a      	lsls	r2, r3, #28
 8005816:	d52f      	bpl.n	8005878 <__swbuf_r+0x84>
 8005818:	6923      	ldr	r3, [r4, #16]
 800581a:	b36b      	cbz	r3, 8005878 <__swbuf_r+0x84>
 800581c:	6923      	ldr	r3, [r4, #16]
 800581e:	6820      	ldr	r0, [r4, #0]
 8005820:	1ac0      	subs	r0, r0, r3
 8005822:	6963      	ldr	r3, [r4, #20]
 8005824:	b2f6      	uxtb	r6, r6
 8005826:	4283      	cmp	r3, r0
 8005828:	4637      	mov	r7, r6
 800582a:	dc04      	bgt.n	8005836 <__swbuf_r+0x42>
 800582c:	4621      	mov	r1, r4
 800582e:	4628      	mov	r0, r5
 8005830:	f000 f926 	bl	8005a80 <_fflush_r>
 8005834:	bb30      	cbnz	r0, 8005884 <__swbuf_r+0x90>
 8005836:	68a3      	ldr	r3, [r4, #8]
 8005838:	3b01      	subs	r3, #1
 800583a:	60a3      	str	r3, [r4, #8]
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	1c5a      	adds	r2, r3, #1
 8005840:	6022      	str	r2, [r4, #0]
 8005842:	701e      	strb	r6, [r3, #0]
 8005844:	6963      	ldr	r3, [r4, #20]
 8005846:	3001      	adds	r0, #1
 8005848:	4283      	cmp	r3, r0
 800584a:	d004      	beq.n	8005856 <__swbuf_r+0x62>
 800584c:	89a3      	ldrh	r3, [r4, #12]
 800584e:	07db      	lsls	r3, r3, #31
 8005850:	d506      	bpl.n	8005860 <__swbuf_r+0x6c>
 8005852:	2e0a      	cmp	r6, #10
 8005854:	d104      	bne.n	8005860 <__swbuf_r+0x6c>
 8005856:	4621      	mov	r1, r4
 8005858:	4628      	mov	r0, r5
 800585a:	f000 f911 	bl	8005a80 <_fflush_r>
 800585e:	b988      	cbnz	r0, 8005884 <__swbuf_r+0x90>
 8005860:	4638      	mov	r0, r7
 8005862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005864:	4b0a      	ldr	r3, [pc, #40]	; (8005890 <__swbuf_r+0x9c>)
 8005866:	429c      	cmp	r4, r3
 8005868:	d101      	bne.n	800586e <__swbuf_r+0x7a>
 800586a:	68ac      	ldr	r4, [r5, #8]
 800586c:	e7cf      	b.n	800580e <__swbuf_r+0x1a>
 800586e:	4b09      	ldr	r3, [pc, #36]	; (8005894 <__swbuf_r+0xa0>)
 8005870:	429c      	cmp	r4, r3
 8005872:	bf08      	it	eq
 8005874:	68ec      	ldreq	r4, [r5, #12]
 8005876:	e7ca      	b.n	800580e <__swbuf_r+0x1a>
 8005878:	4621      	mov	r1, r4
 800587a:	4628      	mov	r0, r5
 800587c:	f000 f80c 	bl	8005898 <__swsetup_r>
 8005880:	2800      	cmp	r0, #0
 8005882:	d0cb      	beq.n	800581c <__swbuf_r+0x28>
 8005884:	f04f 37ff 	mov.w	r7, #4294967295
 8005888:	e7ea      	b.n	8005860 <__swbuf_r+0x6c>
 800588a:	bf00      	nop
 800588c:	080067a4 	.word	0x080067a4
 8005890:	080067c4 	.word	0x080067c4
 8005894:	08006784 	.word	0x08006784

08005898 <__swsetup_r>:
 8005898:	4b32      	ldr	r3, [pc, #200]	; (8005964 <__swsetup_r+0xcc>)
 800589a:	b570      	push	{r4, r5, r6, lr}
 800589c:	681d      	ldr	r5, [r3, #0]
 800589e:	4606      	mov	r6, r0
 80058a0:	460c      	mov	r4, r1
 80058a2:	b125      	cbz	r5, 80058ae <__swsetup_r+0x16>
 80058a4:	69ab      	ldr	r3, [r5, #24]
 80058a6:	b913      	cbnz	r3, 80058ae <__swsetup_r+0x16>
 80058a8:	4628      	mov	r0, r5
 80058aa:	f000 f97d 	bl	8005ba8 <__sinit>
 80058ae:	4b2e      	ldr	r3, [pc, #184]	; (8005968 <__swsetup_r+0xd0>)
 80058b0:	429c      	cmp	r4, r3
 80058b2:	d10f      	bne.n	80058d4 <__swsetup_r+0x3c>
 80058b4:	686c      	ldr	r4, [r5, #4]
 80058b6:	89a3      	ldrh	r3, [r4, #12]
 80058b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058bc:	0719      	lsls	r1, r3, #28
 80058be:	d42c      	bmi.n	800591a <__swsetup_r+0x82>
 80058c0:	06dd      	lsls	r5, r3, #27
 80058c2:	d411      	bmi.n	80058e8 <__swsetup_r+0x50>
 80058c4:	2309      	movs	r3, #9
 80058c6:	6033      	str	r3, [r6, #0]
 80058c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80058cc:	81a3      	strh	r3, [r4, #12]
 80058ce:	f04f 30ff 	mov.w	r0, #4294967295
 80058d2:	e03e      	b.n	8005952 <__swsetup_r+0xba>
 80058d4:	4b25      	ldr	r3, [pc, #148]	; (800596c <__swsetup_r+0xd4>)
 80058d6:	429c      	cmp	r4, r3
 80058d8:	d101      	bne.n	80058de <__swsetup_r+0x46>
 80058da:	68ac      	ldr	r4, [r5, #8]
 80058dc:	e7eb      	b.n	80058b6 <__swsetup_r+0x1e>
 80058de:	4b24      	ldr	r3, [pc, #144]	; (8005970 <__swsetup_r+0xd8>)
 80058e0:	429c      	cmp	r4, r3
 80058e2:	bf08      	it	eq
 80058e4:	68ec      	ldreq	r4, [r5, #12]
 80058e6:	e7e6      	b.n	80058b6 <__swsetup_r+0x1e>
 80058e8:	0758      	lsls	r0, r3, #29
 80058ea:	d512      	bpl.n	8005912 <__swsetup_r+0x7a>
 80058ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058ee:	b141      	cbz	r1, 8005902 <__swsetup_r+0x6a>
 80058f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058f4:	4299      	cmp	r1, r3
 80058f6:	d002      	beq.n	80058fe <__swsetup_r+0x66>
 80058f8:	4630      	mov	r0, r6
 80058fa:	f000 fa63 	bl	8005dc4 <_free_r>
 80058fe:	2300      	movs	r3, #0
 8005900:	6363      	str	r3, [r4, #52]	; 0x34
 8005902:	89a3      	ldrh	r3, [r4, #12]
 8005904:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005908:	81a3      	strh	r3, [r4, #12]
 800590a:	2300      	movs	r3, #0
 800590c:	6063      	str	r3, [r4, #4]
 800590e:	6923      	ldr	r3, [r4, #16]
 8005910:	6023      	str	r3, [r4, #0]
 8005912:	89a3      	ldrh	r3, [r4, #12]
 8005914:	f043 0308 	orr.w	r3, r3, #8
 8005918:	81a3      	strh	r3, [r4, #12]
 800591a:	6923      	ldr	r3, [r4, #16]
 800591c:	b94b      	cbnz	r3, 8005932 <__swsetup_r+0x9a>
 800591e:	89a3      	ldrh	r3, [r4, #12]
 8005920:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005924:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005928:	d003      	beq.n	8005932 <__swsetup_r+0x9a>
 800592a:	4621      	mov	r1, r4
 800592c:	4630      	mov	r0, r6
 800592e:	f000 fa01 	bl	8005d34 <__smakebuf_r>
 8005932:	89a0      	ldrh	r0, [r4, #12]
 8005934:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005938:	f010 0301 	ands.w	r3, r0, #1
 800593c:	d00a      	beq.n	8005954 <__swsetup_r+0xbc>
 800593e:	2300      	movs	r3, #0
 8005940:	60a3      	str	r3, [r4, #8]
 8005942:	6963      	ldr	r3, [r4, #20]
 8005944:	425b      	negs	r3, r3
 8005946:	61a3      	str	r3, [r4, #24]
 8005948:	6923      	ldr	r3, [r4, #16]
 800594a:	b943      	cbnz	r3, 800595e <__swsetup_r+0xc6>
 800594c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005950:	d1ba      	bne.n	80058c8 <__swsetup_r+0x30>
 8005952:	bd70      	pop	{r4, r5, r6, pc}
 8005954:	0781      	lsls	r1, r0, #30
 8005956:	bf58      	it	pl
 8005958:	6963      	ldrpl	r3, [r4, #20]
 800595a:	60a3      	str	r3, [r4, #8]
 800595c:	e7f4      	b.n	8005948 <__swsetup_r+0xb0>
 800595e:	2000      	movs	r0, #0
 8005960:	e7f7      	b.n	8005952 <__swsetup_r+0xba>
 8005962:	bf00      	nop
 8005964:	20000038 	.word	0x20000038
 8005968:	080067a4 	.word	0x080067a4
 800596c:	080067c4 	.word	0x080067c4
 8005970:	08006784 	.word	0x08006784

08005974 <__sflush_r>:
 8005974:	898a      	ldrh	r2, [r1, #12]
 8005976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800597a:	4605      	mov	r5, r0
 800597c:	0710      	lsls	r0, r2, #28
 800597e:	460c      	mov	r4, r1
 8005980:	d458      	bmi.n	8005a34 <__sflush_r+0xc0>
 8005982:	684b      	ldr	r3, [r1, #4]
 8005984:	2b00      	cmp	r3, #0
 8005986:	dc05      	bgt.n	8005994 <__sflush_r+0x20>
 8005988:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800598a:	2b00      	cmp	r3, #0
 800598c:	dc02      	bgt.n	8005994 <__sflush_r+0x20>
 800598e:	2000      	movs	r0, #0
 8005990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005994:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005996:	2e00      	cmp	r6, #0
 8005998:	d0f9      	beq.n	800598e <__sflush_r+0x1a>
 800599a:	2300      	movs	r3, #0
 800599c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80059a0:	682f      	ldr	r7, [r5, #0]
 80059a2:	602b      	str	r3, [r5, #0]
 80059a4:	d032      	beq.n	8005a0c <__sflush_r+0x98>
 80059a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80059a8:	89a3      	ldrh	r3, [r4, #12]
 80059aa:	075a      	lsls	r2, r3, #29
 80059ac:	d505      	bpl.n	80059ba <__sflush_r+0x46>
 80059ae:	6863      	ldr	r3, [r4, #4]
 80059b0:	1ac0      	subs	r0, r0, r3
 80059b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80059b4:	b10b      	cbz	r3, 80059ba <__sflush_r+0x46>
 80059b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80059b8:	1ac0      	subs	r0, r0, r3
 80059ba:	2300      	movs	r3, #0
 80059bc:	4602      	mov	r2, r0
 80059be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80059c0:	6a21      	ldr	r1, [r4, #32]
 80059c2:	4628      	mov	r0, r5
 80059c4:	47b0      	blx	r6
 80059c6:	1c43      	adds	r3, r0, #1
 80059c8:	89a3      	ldrh	r3, [r4, #12]
 80059ca:	d106      	bne.n	80059da <__sflush_r+0x66>
 80059cc:	6829      	ldr	r1, [r5, #0]
 80059ce:	291d      	cmp	r1, #29
 80059d0:	d82c      	bhi.n	8005a2c <__sflush_r+0xb8>
 80059d2:	4a2a      	ldr	r2, [pc, #168]	; (8005a7c <__sflush_r+0x108>)
 80059d4:	40ca      	lsrs	r2, r1
 80059d6:	07d6      	lsls	r6, r2, #31
 80059d8:	d528      	bpl.n	8005a2c <__sflush_r+0xb8>
 80059da:	2200      	movs	r2, #0
 80059dc:	6062      	str	r2, [r4, #4]
 80059de:	04d9      	lsls	r1, r3, #19
 80059e0:	6922      	ldr	r2, [r4, #16]
 80059e2:	6022      	str	r2, [r4, #0]
 80059e4:	d504      	bpl.n	80059f0 <__sflush_r+0x7c>
 80059e6:	1c42      	adds	r2, r0, #1
 80059e8:	d101      	bne.n	80059ee <__sflush_r+0x7a>
 80059ea:	682b      	ldr	r3, [r5, #0]
 80059ec:	b903      	cbnz	r3, 80059f0 <__sflush_r+0x7c>
 80059ee:	6560      	str	r0, [r4, #84]	; 0x54
 80059f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059f2:	602f      	str	r7, [r5, #0]
 80059f4:	2900      	cmp	r1, #0
 80059f6:	d0ca      	beq.n	800598e <__sflush_r+0x1a>
 80059f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80059fc:	4299      	cmp	r1, r3
 80059fe:	d002      	beq.n	8005a06 <__sflush_r+0x92>
 8005a00:	4628      	mov	r0, r5
 8005a02:	f000 f9df 	bl	8005dc4 <_free_r>
 8005a06:	2000      	movs	r0, #0
 8005a08:	6360      	str	r0, [r4, #52]	; 0x34
 8005a0a:	e7c1      	b.n	8005990 <__sflush_r+0x1c>
 8005a0c:	6a21      	ldr	r1, [r4, #32]
 8005a0e:	2301      	movs	r3, #1
 8005a10:	4628      	mov	r0, r5
 8005a12:	47b0      	blx	r6
 8005a14:	1c41      	adds	r1, r0, #1
 8005a16:	d1c7      	bne.n	80059a8 <__sflush_r+0x34>
 8005a18:	682b      	ldr	r3, [r5, #0]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d0c4      	beq.n	80059a8 <__sflush_r+0x34>
 8005a1e:	2b1d      	cmp	r3, #29
 8005a20:	d001      	beq.n	8005a26 <__sflush_r+0xb2>
 8005a22:	2b16      	cmp	r3, #22
 8005a24:	d101      	bne.n	8005a2a <__sflush_r+0xb6>
 8005a26:	602f      	str	r7, [r5, #0]
 8005a28:	e7b1      	b.n	800598e <__sflush_r+0x1a>
 8005a2a:	89a3      	ldrh	r3, [r4, #12]
 8005a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a30:	81a3      	strh	r3, [r4, #12]
 8005a32:	e7ad      	b.n	8005990 <__sflush_r+0x1c>
 8005a34:	690f      	ldr	r7, [r1, #16]
 8005a36:	2f00      	cmp	r7, #0
 8005a38:	d0a9      	beq.n	800598e <__sflush_r+0x1a>
 8005a3a:	0793      	lsls	r3, r2, #30
 8005a3c:	680e      	ldr	r6, [r1, #0]
 8005a3e:	bf08      	it	eq
 8005a40:	694b      	ldreq	r3, [r1, #20]
 8005a42:	600f      	str	r7, [r1, #0]
 8005a44:	bf18      	it	ne
 8005a46:	2300      	movne	r3, #0
 8005a48:	eba6 0807 	sub.w	r8, r6, r7
 8005a4c:	608b      	str	r3, [r1, #8]
 8005a4e:	f1b8 0f00 	cmp.w	r8, #0
 8005a52:	dd9c      	ble.n	800598e <__sflush_r+0x1a>
 8005a54:	6a21      	ldr	r1, [r4, #32]
 8005a56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005a58:	4643      	mov	r3, r8
 8005a5a:	463a      	mov	r2, r7
 8005a5c:	4628      	mov	r0, r5
 8005a5e:	47b0      	blx	r6
 8005a60:	2800      	cmp	r0, #0
 8005a62:	dc06      	bgt.n	8005a72 <__sflush_r+0xfe>
 8005a64:	89a3      	ldrh	r3, [r4, #12]
 8005a66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a6a:	81a3      	strh	r3, [r4, #12]
 8005a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a70:	e78e      	b.n	8005990 <__sflush_r+0x1c>
 8005a72:	4407      	add	r7, r0
 8005a74:	eba8 0800 	sub.w	r8, r8, r0
 8005a78:	e7e9      	b.n	8005a4e <__sflush_r+0xda>
 8005a7a:	bf00      	nop
 8005a7c:	20400001 	.word	0x20400001

08005a80 <_fflush_r>:
 8005a80:	b538      	push	{r3, r4, r5, lr}
 8005a82:	690b      	ldr	r3, [r1, #16]
 8005a84:	4605      	mov	r5, r0
 8005a86:	460c      	mov	r4, r1
 8005a88:	b913      	cbnz	r3, 8005a90 <_fflush_r+0x10>
 8005a8a:	2500      	movs	r5, #0
 8005a8c:	4628      	mov	r0, r5
 8005a8e:	bd38      	pop	{r3, r4, r5, pc}
 8005a90:	b118      	cbz	r0, 8005a9a <_fflush_r+0x1a>
 8005a92:	6983      	ldr	r3, [r0, #24]
 8005a94:	b90b      	cbnz	r3, 8005a9a <_fflush_r+0x1a>
 8005a96:	f000 f887 	bl	8005ba8 <__sinit>
 8005a9a:	4b14      	ldr	r3, [pc, #80]	; (8005aec <_fflush_r+0x6c>)
 8005a9c:	429c      	cmp	r4, r3
 8005a9e:	d11b      	bne.n	8005ad8 <_fflush_r+0x58>
 8005aa0:	686c      	ldr	r4, [r5, #4]
 8005aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d0ef      	beq.n	8005a8a <_fflush_r+0xa>
 8005aaa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005aac:	07d0      	lsls	r0, r2, #31
 8005aae:	d404      	bmi.n	8005aba <_fflush_r+0x3a>
 8005ab0:	0599      	lsls	r1, r3, #22
 8005ab2:	d402      	bmi.n	8005aba <_fflush_r+0x3a>
 8005ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ab6:	f000 f915 	bl	8005ce4 <__retarget_lock_acquire_recursive>
 8005aba:	4628      	mov	r0, r5
 8005abc:	4621      	mov	r1, r4
 8005abe:	f7ff ff59 	bl	8005974 <__sflush_r>
 8005ac2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ac4:	07da      	lsls	r2, r3, #31
 8005ac6:	4605      	mov	r5, r0
 8005ac8:	d4e0      	bmi.n	8005a8c <_fflush_r+0xc>
 8005aca:	89a3      	ldrh	r3, [r4, #12]
 8005acc:	059b      	lsls	r3, r3, #22
 8005ace:	d4dd      	bmi.n	8005a8c <_fflush_r+0xc>
 8005ad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ad2:	f000 f908 	bl	8005ce6 <__retarget_lock_release_recursive>
 8005ad6:	e7d9      	b.n	8005a8c <_fflush_r+0xc>
 8005ad8:	4b05      	ldr	r3, [pc, #20]	; (8005af0 <_fflush_r+0x70>)
 8005ada:	429c      	cmp	r4, r3
 8005adc:	d101      	bne.n	8005ae2 <_fflush_r+0x62>
 8005ade:	68ac      	ldr	r4, [r5, #8]
 8005ae0:	e7df      	b.n	8005aa2 <_fflush_r+0x22>
 8005ae2:	4b04      	ldr	r3, [pc, #16]	; (8005af4 <_fflush_r+0x74>)
 8005ae4:	429c      	cmp	r4, r3
 8005ae6:	bf08      	it	eq
 8005ae8:	68ec      	ldreq	r4, [r5, #12]
 8005aea:	e7da      	b.n	8005aa2 <_fflush_r+0x22>
 8005aec:	080067a4 	.word	0x080067a4
 8005af0:	080067c4 	.word	0x080067c4
 8005af4:	08006784 	.word	0x08006784

08005af8 <std>:
 8005af8:	2300      	movs	r3, #0
 8005afa:	b510      	push	{r4, lr}
 8005afc:	4604      	mov	r4, r0
 8005afe:	e9c0 3300 	strd	r3, r3, [r0]
 8005b02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b06:	6083      	str	r3, [r0, #8]
 8005b08:	8181      	strh	r1, [r0, #12]
 8005b0a:	6643      	str	r3, [r0, #100]	; 0x64
 8005b0c:	81c2      	strh	r2, [r0, #14]
 8005b0e:	6183      	str	r3, [r0, #24]
 8005b10:	4619      	mov	r1, r3
 8005b12:	2208      	movs	r2, #8
 8005b14:	305c      	adds	r0, #92	; 0x5c
 8005b16:	f7ff fd09 	bl	800552c <memset>
 8005b1a:	4b05      	ldr	r3, [pc, #20]	; (8005b30 <std+0x38>)
 8005b1c:	6263      	str	r3, [r4, #36]	; 0x24
 8005b1e:	4b05      	ldr	r3, [pc, #20]	; (8005b34 <std+0x3c>)
 8005b20:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b22:	4b05      	ldr	r3, [pc, #20]	; (8005b38 <std+0x40>)
 8005b24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b26:	4b05      	ldr	r3, [pc, #20]	; (8005b3c <std+0x44>)
 8005b28:	6224      	str	r4, [r4, #32]
 8005b2a:	6323      	str	r3, [r4, #48]	; 0x30
 8005b2c:	bd10      	pop	{r4, pc}
 8005b2e:	bf00      	nop
 8005b30:	08006581 	.word	0x08006581
 8005b34:	080065a3 	.word	0x080065a3
 8005b38:	080065db 	.word	0x080065db
 8005b3c:	080065ff 	.word	0x080065ff

08005b40 <_cleanup_r>:
 8005b40:	4901      	ldr	r1, [pc, #4]	; (8005b48 <_cleanup_r+0x8>)
 8005b42:	f000 b8af 	b.w	8005ca4 <_fwalk_reent>
 8005b46:	bf00      	nop
 8005b48:	08005a81 	.word	0x08005a81

08005b4c <__sfmoreglue>:
 8005b4c:	b570      	push	{r4, r5, r6, lr}
 8005b4e:	2268      	movs	r2, #104	; 0x68
 8005b50:	1e4d      	subs	r5, r1, #1
 8005b52:	4355      	muls	r5, r2
 8005b54:	460e      	mov	r6, r1
 8005b56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005b5a:	f000 f99f 	bl	8005e9c <_malloc_r>
 8005b5e:	4604      	mov	r4, r0
 8005b60:	b140      	cbz	r0, 8005b74 <__sfmoreglue+0x28>
 8005b62:	2100      	movs	r1, #0
 8005b64:	e9c0 1600 	strd	r1, r6, [r0]
 8005b68:	300c      	adds	r0, #12
 8005b6a:	60a0      	str	r0, [r4, #8]
 8005b6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005b70:	f7ff fcdc 	bl	800552c <memset>
 8005b74:	4620      	mov	r0, r4
 8005b76:	bd70      	pop	{r4, r5, r6, pc}

08005b78 <__sfp_lock_acquire>:
 8005b78:	4801      	ldr	r0, [pc, #4]	; (8005b80 <__sfp_lock_acquire+0x8>)
 8005b7a:	f000 b8b3 	b.w	8005ce4 <__retarget_lock_acquire_recursive>
 8005b7e:	bf00      	nop
 8005b80:	20000279 	.word	0x20000279

08005b84 <__sfp_lock_release>:
 8005b84:	4801      	ldr	r0, [pc, #4]	; (8005b8c <__sfp_lock_release+0x8>)
 8005b86:	f000 b8ae 	b.w	8005ce6 <__retarget_lock_release_recursive>
 8005b8a:	bf00      	nop
 8005b8c:	20000279 	.word	0x20000279

08005b90 <__sinit_lock_acquire>:
 8005b90:	4801      	ldr	r0, [pc, #4]	; (8005b98 <__sinit_lock_acquire+0x8>)
 8005b92:	f000 b8a7 	b.w	8005ce4 <__retarget_lock_acquire_recursive>
 8005b96:	bf00      	nop
 8005b98:	2000027a 	.word	0x2000027a

08005b9c <__sinit_lock_release>:
 8005b9c:	4801      	ldr	r0, [pc, #4]	; (8005ba4 <__sinit_lock_release+0x8>)
 8005b9e:	f000 b8a2 	b.w	8005ce6 <__retarget_lock_release_recursive>
 8005ba2:	bf00      	nop
 8005ba4:	2000027a 	.word	0x2000027a

08005ba8 <__sinit>:
 8005ba8:	b510      	push	{r4, lr}
 8005baa:	4604      	mov	r4, r0
 8005bac:	f7ff fff0 	bl	8005b90 <__sinit_lock_acquire>
 8005bb0:	69a3      	ldr	r3, [r4, #24]
 8005bb2:	b11b      	cbz	r3, 8005bbc <__sinit+0x14>
 8005bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bb8:	f7ff bff0 	b.w	8005b9c <__sinit_lock_release>
 8005bbc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005bc0:	6523      	str	r3, [r4, #80]	; 0x50
 8005bc2:	4b13      	ldr	r3, [pc, #76]	; (8005c10 <__sinit+0x68>)
 8005bc4:	4a13      	ldr	r2, [pc, #76]	; (8005c14 <__sinit+0x6c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	62a2      	str	r2, [r4, #40]	; 0x28
 8005bca:	42a3      	cmp	r3, r4
 8005bcc:	bf04      	itt	eq
 8005bce:	2301      	moveq	r3, #1
 8005bd0:	61a3      	streq	r3, [r4, #24]
 8005bd2:	4620      	mov	r0, r4
 8005bd4:	f000 f820 	bl	8005c18 <__sfp>
 8005bd8:	6060      	str	r0, [r4, #4]
 8005bda:	4620      	mov	r0, r4
 8005bdc:	f000 f81c 	bl	8005c18 <__sfp>
 8005be0:	60a0      	str	r0, [r4, #8]
 8005be2:	4620      	mov	r0, r4
 8005be4:	f000 f818 	bl	8005c18 <__sfp>
 8005be8:	2200      	movs	r2, #0
 8005bea:	60e0      	str	r0, [r4, #12]
 8005bec:	2104      	movs	r1, #4
 8005bee:	6860      	ldr	r0, [r4, #4]
 8005bf0:	f7ff ff82 	bl	8005af8 <std>
 8005bf4:	68a0      	ldr	r0, [r4, #8]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	2109      	movs	r1, #9
 8005bfa:	f7ff ff7d 	bl	8005af8 <std>
 8005bfe:	68e0      	ldr	r0, [r4, #12]
 8005c00:	2202      	movs	r2, #2
 8005c02:	2112      	movs	r1, #18
 8005c04:	f7ff ff78 	bl	8005af8 <std>
 8005c08:	2301      	movs	r3, #1
 8005c0a:	61a3      	str	r3, [r4, #24]
 8005c0c:	e7d2      	b.n	8005bb4 <__sinit+0xc>
 8005c0e:	bf00      	nop
 8005c10:	08006780 	.word	0x08006780
 8005c14:	08005b41 	.word	0x08005b41

08005c18 <__sfp>:
 8005c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1a:	4607      	mov	r7, r0
 8005c1c:	f7ff ffac 	bl	8005b78 <__sfp_lock_acquire>
 8005c20:	4b1e      	ldr	r3, [pc, #120]	; (8005c9c <__sfp+0x84>)
 8005c22:	681e      	ldr	r6, [r3, #0]
 8005c24:	69b3      	ldr	r3, [r6, #24]
 8005c26:	b913      	cbnz	r3, 8005c2e <__sfp+0x16>
 8005c28:	4630      	mov	r0, r6
 8005c2a:	f7ff ffbd 	bl	8005ba8 <__sinit>
 8005c2e:	3648      	adds	r6, #72	; 0x48
 8005c30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005c34:	3b01      	subs	r3, #1
 8005c36:	d503      	bpl.n	8005c40 <__sfp+0x28>
 8005c38:	6833      	ldr	r3, [r6, #0]
 8005c3a:	b30b      	cbz	r3, 8005c80 <__sfp+0x68>
 8005c3c:	6836      	ldr	r6, [r6, #0]
 8005c3e:	e7f7      	b.n	8005c30 <__sfp+0x18>
 8005c40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005c44:	b9d5      	cbnz	r5, 8005c7c <__sfp+0x64>
 8005c46:	4b16      	ldr	r3, [pc, #88]	; (8005ca0 <__sfp+0x88>)
 8005c48:	60e3      	str	r3, [r4, #12]
 8005c4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005c4e:	6665      	str	r5, [r4, #100]	; 0x64
 8005c50:	f000 f847 	bl	8005ce2 <__retarget_lock_init_recursive>
 8005c54:	f7ff ff96 	bl	8005b84 <__sfp_lock_release>
 8005c58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005c5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005c60:	6025      	str	r5, [r4, #0]
 8005c62:	61a5      	str	r5, [r4, #24]
 8005c64:	2208      	movs	r2, #8
 8005c66:	4629      	mov	r1, r5
 8005c68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005c6c:	f7ff fc5e 	bl	800552c <memset>
 8005c70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005c74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005c78:	4620      	mov	r0, r4
 8005c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c7c:	3468      	adds	r4, #104	; 0x68
 8005c7e:	e7d9      	b.n	8005c34 <__sfp+0x1c>
 8005c80:	2104      	movs	r1, #4
 8005c82:	4638      	mov	r0, r7
 8005c84:	f7ff ff62 	bl	8005b4c <__sfmoreglue>
 8005c88:	4604      	mov	r4, r0
 8005c8a:	6030      	str	r0, [r6, #0]
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	d1d5      	bne.n	8005c3c <__sfp+0x24>
 8005c90:	f7ff ff78 	bl	8005b84 <__sfp_lock_release>
 8005c94:	230c      	movs	r3, #12
 8005c96:	603b      	str	r3, [r7, #0]
 8005c98:	e7ee      	b.n	8005c78 <__sfp+0x60>
 8005c9a:	bf00      	nop
 8005c9c:	08006780 	.word	0x08006780
 8005ca0:	ffff0001 	.word	0xffff0001

08005ca4 <_fwalk_reent>:
 8005ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ca8:	4606      	mov	r6, r0
 8005caa:	4688      	mov	r8, r1
 8005cac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005cb0:	2700      	movs	r7, #0
 8005cb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005cb6:	f1b9 0901 	subs.w	r9, r9, #1
 8005cba:	d505      	bpl.n	8005cc8 <_fwalk_reent+0x24>
 8005cbc:	6824      	ldr	r4, [r4, #0]
 8005cbe:	2c00      	cmp	r4, #0
 8005cc0:	d1f7      	bne.n	8005cb2 <_fwalk_reent+0xe>
 8005cc2:	4638      	mov	r0, r7
 8005cc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cc8:	89ab      	ldrh	r3, [r5, #12]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d907      	bls.n	8005cde <_fwalk_reent+0x3a>
 8005cce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	d003      	beq.n	8005cde <_fwalk_reent+0x3a>
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	4630      	mov	r0, r6
 8005cda:	47c0      	blx	r8
 8005cdc:	4307      	orrs	r7, r0
 8005cde:	3568      	adds	r5, #104	; 0x68
 8005ce0:	e7e9      	b.n	8005cb6 <_fwalk_reent+0x12>

08005ce2 <__retarget_lock_init_recursive>:
 8005ce2:	4770      	bx	lr

08005ce4 <__retarget_lock_acquire_recursive>:
 8005ce4:	4770      	bx	lr

08005ce6 <__retarget_lock_release_recursive>:
 8005ce6:	4770      	bx	lr

08005ce8 <__swhatbuf_r>:
 8005ce8:	b570      	push	{r4, r5, r6, lr}
 8005cea:	460e      	mov	r6, r1
 8005cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cf0:	2900      	cmp	r1, #0
 8005cf2:	b096      	sub	sp, #88	; 0x58
 8005cf4:	4614      	mov	r4, r2
 8005cf6:	461d      	mov	r5, r3
 8005cf8:	da08      	bge.n	8005d0c <__swhatbuf_r+0x24>
 8005cfa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	602a      	str	r2, [r5, #0]
 8005d02:	061a      	lsls	r2, r3, #24
 8005d04:	d410      	bmi.n	8005d28 <__swhatbuf_r+0x40>
 8005d06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d0a:	e00e      	b.n	8005d2a <__swhatbuf_r+0x42>
 8005d0c:	466a      	mov	r2, sp
 8005d0e:	f000 fc9d 	bl	800664c <_fstat_r>
 8005d12:	2800      	cmp	r0, #0
 8005d14:	dbf1      	blt.n	8005cfa <__swhatbuf_r+0x12>
 8005d16:	9a01      	ldr	r2, [sp, #4]
 8005d18:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005d1c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005d20:	425a      	negs	r2, r3
 8005d22:	415a      	adcs	r2, r3
 8005d24:	602a      	str	r2, [r5, #0]
 8005d26:	e7ee      	b.n	8005d06 <__swhatbuf_r+0x1e>
 8005d28:	2340      	movs	r3, #64	; 0x40
 8005d2a:	2000      	movs	r0, #0
 8005d2c:	6023      	str	r3, [r4, #0]
 8005d2e:	b016      	add	sp, #88	; 0x58
 8005d30:	bd70      	pop	{r4, r5, r6, pc}
	...

08005d34 <__smakebuf_r>:
 8005d34:	898b      	ldrh	r3, [r1, #12]
 8005d36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005d38:	079d      	lsls	r5, r3, #30
 8005d3a:	4606      	mov	r6, r0
 8005d3c:	460c      	mov	r4, r1
 8005d3e:	d507      	bpl.n	8005d50 <__smakebuf_r+0x1c>
 8005d40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005d44:	6023      	str	r3, [r4, #0]
 8005d46:	6123      	str	r3, [r4, #16]
 8005d48:	2301      	movs	r3, #1
 8005d4a:	6163      	str	r3, [r4, #20]
 8005d4c:	b002      	add	sp, #8
 8005d4e:	bd70      	pop	{r4, r5, r6, pc}
 8005d50:	ab01      	add	r3, sp, #4
 8005d52:	466a      	mov	r2, sp
 8005d54:	f7ff ffc8 	bl	8005ce8 <__swhatbuf_r>
 8005d58:	9900      	ldr	r1, [sp, #0]
 8005d5a:	4605      	mov	r5, r0
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	f000 f89d 	bl	8005e9c <_malloc_r>
 8005d62:	b948      	cbnz	r0, 8005d78 <__smakebuf_r+0x44>
 8005d64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d68:	059a      	lsls	r2, r3, #22
 8005d6a:	d4ef      	bmi.n	8005d4c <__smakebuf_r+0x18>
 8005d6c:	f023 0303 	bic.w	r3, r3, #3
 8005d70:	f043 0302 	orr.w	r3, r3, #2
 8005d74:	81a3      	strh	r3, [r4, #12]
 8005d76:	e7e3      	b.n	8005d40 <__smakebuf_r+0xc>
 8005d78:	4b0d      	ldr	r3, [pc, #52]	; (8005db0 <__smakebuf_r+0x7c>)
 8005d7a:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d7c:	89a3      	ldrh	r3, [r4, #12]
 8005d7e:	6020      	str	r0, [r4, #0]
 8005d80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d84:	81a3      	strh	r3, [r4, #12]
 8005d86:	9b00      	ldr	r3, [sp, #0]
 8005d88:	6163      	str	r3, [r4, #20]
 8005d8a:	9b01      	ldr	r3, [sp, #4]
 8005d8c:	6120      	str	r0, [r4, #16]
 8005d8e:	b15b      	cbz	r3, 8005da8 <__smakebuf_r+0x74>
 8005d90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d94:	4630      	mov	r0, r6
 8005d96:	f000 fc6b 	bl	8006670 <_isatty_r>
 8005d9a:	b128      	cbz	r0, 8005da8 <__smakebuf_r+0x74>
 8005d9c:	89a3      	ldrh	r3, [r4, #12]
 8005d9e:	f023 0303 	bic.w	r3, r3, #3
 8005da2:	f043 0301 	orr.w	r3, r3, #1
 8005da6:	81a3      	strh	r3, [r4, #12]
 8005da8:	89a0      	ldrh	r0, [r4, #12]
 8005daa:	4305      	orrs	r5, r0
 8005dac:	81a5      	strh	r5, [r4, #12]
 8005dae:	e7cd      	b.n	8005d4c <__smakebuf_r+0x18>
 8005db0:	08005b41 	.word	0x08005b41

08005db4 <malloc>:
 8005db4:	4b02      	ldr	r3, [pc, #8]	; (8005dc0 <malloc+0xc>)
 8005db6:	4601      	mov	r1, r0
 8005db8:	6818      	ldr	r0, [r3, #0]
 8005dba:	f000 b86f 	b.w	8005e9c <_malloc_r>
 8005dbe:	bf00      	nop
 8005dc0:	20000038 	.word	0x20000038

08005dc4 <_free_r>:
 8005dc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005dc6:	2900      	cmp	r1, #0
 8005dc8:	d044      	beq.n	8005e54 <_free_r+0x90>
 8005dca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dce:	9001      	str	r0, [sp, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f1a1 0404 	sub.w	r4, r1, #4
 8005dd6:	bfb8      	it	lt
 8005dd8:	18e4      	addlt	r4, r4, r3
 8005dda:	f000 fc6b 	bl	80066b4 <__malloc_lock>
 8005dde:	4a1e      	ldr	r2, [pc, #120]	; (8005e58 <_free_r+0x94>)
 8005de0:	9801      	ldr	r0, [sp, #4]
 8005de2:	6813      	ldr	r3, [r2, #0]
 8005de4:	b933      	cbnz	r3, 8005df4 <_free_r+0x30>
 8005de6:	6063      	str	r3, [r4, #4]
 8005de8:	6014      	str	r4, [r2, #0]
 8005dea:	b003      	add	sp, #12
 8005dec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005df0:	f000 bc66 	b.w	80066c0 <__malloc_unlock>
 8005df4:	42a3      	cmp	r3, r4
 8005df6:	d908      	bls.n	8005e0a <_free_r+0x46>
 8005df8:	6825      	ldr	r5, [r4, #0]
 8005dfa:	1961      	adds	r1, r4, r5
 8005dfc:	428b      	cmp	r3, r1
 8005dfe:	bf01      	itttt	eq
 8005e00:	6819      	ldreq	r1, [r3, #0]
 8005e02:	685b      	ldreq	r3, [r3, #4]
 8005e04:	1949      	addeq	r1, r1, r5
 8005e06:	6021      	streq	r1, [r4, #0]
 8005e08:	e7ed      	b.n	8005de6 <_free_r+0x22>
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	b10b      	cbz	r3, 8005e14 <_free_r+0x50>
 8005e10:	42a3      	cmp	r3, r4
 8005e12:	d9fa      	bls.n	8005e0a <_free_r+0x46>
 8005e14:	6811      	ldr	r1, [r2, #0]
 8005e16:	1855      	adds	r5, r2, r1
 8005e18:	42a5      	cmp	r5, r4
 8005e1a:	d10b      	bne.n	8005e34 <_free_r+0x70>
 8005e1c:	6824      	ldr	r4, [r4, #0]
 8005e1e:	4421      	add	r1, r4
 8005e20:	1854      	adds	r4, r2, r1
 8005e22:	42a3      	cmp	r3, r4
 8005e24:	6011      	str	r1, [r2, #0]
 8005e26:	d1e0      	bne.n	8005dea <_free_r+0x26>
 8005e28:	681c      	ldr	r4, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	6053      	str	r3, [r2, #4]
 8005e2e:	4421      	add	r1, r4
 8005e30:	6011      	str	r1, [r2, #0]
 8005e32:	e7da      	b.n	8005dea <_free_r+0x26>
 8005e34:	d902      	bls.n	8005e3c <_free_r+0x78>
 8005e36:	230c      	movs	r3, #12
 8005e38:	6003      	str	r3, [r0, #0]
 8005e3a:	e7d6      	b.n	8005dea <_free_r+0x26>
 8005e3c:	6825      	ldr	r5, [r4, #0]
 8005e3e:	1961      	adds	r1, r4, r5
 8005e40:	428b      	cmp	r3, r1
 8005e42:	bf04      	itt	eq
 8005e44:	6819      	ldreq	r1, [r3, #0]
 8005e46:	685b      	ldreq	r3, [r3, #4]
 8005e48:	6063      	str	r3, [r4, #4]
 8005e4a:	bf04      	itt	eq
 8005e4c:	1949      	addeq	r1, r1, r5
 8005e4e:	6021      	streq	r1, [r4, #0]
 8005e50:	6054      	str	r4, [r2, #4]
 8005e52:	e7ca      	b.n	8005dea <_free_r+0x26>
 8005e54:	b003      	add	sp, #12
 8005e56:	bd30      	pop	{r4, r5, pc}
 8005e58:	2000027c 	.word	0x2000027c

08005e5c <sbrk_aligned>:
 8005e5c:	b570      	push	{r4, r5, r6, lr}
 8005e5e:	4e0e      	ldr	r6, [pc, #56]	; (8005e98 <sbrk_aligned+0x3c>)
 8005e60:	460c      	mov	r4, r1
 8005e62:	6831      	ldr	r1, [r6, #0]
 8005e64:	4605      	mov	r5, r0
 8005e66:	b911      	cbnz	r1, 8005e6e <sbrk_aligned+0x12>
 8005e68:	f000 fb7a 	bl	8006560 <_sbrk_r>
 8005e6c:	6030      	str	r0, [r6, #0]
 8005e6e:	4621      	mov	r1, r4
 8005e70:	4628      	mov	r0, r5
 8005e72:	f000 fb75 	bl	8006560 <_sbrk_r>
 8005e76:	1c43      	adds	r3, r0, #1
 8005e78:	d00a      	beq.n	8005e90 <sbrk_aligned+0x34>
 8005e7a:	1cc4      	adds	r4, r0, #3
 8005e7c:	f024 0403 	bic.w	r4, r4, #3
 8005e80:	42a0      	cmp	r0, r4
 8005e82:	d007      	beq.n	8005e94 <sbrk_aligned+0x38>
 8005e84:	1a21      	subs	r1, r4, r0
 8005e86:	4628      	mov	r0, r5
 8005e88:	f000 fb6a 	bl	8006560 <_sbrk_r>
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	d101      	bne.n	8005e94 <sbrk_aligned+0x38>
 8005e90:	f04f 34ff 	mov.w	r4, #4294967295
 8005e94:	4620      	mov	r0, r4
 8005e96:	bd70      	pop	{r4, r5, r6, pc}
 8005e98:	20000280 	.word	0x20000280

08005e9c <_malloc_r>:
 8005e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ea0:	1ccd      	adds	r5, r1, #3
 8005ea2:	f025 0503 	bic.w	r5, r5, #3
 8005ea6:	3508      	adds	r5, #8
 8005ea8:	2d0c      	cmp	r5, #12
 8005eaa:	bf38      	it	cc
 8005eac:	250c      	movcc	r5, #12
 8005eae:	2d00      	cmp	r5, #0
 8005eb0:	4607      	mov	r7, r0
 8005eb2:	db01      	blt.n	8005eb8 <_malloc_r+0x1c>
 8005eb4:	42a9      	cmp	r1, r5
 8005eb6:	d905      	bls.n	8005ec4 <_malloc_r+0x28>
 8005eb8:	230c      	movs	r3, #12
 8005eba:	603b      	str	r3, [r7, #0]
 8005ebc:	2600      	movs	r6, #0
 8005ebe:	4630      	mov	r0, r6
 8005ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ec4:	4e2e      	ldr	r6, [pc, #184]	; (8005f80 <_malloc_r+0xe4>)
 8005ec6:	f000 fbf5 	bl	80066b4 <__malloc_lock>
 8005eca:	6833      	ldr	r3, [r6, #0]
 8005ecc:	461c      	mov	r4, r3
 8005ece:	bb34      	cbnz	r4, 8005f1e <_malloc_r+0x82>
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	4638      	mov	r0, r7
 8005ed4:	f7ff ffc2 	bl	8005e5c <sbrk_aligned>
 8005ed8:	1c43      	adds	r3, r0, #1
 8005eda:	4604      	mov	r4, r0
 8005edc:	d14d      	bne.n	8005f7a <_malloc_r+0xde>
 8005ede:	6834      	ldr	r4, [r6, #0]
 8005ee0:	4626      	mov	r6, r4
 8005ee2:	2e00      	cmp	r6, #0
 8005ee4:	d140      	bne.n	8005f68 <_malloc_r+0xcc>
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	4631      	mov	r1, r6
 8005eea:	4638      	mov	r0, r7
 8005eec:	eb04 0803 	add.w	r8, r4, r3
 8005ef0:	f000 fb36 	bl	8006560 <_sbrk_r>
 8005ef4:	4580      	cmp	r8, r0
 8005ef6:	d13a      	bne.n	8005f6e <_malloc_r+0xd2>
 8005ef8:	6821      	ldr	r1, [r4, #0]
 8005efa:	3503      	adds	r5, #3
 8005efc:	1a6d      	subs	r5, r5, r1
 8005efe:	f025 0503 	bic.w	r5, r5, #3
 8005f02:	3508      	adds	r5, #8
 8005f04:	2d0c      	cmp	r5, #12
 8005f06:	bf38      	it	cc
 8005f08:	250c      	movcc	r5, #12
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	4638      	mov	r0, r7
 8005f0e:	f7ff ffa5 	bl	8005e5c <sbrk_aligned>
 8005f12:	3001      	adds	r0, #1
 8005f14:	d02b      	beq.n	8005f6e <_malloc_r+0xd2>
 8005f16:	6823      	ldr	r3, [r4, #0]
 8005f18:	442b      	add	r3, r5
 8005f1a:	6023      	str	r3, [r4, #0]
 8005f1c:	e00e      	b.n	8005f3c <_malloc_r+0xa0>
 8005f1e:	6822      	ldr	r2, [r4, #0]
 8005f20:	1b52      	subs	r2, r2, r5
 8005f22:	d41e      	bmi.n	8005f62 <_malloc_r+0xc6>
 8005f24:	2a0b      	cmp	r2, #11
 8005f26:	d916      	bls.n	8005f56 <_malloc_r+0xba>
 8005f28:	1961      	adds	r1, r4, r5
 8005f2a:	42a3      	cmp	r3, r4
 8005f2c:	6025      	str	r5, [r4, #0]
 8005f2e:	bf18      	it	ne
 8005f30:	6059      	strne	r1, [r3, #4]
 8005f32:	6863      	ldr	r3, [r4, #4]
 8005f34:	bf08      	it	eq
 8005f36:	6031      	streq	r1, [r6, #0]
 8005f38:	5162      	str	r2, [r4, r5]
 8005f3a:	604b      	str	r3, [r1, #4]
 8005f3c:	4638      	mov	r0, r7
 8005f3e:	f104 060b 	add.w	r6, r4, #11
 8005f42:	f000 fbbd 	bl	80066c0 <__malloc_unlock>
 8005f46:	f026 0607 	bic.w	r6, r6, #7
 8005f4a:	1d23      	adds	r3, r4, #4
 8005f4c:	1af2      	subs	r2, r6, r3
 8005f4e:	d0b6      	beq.n	8005ebe <_malloc_r+0x22>
 8005f50:	1b9b      	subs	r3, r3, r6
 8005f52:	50a3      	str	r3, [r4, r2]
 8005f54:	e7b3      	b.n	8005ebe <_malloc_r+0x22>
 8005f56:	6862      	ldr	r2, [r4, #4]
 8005f58:	42a3      	cmp	r3, r4
 8005f5a:	bf0c      	ite	eq
 8005f5c:	6032      	streq	r2, [r6, #0]
 8005f5e:	605a      	strne	r2, [r3, #4]
 8005f60:	e7ec      	b.n	8005f3c <_malloc_r+0xa0>
 8005f62:	4623      	mov	r3, r4
 8005f64:	6864      	ldr	r4, [r4, #4]
 8005f66:	e7b2      	b.n	8005ece <_malloc_r+0x32>
 8005f68:	4634      	mov	r4, r6
 8005f6a:	6876      	ldr	r6, [r6, #4]
 8005f6c:	e7b9      	b.n	8005ee2 <_malloc_r+0x46>
 8005f6e:	230c      	movs	r3, #12
 8005f70:	603b      	str	r3, [r7, #0]
 8005f72:	4638      	mov	r0, r7
 8005f74:	f000 fba4 	bl	80066c0 <__malloc_unlock>
 8005f78:	e7a1      	b.n	8005ebe <_malloc_r+0x22>
 8005f7a:	6025      	str	r5, [r4, #0]
 8005f7c:	e7de      	b.n	8005f3c <_malloc_r+0xa0>
 8005f7e:	bf00      	nop
 8005f80:	2000027c 	.word	0x2000027c

08005f84 <__sfputc_r>:
 8005f84:	6893      	ldr	r3, [r2, #8]
 8005f86:	3b01      	subs	r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	b410      	push	{r4}
 8005f8c:	6093      	str	r3, [r2, #8]
 8005f8e:	da08      	bge.n	8005fa2 <__sfputc_r+0x1e>
 8005f90:	6994      	ldr	r4, [r2, #24]
 8005f92:	42a3      	cmp	r3, r4
 8005f94:	db01      	blt.n	8005f9a <__sfputc_r+0x16>
 8005f96:	290a      	cmp	r1, #10
 8005f98:	d103      	bne.n	8005fa2 <__sfputc_r+0x1e>
 8005f9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f9e:	f7ff bc29 	b.w	80057f4 <__swbuf_r>
 8005fa2:	6813      	ldr	r3, [r2, #0]
 8005fa4:	1c58      	adds	r0, r3, #1
 8005fa6:	6010      	str	r0, [r2, #0]
 8005fa8:	7019      	strb	r1, [r3, #0]
 8005faa:	4608      	mov	r0, r1
 8005fac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fb0:	4770      	bx	lr

08005fb2 <__sfputs_r>:
 8005fb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fb4:	4606      	mov	r6, r0
 8005fb6:	460f      	mov	r7, r1
 8005fb8:	4614      	mov	r4, r2
 8005fba:	18d5      	adds	r5, r2, r3
 8005fbc:	42ac      	cmp	r4, r5
 8005fbe:	d101      	bne.n	8005fc4 <__sfputs_r+0x12>
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	e007      	b.n	8005fd4 <__sfputs_r+0x22>
 8005fc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fc8:	463a      	mov	r2, r7
 8005fca:	4630      	mov	r0, r6
 8005fcc:	f7ff ffda 	bl	8005f84 <__sfputc_r>
 8005fd0:	1c43      	adds	r3, r0, #1
 8005fd2:	d1f3      	bne.n	8005fbc <__sfputs_r+0xa>
 8005fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fd8 <_vfiprintf_r>:
 8005fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fdc:	460d      	mov	r5, r1
 8005fde:	b09d      	sub	sp, #116	; 0x74
 8005fe0:	4614      	mov	r4, r2
 8005fe2:	4698      	mov	r8, r3
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	b118      	cbz	r0, 8005ff0 <_vfiprintf_r+0x18>
 8005fe8:	6983      	ldr	r3, [r0, #24]
 8005fea:	b90b      	cbnz	r3, 8005ff0 <_vfiprintf_r+0x18>
 8005fec:	f7ff fddc 	bl	8005ba8 <__sinit>
 8005ff0:	4b89      	ldr	r3, [pc, #548]	; (8006218 <_vfiprintf_r+0x240>)
 8005ff2:	429d      	cmp	r5, r3
 8005ff4:	d11b      	bne.n	800602e <_vfiprintf_r+0x56>
 8005ff6:	6875      	ldr	r5, [r6, #4]
 8005ff8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ffa:	07d9      	lsls	r1, r3, #31
 8005ffc:	d405      	bmi.n	800600a <_vfiprintf_r+0x32>
 8005ffe:	89ab      	ldrh	r3, [r5, #12]
 8006000:	059a      	lsls	r2, r3, #22
 8006002:	d402      	bmi.n	800600a <_vfiprintf_r+0x32>
 8006004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006006:	f7ff fe6d 	bl	8005ce4 <__retarget_lock_acquire_recursive>
 800600a:	89ab      	ldrh	r3, [r5, #12]
 800600c:	071b      	lsls	r3, r3, #28
 800600e:	d501      	bpl.n	8006014 <_vfiprintf_r+0x3c>
 8006010:	692b      	ldr	r3, [r5, #16]
 8006012:	b9eb      	cbnz	r3, 8006050 <_vfiprintf_r+0x78>
 8006014:	4629      	mov	r1, r5
 8006016:	4630      	mov	r0, r6
 8006018:	f7ff fc3e 	bl	8005898 <__swsetup_r>
 800601c:	b1c0      	cbz	r0, 8006050 <_vfiprintf_r+0x78>
 800601e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006020:	07dc      	lsls	r4, r3, #31
 8006022:	d50e      	bpl.n	8006042 <_vfiprintf_r+0x6a>
 8006024:	f04f 30ff 	mov.w	r0, #4294967295
 8006028:	b01d      	add	sp, #116	; 0x74
 800602a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800602e:	4b7b      	ldr	r3, [pc, #492]	; (800621c <_vfiprintf_r+0x244>)
 8006030:	429d      	cmp	r5, r3
 8006032:	d101      	bne.n	8006038 <_vfiprintf_r+0x60>
 8006034:	68b5      	ldr	r5, [r6, #8]
 8006036:	e7df      	b.n	8005ff8 <_vfiprintf_r+0x20>
 8006038:	4b79      	ldr	r3, [pc, #484]	; (8006220 <_vfiprintf_r+0x248>)
 800603a:	429d      	cmp	r5, r3
 800603c:	bf08      	it	eq
 800603e:	68f5      	ldreq	r5, [r6, #12]
 8006040:	e7da      	b.n	8005ff8 <_vfiprintf_r+0x20>
 8006042:	89ab      	ldrh	r3, [r5, #12]
 8006044:	0598      	lsls	r0, r3, #22
 8006046:	d4ed      	bmi.n	8006024 <_vfiprintf_r+0x4c>
 8006048:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800604a:	f7ff fe4c 	bl	8005ce6 <__retarget_lock_release_recursive>
 800604e:	e7e9      	b.n	8006024 <_vfiprintf_r+0x4c>
 8006050:	2300      	movs	r3, #0
 8006052:	9309      	str	r3, [sp, #36]	; 0x24
 8006054:	2320      	movs	r3, #32
 8006056:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800605a:	f8cd 800c 	str.w	r8, [sp, #12]
 800605e:	2330      	movs	r3, #48	; 0x30
 8006060:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006224 <_vfiprintf_r+0x24c>
 8006064:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006068:	f04f 0901 	mov.w	r9, #1
 800606c:	4623      	mov	r3, r4
 800606e:	469a      	mov	sl, r3
 8006070:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006074:	b10a      	cbz	r2, 800607a <_vfiprintf_r+0xa2>
 8006076:	2a25      	cmp	r2, #37	; 0x25
 8006078:	d1f9      	bne.n	800606e <_vfiprintf_r+0x96>
 800607a:	ebba 0b04 	subs.w	fp, sl, r4
 800607e:	d00b      	beq.n	8006098 <_vfiprintf_r+0xc0>
 8006080:	465b      	mov	r3, fp
 8006082:	4622      	mov	r2, r4
 8006084:	4629      	mov	r1, r5
 8006086:	4630      	mov	r0, r6
 8006088:	f7ff ff93 	bl	8005fb2 <__sfputs_r>
 800608c:	3001      	adds	r0, #1
 800608e:	f000 80aa 	beq.w	80061e6 <_vfiprintf_r+0x20e>
 8006092:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006094:	445a      	add	r2, fp
 8006096:	9209      	str	r2, [sp, #36]	; 0x24
 8006098:	f89a 3000 	ldrb.w	r3, [sl]
 800609c:	2b00      	cmp	r3, #0
 800609e:	f000 80a2 	beq.w	80061e6 <_vfiprintf_r+0x20e>
 80060a2:	2300      	movs	r3, #0
 80060a4:	f04f 32ff 	mov.w	r2, #4294967295
 80060a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060ac:	f10a 0a01 	add.w	sl, sl, #1
 80060b0:	9304      	str	r3, [sp, #16]
 80060b2:	9307      	str	r3, [sp, #28]
 80060b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060b8:	931a      	str	r3, [sp, #104]	; 0x68
 80060ba:	4654      	mov	r4, sl
 80060bc:	2205      	movs	r2, #5
 80060be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060c2:	4858      	ldr	r0, [pc, #352]	; (8006224 <_vfiprintf_r+0x24c>)
 80060c4:	f7fa f8ac 	bl	8000220 <memchr>
 80060c8:	9a04      	ldr	r2, [sp, #16]
 80060ca:	b9d8      	cbnz	r0, 8006104 <_vfiprintf_r+0x12c>
 80060cc:	06d1      	lsls	r1, r2, #27
 80060ce:	bf44      	itt	mi
 80060d0:	2320      	movmi	r3, #32
 80060d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060d6:	0713      	lsls	r3, r2, #28
 80060d8:	bf44      	itt	mi
 80060da:	232b      	movmi	r3, #43	; 0x2b
 80060dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060e0:	f89a 3000 	ldrb.w	r3, [sl]
 80060e4:	2b2a      	cmp	r3, #42	; 0x2a
 80060e6:	d015      	beq.n	8006114 <_vfiprintf_r+0x13c>
 80060e8:	9a07      	ldr	r2, [sp, #28]
 80060ea:	4654      	mov	r4, sl
 80060ec:	2000      	movs	r0, #0
 80060ee:	f04f 0c0a 	mov.w	ip, #10
 80060f2:	4621      	mov	r1, r4
 80060f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060f8:	3b30      	subs	r3, #48	; 0x30
 80060fa:	2b09      	cmp	r3, #9
 80060fc:	d94e      	bls.n	800619c <_vfiprintf_r+0x1c4>
 80060fe:	b1b0      	cbz	r0, 800612e <_vfiprintf_r+0x156>
 8006100:	9207      	str	r2, [sp, #28]
 8006102:	e014      	b.n	800612e <_vfiprintf_r+0x156>
 8006104:	eba0 0308 	sub.w	r3, r0, r8
 8006108:	fa09 f303 	lsl.w	r3, r9, r3
 800610c:	4313      	orrs	r3, r2
 800610e:	9304      	str	r3, [sp, #16]
 8006110:	46a2      	mov	sl, r4
 8006112:	e7d2      	b.n	80060ba <_vfiprintf_r+0xe2>
 8006114:	9b03      	ldr	r3, [sp, #12]
 8006116:	1d19      	adds	r1, r3, #4
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	9103      	str	r1, [sp, #12]
 800611c:	2b00      	cmp	r3, #0
 800611e:	bfbb      	ittet	lt
 8006120:	425b      	neglt	r3, r3
 8006122:	f042 0202 	orrlt.w	r2, r2, #2
 8006126:	9307      	strge	r3, [sp, #28]
 8006128:	9307      	strlt	r3, [sp, #28]
 800612a:	bfb8      	it	lt
 800612c:	9204      	strlt	r2, [sp, #16]
 800612e:	7823      	ldrb	r3, [r4, #0]
 8006130:	2b2e      	cmp	r3, #46	; 0x2e
 8006132:	d10c      	bne.n	800614e <_vfiprintf_r+0x176>
 8006134:	7863      	ldrb	r3, [r4, #1]
 8006136:	2b2a      	cmp	r3, #42	; 0x2a
 8006138:	d135      	bne.n	80061a6 <_vfiprintf_r+0x1ce>
 800613a:	9b03      	ldr	r3, [sp, #12]
 800613c:	1d1a      	adds	r2, r3, #4
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	9203      	str	r2, [sp, #12]
 8006142:	2b00      	cmp	r3, #0
 8006144:	bfb8      	it	lt
 8006146:	f04f 33ff 	movlt.w	r3, #4294967295
 800614a:	3402      	adds	r4, #2
 800614c:	9305      	str	r3, [sp, #20]
 800614e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006234 <_vfiprintf_r+0x25c>
 8006152:	7821      	ldrb	r1, [r4, #0]
 8006154:	2203      	movs	r2, #3
 8006156:	4650      	mov	r0, sl
 8006158:	f7fa f862 	bl	8000220 <memchr>
 800615c:	b140      	cbz	r0, 8006170 <_vfiprintf_r+0x198>
 800615e:	2340      	movs	r3, #64	; 0x40
 8006160:	eba0 000a 	sub.w	r0, r0, sl
 8006164:	fa03 f000 	lsl.w	r0, r3, r0
 8006168:	9b04      	ldr	r3, [sp, #16]
 800616a:	4303      	orrs	r3, r0
 800616c:	3401      	adds	r4, #1
 800616e:	9304      	str	r3, [sp, #16]
 8006170:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006174:	482c      	ldr	r0, [pc, #176]	; (8006228 <_vfiprintf_r+0x250>)
 8006176:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800617a:	2206      	movs	r2, #6
 800617c:	f7fa f850 	bl	8000220 <memchr>
 8006180:	2800      	cmp	r0, #0
 8006182:	d03f      	beq.n	8006204 <_vfiprintf_r+0x22c>
 8006184:	4b29      	ldr	r3, [pc, #164]	; (800622c <_vfiprintf_r+0x254>)
 8006186:	bb1b      	cbnz	r3, 80061d0 <_vfiprintf_r+0x1f8>
 8006188:	9b03      	ldr	r3, [sp, #12]
 800618a:	3307      	adds	r3, #7
 800618c:	f023 0307 	bic.w	r3, r3, #7
 8006190:	3308      	adds	r3, #8
 8006192:	9303      	str	r3, [sp, #12]
 8006194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006196:	443b      	add	r3, r7
 8006198:	9309      	str	r3, [sp, #36]	; 0x24
 800619a:	e767      	b.n	800606c <_vfiprintf_r+0x94>
 800619c:	fb0c 3202 	mla	r2, ip, r2, r3
 80061a0:	460c      	mov	r4, r1
 80061a2:	2001      	movs	r0, #1
 80061a4:	e7a5      	b.n	80060f2 <_vfiprintf_r+0x11a>
 80061a6:	2300      	movs	r3, #0
 80061a8:	3401      	adds	r4, #1
 80061aa:	9305      	str	r3, [sp, #20]
 80061ac:	4619      	mov	r1, r3
 80061ae:	f04f 0c0a 	mov.w	ip, #10
 80061b2:	4620      	mov	r0, r4
 80061b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061b8:	3a30      	subs	r2, #48	; 0x30
 80061ba:	2a09      	cmp	r2, #9
 80061bc:	d903      	bls.n	80061c6 <_vfiprintf_r+0x1ee>
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d0c5      	beq.n	800614e <_vfiprintf_r+0x176>
 80061c2:	9105      	str	r1, [sp, #20]
 80061c4:	e7c3      	b.n	800614e <_vfiprintf_r+0x176>
 80061c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80061ca:	4604      	mov	r4, r0
 80061cc:	2301      	movs	r3, #1
 80061ce:	e7f0      	b.n	80061b2 <_vfiprintf_r+0x1da>
 80061d0:	ab03      	add	r3, sp, #12
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	462a      	mov	r2, r5
 80061d6:	4b16      	ldr	r3, [pc, #88]	; (8006230 <_vfiprintf_r+0x258>)
 80061d8:	a904      	add	r1, sp, #16
 80061da:	4630      	mov	r0, r6
 80061dc:	f3af 8000 	nop.w
 80061e0:	4607      	mov	r7, r0
 80061e2:	1c78      	adds	r0, r7, #1
 80061e4:	d1d6      	bne.n	8006194 <_vfiprintf_r+0x1bc>
 80061e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061e8:	07d9      	lsls	r1, r3, #31
 80061ea:	d405      	bmi.n	80061f8 <_vfiprintf_r+0x220>
 80061ec:	89ab      	ldrh	r3, [r5, #12]
 80061ee:	059a      	lsls	r2, r3, #22
 80061f0:	d402      	bmi.n	80061f8 <_vfiprintf_r+0x220>
 80061f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061f4:	f7ff fd77 	bl	8005ce6 <__retarget_lock_release_recursive>
 80061f8:	89ab      	ldrh	r3, [r5, #12]
 80061fa:	065b      	lsls	r3, r3, #25
 80061fc:	f53f af12 	bmi.w	8006024 <_vfiprintf_r+0x4c>
 8006200:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006202:	e711      	b.n	8006028 <_vfiprintf_r+0x50>
 8006204:	ab03      	add	r3, sp, #12
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	462a      	mov	r2, r5
 800620a:	4b09      	ldr	r3, [pc, #36]	; (8006230 <_vfiprintf_r+0x258>)
 800620c:	a904      	add	r1, sp, #16
 800620e:	4630      	mov	r0, r6
 8006210:	f000 f880 	bl	8006314 <_printf_i>
 8006214:	e7e4      	b.n	80061e0 <_vfiprintf_r+0x208>
 8006216:	bf00      	nop
 8006218:	080067a4 	.word	0x080067a4
 800621c:	080067c4 	.word	0x080067c4
 8006220:	08006784 	.word	0x08006784
 8006224:	080067e4 	.word	0x080067e4
 8006228:	080067ee 	.word	0x080067ee
 800622c:	00000000 	.word	0x00000000
 8006230:	08005fb3 	.word	0x08005fb3
 8006234:	080067ea 	.word	0x080067ea

08006238 <_printf_common>:
 8006238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800623c:	4616      	mov	r6, r2
 800623e:	4699      	mov	r9, r3
 8006240:	688a      	ldr	r2, [r1, #8]
 8006242:	690b      	ldr	r3, [r1, #16]
 8006244:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006248:	4293      	cmp	r3, r2
 800624a:	bfb8      	it	lt
 800624c:	4613      	movlt	r3, r2
 800624e:	6033      	str	r3, [r6, #0]
 8006250:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006254:	4607      	mov	r7, r0
 8006256:	460c      	mov	r4, r1
 8006258:	b10a      	cbz	r2, 800625e <_printf_common+0x26>
 800625a:	3301      	adds	r3, #1
 800625c:	6033      	str	r3, [r6, #0]
 800625e:	6823      	ldr	r3, [r4, #0]
 8006260:	0699      	lsls	r1, r3, #26
 8006262:	bf42      	ittt	mi
 8006264:	6833      	ldrmi	r3, [r6, #0]
 8006266:	3302      	addmi	r3, #2
 8006268:	6033      	strmi	r3, [r6, #0]
 800626a:	6825      	ldr	r5, [r4, #0]
 800626c:	f015 0506 	ands.w	r5, r5, #6
 8006270:	d106      	bne.n	8006280 <_printf_common+0x48>
 8006272:	f104 0a19 	add.w	sl, r4, #25
 8006276:	68e3      	ldr	r3, [r4, #12]
 8006278:	6832      	ldr	r2, [r6, #0]
 800627a:	1a9b      	subs	r3, r3, r2
 800627c:	42ab      	cmp	r3, r5
 800627e:	dc26      	bgt.n	80062ce <_printf_common+0x96>
 8006280:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006284:	1e13      	subs	r3, r2, #0
 8006286:	6822      	ldr	r2, [r4, #0]
 8006288:	bf18      	it	ne
 800628a:	2301      	movne	r3, #1
 800628c:	0692      	lsls	r2, r2, #26
 800628e:	d42b      	bmi.n	80062e8 <_printf_common+0xb0>
 8006290:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006294:	4649      	mov	r1, r9
 8006296:	4638      	mov	r0, r7
 8006298:	47c0      	blx	r8
 800629a:	3001      	adds	r0, #1
 800629c:	d01e      	beq.n	80062dc <_printf_common+0xa4>
 800629e:	6823      	ldr	r3, [r4, #0]
 80062a0:	68e5      	ldr	r5, [r4, #12]
 80062a2:	6832      	ldr	r2, [r6, #0]
 80062a4:	f003 0306 	and.w	r3, r3, #6
 80062a8:	2b04      	cmp	r3, #4
 80062aa:	bf08      	it	eq
 80062ac:	1aad      	subeq	r5, r5, r2
 80062ae:	68a3      	ldr	r3, [r4, #8]
 80062b0:	6922      	ldr	r2, [r4, #16]
 80062b2:	bf0c      	ite	eq
 80062b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062b8:	2500      	movne	r5, #0
 80062ba:	4293      	cmp	r3, r2
 80062bc:	bfc4      	itt	gt
 80062be:	1a9b      	subgt	r3, r3, r2
 80062c0:	18ed      	addgt	r5, r5, r3
 80062c2:	2600      	movs	r6, #0
 80062c4:	341a      	adds	r4, #26
 80062c6:	42b5      	cmp	r5, r6
 80062c8:	d11a      	bne.n	8006300 <_printf_common+0xc8>
 80062ca:	2000      	movs	r0, #0
 80062cc:	e008      	b.n	80062e0 <_printf_common+0xa8>
 80062ce:	2301      	movs	r3, #1
 80062d0:	4652      	mov	r2, sl
 80062d2:	4649      	mov	r1, r9
 80062d4:	4638      	mov	r0, r7
 80062d6:	47c0      	blx	r8
 80062d8:	3001      	adds	r0, #1
 80062da:	d103      	bne.n	80062e4 <_printf_common+0xac>
 80062dc:	f04f 30ff 	mov.w	r0, #4294967295
 80062e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062e4:	3501      	adds	r5, #1
 80062e6:	e7c6      	b.n	8006276 <_printf_common+0x3e>
 80062e8:	18e1      	adds	r1, r4, r3
 80062ea:	1c5a      	adds	r2, r3, #1
 80062ec:	2030      	movs	r0, #48	; 0x30
 80062ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062f2:	4422      	add	r2, r4
 80062f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062fc:	3302      	adds	r3, #2
 80062fe:	e7c7      	b.n	8006290 <_printf_common+0x58>
 8006300:	2301      	movs	r3, #1
 8006302:	4622      	mov	r2, r4
 8006304:	4649      	mov	r1, r9
 8006306:	4638      	mov	r0, r7
 8006308:	47c0      	blx	r8
 800630a:	3001      	adds	r0, #1
 800630c:	d0e6      	beq.n	80062dc <_printf_common+0xa4>
 800630e:	3601      	adds	r6, #1
 8006310:	e7d9      	b.n	80062c6 <_printf_common+0x8e>
	...

08006314 <_printf_i>:
 8006314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006318:	7e0f      	ldrb	r7, [r1, #24]
 800631a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800631c:	2f78      	cmp	r7, #120	; 0x78
 800631e:	4691      	mov	r9, r2
 8006320:	4680      	mov	r8, r0
 8006322:	460c      	mov	r4, r1
 8006324:	469a      	mov	sl, r3
 8006326:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800632a:	d807      	bhi.n	800633c <_printf_i+0x28>
 800632c:	2f62      	cmp	r7, #98	; 0x62
 800632e:	d80a      	bhi.n	8006346 <_printf_i+0x32>
 8006330:	2f00      	cmp	r7, #0
 8006332:	f000 80d8 	beq.w	80064e6 <_printf_i+0x1d2>
 8006336:	2f58      	cmp	r7, #88	; 0x58
 8006338:	f000 80a3 	beq.w	8006482 <_printf_i+0x16e>
 800633c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006340:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006344:	e03a      	b.n	80063bc <_printf_i+0xa8>
 8006346:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800634a:	2b15      	cmp	r3, #21
 800634c:	d8f6      	bhi.n	800633c <_printf_i+0x28>
 800634e:	a101      	add	r1, pc, #4	; (adr r1, 8006354 <_printf_i+0x40>)
 8006350:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006354:	080063ad 	.word	0x080063ad
 8006358:	080063c1 	.word	0x080063c1
 800635c:	0800633d 	.word	0x0800633d
 8006360:	0800633d 	.word	0x0800633d
 8006364:	0800633d 	.word	0x0800633d
 8006368:	0800633d 	.word	0x0800633d
 800636c:	080063c1 	.word	0x080063c1
 8006370:	0800633d 	.word	0x0800633d
 8006374:	0800633d 	.word	0x0800633d
 8006378:	0800633d 	.word	0x0800633d
 800637c:	0800633d 	.word	0x0800633d
 8006380:	080064cd 	.word	0x080064cd
 8006384:	080063f1 	.word	0x080063f1
 8006388:	080064af 	.word	0x080064af
 800638c:	0800633d 	.word	0x0800633d
 8006390:	0800633d 	.word	0x0800633d
 8006394:	080064ef 	.word	0x080064ef
 8006398:	0800633d 	.word	0x0800633d
 800639c:	080063f1 	.word	0x080063f1
 80063a0:	0800633d 	.word	0x0800633d
 80063a4:	0800633d 	.word	0x0800633d
 80063a8:	080064b7 	.word	0x080064b7
 80063ac:	682b      	ldr	r3, [r5, #0]
 80063ae:	1d1a      	adds	r2, r3, #4
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	602a      	str	r2, [r5, #0]
 80063b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063bc:	2301      	movs	r3, #1
 80063be:	e0a3      	b.n	8006508 <_printf_i+0x1f4>
 80063c0:	6820      	ldr	r0, [r4, #0]
 80063c2:	6829      	ldr	r1, [r5, #0]
 80063c4:	0606      	lsls	r6, r0, #24
 80063c6:	f101 0304 	add.w	r3, r1, #4
 80063ca:	d50a      	bpl.n	80063e2 <_printf_i+0xce>
 80063cc:	680e      	ldr	r6, [r1, #0]
 80063ce:	602b      	str	r3, [r5, #0]
 80063d0:	2e00      	cmp	r6, #0
 80063d2:	da03      	bge.n	80063dc <_printf_i+0xc8>
 80063d4:	232d      	movs	r3, #45	; 0x2d
 80063d6:	4276      	negs	r6, r6
 80063d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063dc:	485e      	ldr	r0, [pc, #376]	; (8006558 <_printf_i+0x244>)
 80063de:	230a      	movs	r3, #10
 80063e0:	e019      	b.n	8006416 <_printf_i+0x102>
 80063e2:	680e      	ldr	r6, [r1, #0]
 80063e4:	602b      	str	r3, [r5, #0]
 80063e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063ea:	bf18      	it	ne
 80063ec:	b236      	sxthne	r6, r6
 80063ee:	e7ef      	b.n	80063d0 <_printf_i+0xbc>
 80063f0:	682b      	ldr	r3, [r5, #0]
 80063f2:	6820      	ldr	r0, [r4, #0]
 80063f4:	1d19      	adds	r1, r3, #4
 80063f6:	6029      	str	r1, [r5, #0]
 80063f8:	0601      	lsls	r1, r0, #24
 80063fa:	d501      	bpl.n	8006400 <_printf_i+0xec>
 80063fc:	681e      	ldr	r6, [r3, #0]
 80063fe:	e002      	b.n	8006406 <_printf_i+0xf2>
 8006400:	0646      	lsls	r6, r0, #25
 8006402:	d5fb      	bpl.n	80063fc <_printf_i+0xe8>
 8006404:	881e      	ldrh	r6, [r3, #0]
 8006406:	4854      	ldr	r0, [pc, #336]	; (8006558 <_printf_i+0x244>)
 8006408:	2f6f      	cmp	r7, #111	; 0x6f
 800640a:	bf0c      	ite	eq
 800640c:	2308      	moveq	r3, #8
 800640e:	230a      	movne	r3, #10
 8006410:	2100      	movs	r1, #0
 8006412:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006416:	6865      	ldr	r5, [r4, #4]
 8006418:	60a5      	str	r5, [r4, #8]
 800641a:	2d00      	cmp	r5, #0
 800641c:	bfa2      	ittt	ge
 800641e:	6821      	ldrge	r1, [r4, #0]
 8006420:	f021 0104 	bicge.w	r1, r1, #4
 8006424:	6021      	strge	r1, [r4, #0]
 8006426:	b90e      	cbnz	r6, 800642c <_printf_i+0x118>
 8006428:	2d00      	cmp	r5, #0
 800642a:	d04d      	beq.n	80064c8 <_printf_i+0x1b4>
 800642c:	4615      	mov	r5, r2
 800642e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006432:	fb03 6711 	mls	r7, r3, r1, r6
 8006436:	5dc7      	ldrb	r7, [r0, r7]
 8006438:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800643c:	4637      	mov	r7, r6
 800643e:	42bb      	cmp	r3, r7
 8006440:	460e      	mov	r6, r1
 8006442:	d9f4      	bls.n	800642e <_printf_i+0x11a>
 8006444:	2b08      	cmp	r3, #8
 8006446:	d10b      	bne.n	8006460 <_printf_i+0x14c>
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	07de      	lsls	r6, r3, #31
 800644c:	d508      	bpl.n	8006460 <_printf_i+0x14c>
 800644e:	6923      	ldr	r3, [r4, #16]
 8006450:	6861      	ldr	r1, [r4, #4]
 8006452:	4299      	cmp	r1, r3
 8006454:	bfde      	ittt	le
 8006456:	2330      	movle	r3, #48	; 0x30
 8006458:	f805 3c01 	strble.w	r3, [r5, #-1]
 800645c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006460:	1b52      	subs	r2, r2, r5
 8006462:	6122      	str	r2, [r4, #16]
 8006464:	f8cd a000 	str.w	sl, [sp]
 8006468:	464b      	mov	r3, r9
 800646a:	aa03      	add	r2, sp, #12
 800646c:	4621      	mov	r1, r4
 800646e:	4640      	mov	r0, r8
 8006470:	f7ff fee2 	bl	8006238 <_printf_common>
 8006474:	3001      	adds	r0, #1
 8006476:	d14c      	bne.n	8006512 <_printf_i+0x1fe>
 8006478:	f04f 30ff 	mov.w	r0, #4294967295
 800647c:	b004      	add	sp, #16
 800647e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006482:	4835      	ldr	r0, [pc, #212]	; (8006558 <_printf_i+0x244>)
 8006484:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006488:	6829      	ldr	r1, [r5, #0]
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006490:	6029      	str	r1, [r5, #0]
 8006492:	061d      	lsls	r5, r3, #24
 8006494:	d514      	bpl.n	80064c0 <_printf_i+0x1ac>
 8006496:	07df      	lsls	r7, r3, #31
 8006498:	bf44      	itt	mi
 800649a:	f043 0320 	orrmi.w	r3, r3, #32
 800649e:	6023      	strmi	r3, [r4, #0]
 80064a0:	b91e      	cbnz	r6, 80064aa <_printf_i+0x196>
 80064a2:	6823      	ldr	r3, [r4, #0]
 80064a4:	f023 0320 	bic.w	r3, r3, #32
 80064a8:	6023      	str	r3, [r4, #0]
 80064aa:	2310      	movs	r3, #16
 80064ac:	e7b0      	b.n	8006410 <_printf_i+0xfc>
 80064ae:	6823      	ldr	r3, [r4, #0]
 80064b0:	f043 0320 	orr.w	r3, r3, #32
 80064b4:	6023      	str	r3, [r4, #0]
 80064b6:	2378      	movs	r3, #120	; 0x78
 80064b8:	4828      	ldr	r0, [pc, #160]	; (800655c <_printf_i+0x248>)
 80064ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064be:	e7e3      	b.n	8006488 <_printf_i+0x174>
 80064c0:	0659      	lsls	r1, r3, #25
 80064c2:	bf48      	it	mi
 80064c4:	b2b6      	uxthmi	r6, r6
 80064c6:	e7e6      	b.n	8006496 <_printf_i+0x182>
 80064c8:	4615      	mov	r5, r2
 80064ca:	e7bb      	b.n	8006444 <_printf_i+0x130>
 80064cc:	682b      	ldr	r3, [r5, #0]
 80064ce:	6826      	ldr	r6, [r4, #0]
 80064d0:	6961      	ldr	r1, [r4, #20]
 80064d2:	1d18      	adds	r0, r3, #4
 80064d4:	6028      	str	r0, [r5, #0]
 80064d6:	0635      	lsls	r5, r6, #24
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	d501      	bpl.n	80064e0 <_printf_i+0x1cc>
 80064dc:	6019      	str	r1, [r3, #0]
 80064de:	e002      	b.n	80064e6 <_printf_i+0x1d2>
 80064e0:	0670      	lsls	r0, r6, #25
 80064e2:	d5fb      	bpl.n	80064dc <_printf_i+0x1c8>
 80064e4:	8019      	strh	r1, [r3, #0]
 80064e6:	2300      	movs	r3, #0
 80064e8:	6123      	str	r3, [r4, #16]
 80064ea:	4615      	mov	r5, r2
 80064ec:	e7ba      	b.n	8006464 <_printf_i+0x150>
 80064ee:	682b      	ldr	r3, [r5, #0]
 80064f0:	1d1a      	adds	r2, r3, #4
 80064f2:	602a      	str	r2, [r5, #0]
 80064f4:	681d      	ldr	r5, [r3, #0]
 80064f6:	6862      	ldr	r2, [r4, #4]
 80064f8:	2100      	movs	r1, #0
 80064fa:	4628      	mov	r0, r5
 80064fc:	f7f9 fe90 	bl	8000220 <memchr>
 8006500:	b108      	cbz	r0, 8006506 <_printf_i+0x1f2>
 8006502:	1b40      	subs	r0, r0, r5
 8006504:	6060      	str	r0, [r4, #4]
 8006506:	6863      	ldr	r3, [r4, #4]
 8006508:	6123      	str	r3, [r4, #16]
 800650a:	2300      	movs	r3, #0
 800650c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006510:	e7a8      	b.n	8006464 <_printf_i+0x150>
 8006512:	6923      	ldr	r3, [r4, #16]
 8006514:	462a      	mov	r2, r5
 8006516:	4649      	mov	r1, r9
 8006518:	4640      	mov	r0, r8
 800651a:	47d0      	blx	sl
 800651c:	3001      	adds	r0, #1
 800651e:	d0ab      	beq.n	8006478 <_printf_i+0x164>
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	079b      	lsls	r3, r3, #30
 8006524:	d413      	bmi.n	800654e <_printf_i+0x23a>
 8006526:	68e0      	ldr	r0, [r4, #12]
 8006528:	9b03      	ldr	r3, [sp, #12]
 800652a:	4298      	cmp	r0, r3
 800652c:	bfb8      	it	lt
 800652e:	4618      	movlt	r0, r3
 8006530:	e7a4      	b.n	800647c <_printf_i+0x168>
 8006532:	2301      	movs	r3, #1
 8006534:	4632      	mov	r2, r6
 8006536:	4649      	mov	r1, r9
 8006538:	4640      	mov	r0, r8
 800653a:	47d0      	blx	sl
 800653c:	3001      	adds	r0, #1
 800653e:	d09b      	beq.n	8006478 <_printf_i+0x164>
 8006540:	3501      	adds	r5, #1
 8006542:	68e3      	ldr	r3, [r4, #12]
 8006544:	9903      	ldr	r1, [sp, #12]
 8006546:	1a5b      	subs	r3, r3, r1
 8006548:	42ab      	cmp	r3, r5
 800654a:	dcf2      	bgt.n	8006532 <_printf_i+0x21e>
 800654c:	e7eb      	b.n	8006526 <_printf_i+0x212>
 800654e:	2500      	movs	r5, #0
 8006550:	f104 0619 	add.w	r6, r4, #25
 8006554:	e7f5      	b.n	8006542 <_printf_i+0x22e>
 8006556:	bf00      	nop
 8006558:	080067f5 	.word	0x080067f5
 800655c:	08006806 	.word	0x08006806

08006560 <_sbrk_r>:
 8006560:	b538      	push	{r3, r4, r5, lr}
 8006562:	4d06      	ldr	r5, [pc, #24]	; (800657c <_sbrk_r+0x1c>)
 8006564:	2300      	movs	r3, #0
 8006566:	4604      	mov	r4, r0
 8006568:	4608      	mov	r0, r1
 800656a:	602b      	str	r3, [r5, #0]
 800656c:	f7fb fa18 	bl	80019a0 <_sbrk>
 8006570:	1c43      	adds	r3, r0, #1
 8006572:	d102      	bne.n	800657a <_sbrk_r+0x1a>
 8006574:	682b      	ldr	r3, [r5, #0]
 8006576:	b103      	cbz	r3, 800657a <_sbrk_r+0x1a>
 8006578:	6023      	str	r3, [r4, #0]
 800657a:	bd38      	pop	{r3, r4, r5, pc}
 800657c:	20000284 	.word	0x20000284

08006580 <__sread>:
 8006580:	b510      	push	{r4, lr}
 8006582:	460c      	mov	r4, r1
 8006584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006588:	f000 f8a0 	bl	80066cc <_read_r>
 800658c:	2800      	cmp	r0, #0
 800658e:	bfab      	itete	ge
 8006590:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006592:	89a3      	ldrhlt	r3, [r4, #12]
 8006594:	181b      	addge	r3, r3, r0
 8006596:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800659a:	bfac      	ite	ge
 800659c:	6563      	strge	r3, [r4, #84]	; 0x54
 800659e:	81a3      	strhlt	r3, [r4, #12]
 80065a0:	bd10      	pop	{r4, pc}

080065a2 <__swrite>:
 80065a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065a6:	461f      	mov	r7, r3
 80065a8:	898b      	ldrh	r3, [r1, #12]
 80065aa:	05db      	lsls	r3, r3, #23
 80065ac:	4605      	mov	r5, r0
 80065ae:	460c      	mov	r4, r1
 80065b0:	4616      	mov	r6, r2
 80065b2:	d505      	bpl.n	80065c0 <__swrite+0x1e>
 80065b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b8:	2302      	movs	r3, #2
 80065ba:	2200      	movs	r2, #0
 80065bc:	f000 f868 	bl	8006690 <_lseek_r>
 80065c0:	89a3      	ldrh	r3, [r4, #12]
 80065c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065ca:	81a3      	strh	r3, [r4, #12]
 80065cc:	4632      	mov	r2, r6
 80065ce:	463b      	mov	r3, r7
 80065d0:	4628      	mov	r0, r5
 80065d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065d6:	f000 b817 	b.w	8006608 <_write_r>

080065da <__sseek>:
 80065da:	b510      	push	{r4, lr}
 80065dc:	460c      	mov	r4, r1
 80065de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065e2:	f000 f855 	bl	8006690 <_lseek_r>
 80065e6:	1c43      	adds	r3, r0, #1
 80065e8:	89a3      	ldrh	r3, [r4, #12]
 80065ea:	bf15      	itete	ne
 80065ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80065ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065f6:	81a3      	strheq	r3, [r4, #12]
 80065f8:	bf18      	it	ne
 80065fa:	81a3      	strhne	r3, [r4, #12]
 80065fc:	bd10      	pop	{r4, pc}

080065fe <__sclose>:
 80065fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006602:	f000 b813 	b.w	800662c <_close_r>
	...

08006608 <_write_r>:
 8006608:	b538      	push	{r3, r4, r5, lr}
 800660a:	4d07      	ldr	r5, [pc, #28]	; (8006628 <_write_r+0x20>)
 800660c:	4604      	mov	r4, r0
 800660e:	4608      	mov	r0, r1
 8006610:	4611      	mov	r1, r2
 8006612:	2200      	movs	r2, #0
 8006614:	602a      	str	r2, [r5, #0]
 8006616:	461a      	mov	r2, r3
 8006618:	f7fa fbca 	bl	8000db0 <_write>
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	d102      	bne.n	8006626 <_write_r+0x1e>
 8006620:	682b      	ldr	r3, [r5, #0]
 8006622:	b103      	cbz	r3, 8006626 <_write_r+0x1e>
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	bd38      	pop	{r3, r4, r5, pc}
 8006628:	20000284 	.word	0x20000284

0800662c <_close_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	4d06      	ldr	r5, [pc, #24]	; (8006648 <_close_r+0x1c>)
 8006630:	2300      	movs	r3, #0
 8006632:	4604      	mov	r4, r0
 8006634:	4608      	mov	r0, r1
 8006636:	602b      	str	r3, [r5, #0]
 8006638:	f7fb f97d 	bl	8001936 <_close>
 800663c:	1c43      	adds	r3, r0, #1
 800663e:	d102      	bne.n	8006646 <_close_r+0x1a>
 8006640:	682b      	ldr	r3, [r5, #0]
 8006642:	b103      	cbz	r3, 8006646 <_close_r+0x1a>
 8006644:	6023      	str	r3, [r4, #0]
 8006646:	bd38      	pop	{r3, r4, r5, pc}
 8006648:	20000284 	.word	0x20000284

0800664c <_fstat_r>:
 800664c:	b538      	push	{r3, r4, r5, lr}
 800664e:	4d07      	ldr	r5, [pc, #28]	; (800666c <_fstat_r+0x20>)
 8006650:	2300      	movs	r3, #0
 8006652:	4604      	mov	r4, r0
 8006654:	4608      	mov	r0, r1
 8006656:	4611      	mov	r1, r2
 8006658:	602b      	str	r3, [r5, #0]
 800665a:	f7fb f978 	bl	800194e <_fstat>
 800665e:	1c43      	adds	r3, r0, #1
 8006660:	d102      	bne.n	8006668 <_fstat_r+0x1c>
 8006662:	682b      	ldr	r3, [r5, #0]
 8006664:	b103      	cbz	r3, 8006668 <_fstat_r+0x1c>
 8006666:	6023      	str	r3, [r4, #0]
 8006668:	bd38      	pop	{r3, r4, r5, pc}
 800666a:	bf00      	nop
 800666c:	20000284 	.word	0x20000284

08006670 <_isatty_r>:
 8006670:	b538      	push	{r3, r4, r5, lr}
 8006672:	4d06      	ldr	r5, [pc, #24]	; (800668c <_isatty_r+0x1c>)
 8006674:	2300      	movs	r3, #0
 8006676:	4604      	mov	r4, r0
 8006678:	4608      	mov	r0, r1
 800667a:	602b      	str	r3, [r5, #0]
 800667c:	f7fb f977 	bl	800196e <_isatty>
 8006680:	1c43      	adds	r3, r0, #1
 8006682:	d102      	bne.n	800668a <_isatty_r+0x1a>
 8006684:	682b      	ldr	r3, [r5, #0]
 8006686:	b103      	cbz	r3, 800668a <_isatty_r+0x1a>
 8006688:	6023      	str	r3, [r4, #0]
 800668a:	bd38      	pop	{r3, r4, r5, pc}
 800668c:	20000284 	.word	0x20000284

08006690 <_lseek_r>:
 8006690:	b538      	push	{r3, r4, r5, lr}
 8006692:	4d07      	ldr	r5, [pc, #28]	; (80066b0 <_lseek_r+0x20>)
 8006694:	4604      	mov	r4, r0
 8006696:	4608      	mov	r0, r1
 8006698:	4611      	mov	r1, r2
 800669a:	2200      	movs	r2, #0
 800669c:	602a      	str	r2, [r5, #0]
 800669e:	461a      	mov	r2, r3
 80066a0:	f7fb f970 	bl	8001984 <_lseek>
 80066a4:	1c43      	adds	r3, r0, #1
 80066a6:	d102      	bne.n	80066ae <_lseek_r+0x1e>
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	b103      	cbz	r3, 80066ae <_lseek_r+0x1e>
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	bd38      	pop	{r3, r4, r5, pc}
 80066b0:	20000284 	.word	0x20000284

080066b4 <__malloc_lock>:
 80066b4:	4801      	ldr	r0, [pc, #4]	; (80066bc <__malloc_lock+0x8>)
 80066b6:	f7ff bb15 	b.w	8005ce4 <__retarget_lock_acquire_recursive>
 80066ba:	bf00      	nop
 80066bc:	20000278 	.word	0x20000278

080066c0 <__malloc_unlock>:
 80066c0:	4801      	ldr	r0, [pc, #4]	; (80066c8 <__malloc_unlock+0x8>)
 80066c2:	f7ff bb10 	b.w	8005ce6 <__retarget_lock_release_recursive>
 80066c6:	bf00      	nop
 80066c8:	20000278 	.word	0x20000278

080066cc <_read_r>:
 80066cc:	b538      	push	{r3, r4, r5, lr}
 80066ce:	4d07      	ldr	r5, [pc, #28]	; (80066ec <_read_r+0x20>)
 80066d0:	4604      	mov	r4, r0
 80066d2:	4608      	mov	r0, r1
 80066d4:	4611      	mov	r1, r2
 80066d6:	2200      	movs	r2, #0
 80066d8:	602a      	str	r2, [r5, #0]
 80066da:	461a      	mov	r2, r3
 80066dc:	f7fb f90e 	bl	80018fc <_read>
 80066e0:	1c43      	adds	r3, r0, #1
 80066e2:	d102      	bne.n	80066ea <_read_r+0x1e>
 80066e4:	682b      	ldr	r3, [r5, #0]
 80066e6:	b103      	cbz	r3, 80066ea <_read_r+0x1e>
 80066e8:	6023      	str	r3, [r4, #0]
 80066ea:	bd38      	pop	{r3, r4, r5, pc}
 80066ec:	20000284 	.word	0x20000284

080066f0 <_init>:
 80066f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066f2:	bf00      	nop
 80066f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066f6:	bc08      	pop	{r3}
 80066f8:	469e      	mov	lr, r3
 80066fa:	4770      	bx	lr

080066fc <_fini>:
 80066fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066fe:	bf00      	nop
 8006700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006702:	bc08      	pop	{r3}
 8006704:	469e      	mov	lr, r3
 8006706:	4770      	bx	lr
