
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.517149                       # Number of seconds simulated
sim_ticks                                517148664500                       # Number of ticks simulated
final_tick                               3753682512500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 105438                       # Simulator instruction rate (inst/s)
host_op_rate                                   125924                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17847806                       # Simulator tick rate (ticks/s)
host_mem_usage                                2657388                       # Number of bytes of host memory used
host_seconds                                 28975.47                       # Real time elapsed on the host
sim_insts                                  3055110501                       # Number of instructions simulated
sim_ops                                    3648711716                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    467955136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      4913792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        27008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     11114112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    247997248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       319488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker       114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     17037696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      6762624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       446272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        18816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     27139776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     50407680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       190848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        51968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     34810560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      6420160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          875727552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     11114112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     17037696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     27139776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     34810560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      90102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    557469504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       557469504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7311799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        76778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       173658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3874957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         4992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       266214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       105666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         6973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       424059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       787620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       543915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       100315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13683243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8710461                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8710461                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     904875461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      9501701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        52225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     21491135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    479547304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       617788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       221151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     32945451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     13076750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       862947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        36384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     52479641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     97472320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       369039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       100489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     67312482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     12414535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1693376803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     21491135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     32945451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     52479641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     67312482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        174228709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1077967599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1077967599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1077967599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    904875461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      9501701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        52225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     21491135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    479547304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       617788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       221151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     32945451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     13076750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       862947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        36384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     52479641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     97472320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       369039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       100489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     67312482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     12414535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2771344401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13683243                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8710461                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13683243                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8710461                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              875329152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  398400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               557467904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               875727552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            557469504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            814390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            863410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            892379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            953871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            814587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            888295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            912247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            911957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            880701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            782445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           786800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           825116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           755785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           879388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           885046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           830601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            556984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            542209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            558453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            549037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            551233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            546347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            559728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            540507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            538097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            525537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           541879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           527394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           540865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           539973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           556280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           535913                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1407                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  517148732000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13683243                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8710461                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2896753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3428612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1723487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1248983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1005975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  799342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  604251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  527161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  389965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 230601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  98255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  39195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  78227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 135814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 185308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 243238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 393806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 453928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 507089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 558264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 610249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 660863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 721748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 804539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 830565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 814855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 724630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 151310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  95824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  64420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  34573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  20947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4336                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11121195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.834673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.261393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.319639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8368433     75.25%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1556420     14.00%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       411085      3.70%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       179233      1.61%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       190845      1.72%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        89133      0.80%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55104      0.50%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        63812      0.57%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       207130      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11121195                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       540378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.347673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.408580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       540369    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        540378                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       540378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.119154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.101819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        535182     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          4238      0.78%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           586      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           149      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            74      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            39      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            17      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            17      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            12      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        540378                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1129618821792                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1386062909292                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                68385090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82592.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101342.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1692.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1077.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1693.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1077.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8187465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3078790                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      23093.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              43900715880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              23953763625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             55078116600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            28540991520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          33822291360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         348734937600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4791750000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           538822566585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1040.534170                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5775044105                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17268680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  494103475645                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              40228665120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              21950164500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             51760581600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27902406960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          33822291360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         346647453390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6622848000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           528934410930                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1021.438991                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   8651552071                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17268680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  491226920429                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   517835317000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     487                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         12204471                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1017.068229                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          144672134                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12205454                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.853073                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237877533500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1017.068229                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.993231                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993231                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        356696590                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       356696590                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     97463412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       97463412                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46626657                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46626657                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        45647                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        45647                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       244725                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       244725                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       243344                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       243344                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    144090069                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144090069                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    144135716                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144135716                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     26182407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26182407                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1365838                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1365838                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        56222                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        56222                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         5262                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5262                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         5386                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5386                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     27548245                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27548245                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     27604467                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27604467                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1347176601500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1347176601500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  31550158217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31550158217                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    191262000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    191262000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     34638500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     34638500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        25500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        25500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1378726759717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1378726759717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1378726759717                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1378726759717                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    123645819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    123645819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47992495                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47992495                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data       101869                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       101869                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       249987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       249987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       248730                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       248730                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    171638314                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    171638314                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    171740183                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    171740183                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.211753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.211753                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.028459                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.028459                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.551905                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.551905                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.021049                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021049                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.021654                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021654                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.160502                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.160502                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.160734                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.160734                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51453.504695                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51453.504695                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23099.487799                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23099.487799                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 36347.776511                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36347.776511                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6431.210546                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6431.210546                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50047.716641                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50047.716641                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49945.784489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49945.784489                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1125256                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     35088813                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            22323                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         353776                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.407920                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.183701                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     12204471                       # number of writebacks
system.cpu0.dcache.writebacks::total         12204471                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     14331931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14331931                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      1027948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1027948                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3951                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3951                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     15359879                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15359879                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     15359879                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15359879                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11850476                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11850476                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       337890                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       337890                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        38581                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        38581                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1311                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1311                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         5386                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5386                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     12188366                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12188366                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     12226947                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12226947                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3269                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3269                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4079                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4079                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7348                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7348                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 508306563000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 508306563000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8529015727                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8529015727                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3643481000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3643481000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     54620000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     54620000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     29253500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     29253500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 516835578727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 516835578727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 520479059727                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 520479059727                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    455491500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    455491500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    455491500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    455491500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.095842                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.095842                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.007040                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007040                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.378732                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.378732                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.005244                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005244                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.021654                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.021654                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.071012                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071012                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.071194                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071194                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42893.345634                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42893.345634                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25241.989189                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25241.989189                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 94437.184106                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 94437.184106                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 41662.852784                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41662.852784                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5431.396212                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5431.396212                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42404.008768                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42404.008768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42568.194638                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42568.194638                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 139336.647293                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 139336.647293                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 61988.500272                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 61988.500272                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1507652                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.892614                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     21144818                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1507668                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    14.024850                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.892614                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.993288                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.993288                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    182752739                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    182752739                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     21144592                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     21144592                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     21144592                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     21144592                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     21144592                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     21144592                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1510667                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1510667                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1510667                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1510667                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1510667                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1510667                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  25619847500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  25619847500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  25619847500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  25619847500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  25619847500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  25619847500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22655259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22655259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22655259                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22655259                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22655259                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22655259                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.066681                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.066681                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.066681                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.066681                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.066681                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.066681                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 16959.295133                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 16959.295133                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 16959.295133                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 16959.295133                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 16959.295133                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 16959.295133                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1507652                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1507652                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1510667                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1510667                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1510667                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1510667                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1510667                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1510667                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  22598513500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  22598513500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  22598513500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  22598513500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  22598513500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  22598513500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.066681                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.066681                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.066681                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.066681                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.066681                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.066681                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14959.295133                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14959.295133                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14959.295133                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14959.295133                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14959.295133                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14959.295133                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           375414                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.986216                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          237959798                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           375926                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           632.996382                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236538519500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.986216                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        477066736                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       477066736                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    237937708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      237937708                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    237937708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       237937708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    237937708                       # number of overall hits
system.cpu0.icache.overall_hits::total      237937708                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       407944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       407944                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       407944                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        407944                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       407944                       # number of overall misses
system.cpu0.icache.overall_misses::total       407944                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  23400244503                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  23400244503                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  23400244503                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  23400244503                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  23400244503                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  23400244503                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    238345652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    238345652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    238345652                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    238345652                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    238345652                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    238345652                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001712                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001712                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001712                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001712                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001712                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001712                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57361.413584                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57361.413584                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57361.413584                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57361.413584                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57361.413584                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57361.413584                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      3478129                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1416                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            43802                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    79.405712                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          354                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       375414                       # number of writebacks
system.cpu0.icache.writebacks::total           375414                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        32512                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        32512                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        32512                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        32512                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        32512                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        32512                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       375432                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       375432                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       375432                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       375432                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       375432                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       375432                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  20988696919                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20988696919                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  20988696919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20988696919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  20988696919                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20988696919                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001575                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001575                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001575                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001575                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001575                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001575                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55905.455366                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55905.455366                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55905.455366                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55905.455366                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55905.455366                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55905.455366                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          528                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.726596                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs       264497                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          541                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs   488.903882                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3236990808500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.726596                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.670412                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.670412                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses      2134458                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses      2134458                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker       264483                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total       264483                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker       264483                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total       264483                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker       264483                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total       264483                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         2066                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         2066                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         2066                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         2066                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         2066                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         2066                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     62020500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     62020500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     62020500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     62020500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     62020500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     62020500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker       266549                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total       266549                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker       266549                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total       266549                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker       266549                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total       266549                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.007751                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.007751                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.007751                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.007751                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.007751                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.007751                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 30019.603098                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 30019.603098                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 30019.603098                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 30019.603098                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 30019.603098                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 30019.603098                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          528                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          528                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         2066                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         2066                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         2066                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         2066                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         2066                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         2066                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     57888500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     57888500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     57888500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     57888500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     57888500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     57888500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.007751                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.007751                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.007751                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.007751                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.007751                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.007751                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 28019.603098                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 28019.603098                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 28019.603098                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 28019.603098                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 28019.603098                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 28019.603098                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   517835317000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     532                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           362155                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1011.197924                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          197017992                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           363079                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           542.631196                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3239384414000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1011.197924                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.987498                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987498                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          924                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          463                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        396460547                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       396460547                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    101793325                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      101793325                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     94694671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      94694671                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        53744                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        53744                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       220122                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       220122                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       218570                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       218570                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    196487996                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       196487996                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    196541740                       # number of overall hits
system.cpu1.dcache.overall_hits::total      196541740                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       374297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       374297                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       635582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       635582                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        40410                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        40410                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         5999                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5999                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         4815                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4815                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1009879                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1009879                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1050289                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1050289                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18999815500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18999815500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  13741744405                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13741744405                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    255247500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    255247500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     29025000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     29025000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        25500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        25500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32741559905                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32741559905                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32741559905                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32741559905                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    102167622                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    102167622                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     95330253                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     95330253                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        94154                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        94154                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       226121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       226121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       223385                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       223385                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    197497875                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    197497875                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    197592029                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    197592029                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003664                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003664                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006667                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006667                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.429190                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.429190                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.026530                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.026530                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.021555                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021555                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005113                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005113                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005315                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50761.335250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50761.335250                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 21620.726208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21620.726208                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 42548.341390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42548.341390                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6028.037383                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6028.037383                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32421.270177                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32421.270177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31173.857772                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31173.857772                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3033                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3344650                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          73881                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.972973                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    45.270773                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       362155                       # number of writebacks
system.cpu1.dcache.writebacks::total           362155                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       171571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       171571                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       488678                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       488678                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         4463                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         4463                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       660249                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       660249                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       660249                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       660249                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       202726                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       202726                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       146904                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       146904                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        35291                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        35291                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1536                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1536                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         4815                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4815                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       349630                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       349630                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       384921                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       384921                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          673                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          673                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          708                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          708                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1381                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1381                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9269223500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9269223500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3511896416                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3511896416                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2929232000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2929232000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     80155500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     80155500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     24211000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     24211000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12781119916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12781119916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15710351916                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15710351916                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     62343500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     62343500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     62343500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     62343500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.374822                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.374822                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.006793                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006793                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.021555                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021555                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001770                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001770                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001948                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001948                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45722.914180                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45722.914180                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23906.063933                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23906.063933                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 83002.238531                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 83002.238531                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 52184.570312                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52184.570312                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5028.245067                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5028.245067                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36556.130527                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36556.130527                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40814.483793                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40814.483793                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 92635.215453                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 92635.215453                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 45143.736423                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 45143.736423                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements        10609                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.843113                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       127104                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs        10625                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    11.962729                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.843113                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.990195                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.990195                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1143898                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1143898                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       127019                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       127019                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       127019                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       127019                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       127019                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       127019                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        14194                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        14194                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        14194                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        14194                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        14194                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        14194                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    712788500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    712788500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    712788500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    712788500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    712788500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    712788500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       141213                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       141213                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       141213                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       141213                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       141213                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       141213                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.100515                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.100515                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.100515                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.100515                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.100515                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.100515                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 50217.591940                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 50217.591940                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 50217.591940                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 50217.591940                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 50217.591940                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 50217.591940                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks        10609                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total        10609                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        14194                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        14194                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        14194                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        14194                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        14194                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        14194                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    684400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    684400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    684400500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    684400500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    684400500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    684400500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.100515                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.100515                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.100515                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.100515                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.100515                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.100515                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 48217.591940                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 48217.591940                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 48217.591940                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 48217.591940                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 48217.591940                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 48217.591940                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           897944                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999258                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          506684241                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           898456                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           563.949978                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999258                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1016194203                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1016194203                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    506668365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      506668365                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    506668365                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       506668365                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    506668365                       # number of overall hits
system.cpu1.icache.overall_hits::total      506668365                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       979754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       979754                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       979754                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        979754                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       979754                       # number of overall misses
system.cpu1.icache.overall_misses::total       979754                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  40682534271                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  40682534271                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  40682534271                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  40682534271                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  40682534271                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  40682534271                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    507648119                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    507648119                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    507648119                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    507648119                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    507648119                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    507648119                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001930                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001930                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001930                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001930                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001930                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 41523.213246                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41523.213246                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 41523.213246                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41523.213246                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 41523.213246                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41523.213246                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      7186973                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets         3373                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           116966                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.444975                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   198.411765                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       897944                       # number of writebacks
system.cpu1.icache.writebacks::total           897944                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        81788                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        81788                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        81788                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        81788                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        81788                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        81788                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       897966                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       897966                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       897966                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       897966                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       897966                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       897966                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  35204362075                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  35204362075                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  35204362075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  35204362075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  35204362075                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  35204362075                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.001769                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001769                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.001769                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001769                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.001769                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001769                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39204.560167                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39204.560167                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 39204.560167                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39204.560167                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 39204.560167                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39204.560167                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         3027                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.728710                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        33329                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         3042                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    10.956279                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.728710                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.983044                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.983044                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       314233                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       314233                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        33140                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        33140                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        33140                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        33140                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        33140                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        33140                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         5457                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         5457                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         5457                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         5457                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         5457                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         5457                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    262189500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    262189500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    262189500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    262189500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    262189500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    262189500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        38597                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        38597                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        38597                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        38597                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        38597                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        38597                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.141384                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.141384                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.141384                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.141384                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.141384                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.141384                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 48046.454096                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 48046.454096                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 48046.454096                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 48046.454096                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 48046.454096                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 48046.454096                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         3027                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         3027                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         5457                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         5457                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         5457                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         5457                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         5457                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         5457                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    251275500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    251275500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    251275500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    251275500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    251275500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    251275500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.141384                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.141384                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.141384                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.141384                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.141384                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.141384                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 46046.454096                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 46046.454096                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 46046.454096                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 46046.454096                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 46046.454096                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 46046.454096                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   517835317000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     454                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7770849                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.763853                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          231140253                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7771831                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.740772                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238422773500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.763853                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997816                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997816                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          982                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          861                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        581450954                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       581450954                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     63603651                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       63603651                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    158062894                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     158062894                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       887406                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       887406                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4212672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4212672                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4222147                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4222147                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    221666545                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       221666545                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    222553951                       # number of overall hits
system.cpu2.dcache.overall_hits::total      222553951                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1103450                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1103450                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54590096                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54590096                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       109158                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       109158                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35327                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35327                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         8593                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         8593                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55693546                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55693546                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55802704                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55802704                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  62609451500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  62609451500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1157576464040                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1157576464040                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1635022500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1635022500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    125873500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    125873500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        25500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        25500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1220185915540                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1220185915540                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1220185915540                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1220185915540                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     64707101                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     64707101                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    212652990                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    212652990                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       996564                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       996564                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4247999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4247999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4230740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4230740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    277360091                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    277360091                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    278356655                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    278356655                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017053                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017053                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.256710                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.256710                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.109534                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.109534                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008316                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008316                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.002031                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002031                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.200799                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.200799                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.200472                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.200472                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56739.726766                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56739.726766                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21204.880534                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21204.880534                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46282.517621                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46282.517621                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 14648.376586                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 14648.376586                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21908.928470                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21908.928470                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21866.071500                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21866.071500                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1767                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    236981414                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6780132                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   160.636364                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.952330                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7770849                       # number of writebacks
system.cpu2.dcache.writebacks::total          7770849                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       304649                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       304649                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47576411                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47576411                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34478                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34478                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47881060                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47881060                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47881060                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47881060                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       798801                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       798801                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      7013685                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      7013685                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        81287                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        81287                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          849                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          849                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         8593                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         8593                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7812486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7812486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7893773                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7893773                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          341                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          341                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          390                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          390                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          731                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          731                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  50894991000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50894991000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 152009647040                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 152009647040                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5224307000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5224307000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     41114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     41114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    117281500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    117281500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 202904638040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 202904638040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 208128945040                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 208128945040                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     31716000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     31716000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     31716000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     31716000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.012345                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012345                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.032982                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032982                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.081567                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.081567                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000200                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002031                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.028167                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028167                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.028358                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028358                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 63714.230453                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63714.230453                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21673.292576                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21673.292576                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 64269.895555                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 64269.895555                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 48426.383981                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48426.383981                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 13648.492959                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13648.492959                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25971.840211                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25971.840211                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26366.218669                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26366.218669                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 93008.797654                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 93008.797654                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 43387.140903                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 43387.140903                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        15743                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.899425                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       865585                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        15753                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    54.947312                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.899425                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.993714                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.993714                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.625000                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8149397                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8149397                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       865417                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       865417                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       865417                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       865417                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       865417                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       865417                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       136229                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       136229                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       136229                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       136229                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       136229                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       136229                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1541503000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1541503000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1541503000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1541503000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1541503000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1541503000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker      1001646                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total      1001646                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker      1001646                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total      1001646                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker      1001646                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total      1001646                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.136005                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.136005                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.136005                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.136005                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.136005                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.136005                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11315.527531                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11315.527531                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11315.527531                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11315.527531                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11315.527531                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11315.527531                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        15743                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        15743                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       136229                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       136229                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       136229                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       136229                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       136229                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       136229                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1269045000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1269045000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1269045000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1269045000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1269045000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1269045000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.136005                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.136005                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.136005                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.136005                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.136005                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.136005                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9315.527531                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9315.527531                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9315.527531                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9315.527531                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9315.527531                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9315.527531                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1809117                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.989512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          201217206                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1809629                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           111.192518                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236971375500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999980                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        408240850                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       408240850                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    201203904                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      201203904                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    201203904                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       201203904                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    201203904                       # number of overall hits
system.cpu2.icache.overall_hits::total      201203904                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2011951                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2011951                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2011951                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2011951                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2011951                       # number of overall misses
system.cpu2.icache.overall_misses::total      2011951                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  69089820401                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  69089820401                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  69089820401                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  69089820401                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  69089820401                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  69089820401                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    203215855                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    203215855                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    203215855                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    203215855                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    203215855                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    203215855                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009901                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009901                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009901                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009901                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009901                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009901                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 34339.713244                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34339.713244                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 34339.713244                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34339.713244                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 34339.713244                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34339.713244                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      2592302                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            43434                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.683704                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1809117                       # number of writebacks
system.cpu2.icache.writebacks::total          1809117                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       202811                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       202811                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       202811                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       202811                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       202811                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       202811                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1809140                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1809140                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1809140                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1809140                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1809140                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1809140                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  55074405227                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  55074405227                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  55074405227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  55074405227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  55074405227                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  55074405227                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.008903                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.008903                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.008903                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.008903                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.008903                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.008903                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 30442.312495                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30442.312495                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 30442.312495                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30442.312495                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 30442.312495                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30442.312495                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          517                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    12.509008                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8595                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          522                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    16.465517                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236985495000                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    12.509008                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.781813                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.781813                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023            5                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.312500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        85866                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        85866                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         8589                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         8589                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         8589                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         8589                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         8589                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         8589                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1906                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1906                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1906                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1906                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1906                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1906                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     43010500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     43010500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     43010500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     43010500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     43010500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     43010500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker        10495                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10495                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker        10495                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10495                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker        10495                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10495                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.181610                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.181610                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.181610                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.181610                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.181610                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.181610                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 22565.844701                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 22565.844701                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 22565.844701                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 22565.844701                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 22565.844701                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 22565.844701                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          517                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          517                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1906                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1906                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1906                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1906                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1906                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1906                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     39198500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     39198500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     39198500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     39198500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     39198500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     39198500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.181610                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.181610                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.181610                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.181610                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.181610                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.181610                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 20565.844701                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 20565.844701                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 20565.844701                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 20565.844701                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 20565.844701                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 20565.844701                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   517835317000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1482                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           298877                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          973.400046                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          424176735                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           299841                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1414.672226                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   973.400046                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.950586                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.950586                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          964                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        850872500                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       850872500                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    217079547                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      217079547                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    202770742                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     202770742                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        63293                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        63293                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      2102698                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2102698                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      2103152                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      2103152                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    419850289                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       419850289                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    419913582                       # number of overall hits
system.cpu3.dcache.overall_hits::total      419913582                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       368556                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       368556                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       708897                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       708897                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        70456                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        70456                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         6815                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6815                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4530                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4530                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1077453                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1077453                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1147909                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1147909                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19052143000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19052143000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  12161005418                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  12161005418                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    257279500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    257279500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     29464500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     29464500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        25500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        25500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  31213148418                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  31213148418                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  31213148418                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  31213148418                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    217448103                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    217448103                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    203479639                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    203479639                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data       133749                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       133749                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2109513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2109513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2107682                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2107682                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    420927742                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    420927742                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    421061491                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    421061491                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.001695                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001695                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.003484                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003484                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.526778                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.526778                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.003231                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003231                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.002149                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.002149                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.002560                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002560                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.002726                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002726                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 51694.024789                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 51694.024789                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 17154.827031                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17154.827031                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 37751.944241                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37751.944241                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6504.304636                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6504.304636                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28969.382811                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28969.382811                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27191.309083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27191.309083                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1542                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3743016                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          93948                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    41.675676                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    39.841359                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       298877                       # number of writebacks
system.cpu3.dcache.writebacks::total           298877                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       213964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       213964                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       594639                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       594639                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         5182                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         5182                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       808603                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       808603                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       808603                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       808603                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       154592                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       154592                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       114258                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114258                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        55229                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        55229                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1633                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1633                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         4530                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4530                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       268850                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       268850                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       324079                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       324079                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          337                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          337                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          363                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          363                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          700                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          700                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7582951000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7582951000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   2359746934                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2359746934                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3856346000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3856346000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     76530000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     76530000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     24935500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     24935500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9942697934                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9942697934                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  13799043934                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  13799043934                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     21043000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     21043000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     21043000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     21043000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000711                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000711                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.412930                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.412930                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000774                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000774                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.002149                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002149                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000639                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000639                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000770                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000770                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49051.380408                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 49051.380408                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20652.793975                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20652.793975                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 69824.657336                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 69824.657336                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 46864.666258                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46864.666258                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5504.525386                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5504.525386                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 36982.324471                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 36982.324471                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42579.259792                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42579.259792                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 62442.136499                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 62442.136499                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 30061.428571                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 30061.428571                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         7711                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.906214                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       984186                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         7722                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   127.452214                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.906214                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.994138                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.994138                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           11                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023     0.687500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      7976986                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      7976986                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       983000                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       983000                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       983000                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       983000                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       983000                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       983000                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker        12554                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total        12554                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker        12554                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total        12554                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker        12554                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total        12554                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    431947000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    431947000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    431947000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    431947000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    431947000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    431947000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       995554                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       995554                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       995554                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       995554                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       995554                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       995554                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.012610                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.012610                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.012610                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.012610                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.012610                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.012610                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 34407.121236                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 34407.121236                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 34407.121236                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 34407.121236                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 34407.121236                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 34407.121236                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         7711                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         7711                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker        12554                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total        12554                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker        12554                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total        12554                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker        12554                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total        12554                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    406839000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    406839000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    406839000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    406839000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    406839000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    406839000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.012610                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.012610                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.012610                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.012610                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.012610                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.012610                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 32407.121236                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 32407.121236                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 32407.121236                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 32407.121236                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 32407.121236                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 32407.121236                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          6056561                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.998983                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          460971107                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          6057073                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            76.104598                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.998983                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        940415025                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       940415025                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    460943736                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      460943736                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    460943736                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       460943736                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    460943736                       # number of overall hits
system.cpu3.icache.overall_hits::total      460943736                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      6235488                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      6235488                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      6235488                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       6235488                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      6235488                       # number of overall misses
system.cpu3.icache.overall_misses::total      6235488                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 113135367374                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 113135367374                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 113135367374                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 113135367374                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 113135367374                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 113135367374                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    467179224                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    467179224                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    467179224                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    467179224                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    467179224                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    467179224                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.013347                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.013347                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.013347                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.013347                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.013347                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.013347                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 18143.787202                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18143.787202                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 18143.787202                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18143.787202                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 18143.787202                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18143.787202                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      7031809                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets         1693                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           225854                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.134312                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   141.083333                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      6056561                       # number of writebacks
system.cpu3.icache.writebacks::total          6056561                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       178911                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       178911                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       178911                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       178911                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       178911                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       178911                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      6056577                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      6056577                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      6056577                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      6056577                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      6056577                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      6056577                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 105145313165                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 105145313165                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 105145313165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 105145313165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 105145313165                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 105145313165                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.012964                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.012964                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.012964                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.012964                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.012964                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.012964                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 17360.517858                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17360.517858                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 17360.517858                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17360.517858                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 17360.517858                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17360.517858                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements         1414                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.101053                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        24537                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1420                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    17.279577                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.101053                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.943816                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.943816                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.375000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       237929                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       237929                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        24331                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        24331                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        24331                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        24331                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        24331                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        24331                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         4809                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         4809                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         4809                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         4809                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         4809                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         4809                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker    128296000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total    128296000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker    128296000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total    128296000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker    128296000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total    128296000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        29140                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        29140                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        29140                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        29140                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        29140                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        29140                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.165031                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.165031                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.165031                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.165031                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.165031                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.165031                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 26678.311499                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 26678.311499                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 26678.311499                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 26678.311499                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 26678.311499                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 26678.311499                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks         1414                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total         1414                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         4809                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         4809                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         4809                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         4809                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         4809                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         4809                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker    118678000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total    118678000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker    118678000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total    118678000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker    118678000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total    118678000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.165031                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.165031                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.165031                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.165031                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.165031                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.165031                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 24678.311499                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 24678.311499                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 24678.311499                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 24678.311499                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 24678.311499                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 24678.311499                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4123                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4123                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155071                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155071                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3454                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6554                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9644984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9644984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9654992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3879314                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9823164                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           786232508                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10711000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152606000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151570                       # number of replacements
system.iocache.tags.tagsinuse               15.994026                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151586                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236716523000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.994026                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999627                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999627                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1364319                       # Number of tag accesses
system.iocache.tags.data_accesses             1364319                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1015                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1015                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151591                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151591                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151591                       # number of overall misses
system.iocache.overall_misses::total           151591                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    115944534                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    115944534                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18128818974                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18128818974                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18244763508                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18244763508                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18244763508                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18244763508                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1015                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1015                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151591                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151591                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151591                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151591                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114231.067980                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114231.067980                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120396.470712                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120396.470712                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 120355.189345                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120355.189345                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 120355.189345                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120355.189345                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2059                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   94                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    21.904255                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1015                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1015                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151591                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151591                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151591                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151591                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     65194534                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     65194534                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10591588760                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10591588760                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10656783294                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10656783294                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10656783294                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10656783294                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64231.067980                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64231.067980                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70340.484274                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70340.484274                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 70299.577772                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70299.577772                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 70299.577772                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70299.577772                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         54217887                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            55671140                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1268361                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                641                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4616708                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12339646                       # number of replacements
system.l2.tags.tagsinuse                 31498.716890                       # Cycle average of tags in use
system.l2.tags.total_refs                    24467673                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12370138                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.977963                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31339.688641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   159.028249                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.956411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961265                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           501                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         29953                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14640                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015289                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.001160                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.914093                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 528704021                       # Number of tag accesses
system.l2.tags.data_accesses                528704021                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     12085271                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12085271                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     17897079                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         17897079                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   78                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       283877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       115762                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6315397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        86008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6801044                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1429994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       201113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         4349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       630768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1384555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         3911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker         1135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5511788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9177765                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7988435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       134635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       230561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       105413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8459044                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1429994                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          429                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       201113                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8272312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         4349                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1495                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       630768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       250397                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7847                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          381                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1384555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6545958                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         3911                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         1135                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5511788                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       191421                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24437853                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1429994                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          429                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       201113                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8272312                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         4349                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1495                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       630768                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       250397                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7847                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          381                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1384555                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6545958                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         3911                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         1135                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5511788                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       191421                       # number of overall hits
system.l2.overall_hits::total                24437853                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         4210                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         4909                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       111573                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         6774                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             127466                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          611                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          443                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         4412                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          539                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6005                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        43113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        20467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       582556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        15618                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              661754                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        76784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       174298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         5006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       267180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         6977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       424584                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          815                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       544775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1505931                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3885919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        89952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       639809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        90662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4706342                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        76784                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          423                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       174298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3929032                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         5006                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       267180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       110419                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         6977                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       424584                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1222365                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          815                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       544775                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       106280                       # number of demand (read+write) misses
system.l2.demand_misses::total                6874027                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        76784                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          423                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       174298                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3929032                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         5006                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1804                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       267180                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       110419                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         6977                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          294                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       424584                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1222365                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2991                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          815                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       544775                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       106280                       # number of overall misses
system.l2.overall_misses::total               6874027                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      8250000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      8910500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6374500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     16720500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     40255500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      4606000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      3179500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     34411500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      3885500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     46082500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5979160466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2398718986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  97414891068                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1450448984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  107243219504                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   9161147500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     47781500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  19254736498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    609475499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    223476999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  30081337973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    683936500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     29663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  44067770989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    338221499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     93968000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  62546955485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 167138471442                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 440820496402                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  10972084926                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  53222483997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  10443425906                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 515458491231                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   9161147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     47781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  19254736498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 446799656868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    609475499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    223476999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  30081337973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  13370803912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    683936500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     29663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  44067770989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 150637375065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    338221499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     93968000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  62546955485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  11893874890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     789840182177                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   9161147500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     47781500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  19254736498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 446799656868                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    609475499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    223476999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  30081337973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  13370803912                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    683936500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     29663000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  44067770989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 150637375065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    338221499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     93968000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  62546955485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  11893874890                       # number of overall miss cycles
system.l2.overall_miss_latency::total    789840182177                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     12085271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12085271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     17897079                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     17897079                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         4226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         4930                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       111584                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         6804                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           127544                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          611                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          443                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         4412                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          539                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6005                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       326990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       136229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6897953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       101626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7462798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1506778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       375411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         9355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         3299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       897948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        14824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1809139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         6902                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      6056563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10683696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11874354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       224587                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       870370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       196075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13165386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1506778                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       375411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     12201344                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         9355                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         3299                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       897948                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       360816                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          675                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1809139                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7768323                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         6902                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      6056563                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       297701                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31311880                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1506778                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       375411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     12201344                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         9355                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         3299                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       897948                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       360816                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          675                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1809139                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7768323                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         6902                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      6056563                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       297701                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31311880                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.996214                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995740                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.995591                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999388                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.131848                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.150240                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.153681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088674                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.050959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.496479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.464286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.535115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.546832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.297545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.470656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.435556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.234688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.433353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.417949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.089948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.140956                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.327253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.400522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.735100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.462384                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.357478                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.050959                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.496479                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.464286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.322016                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.535115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.546832                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.297545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.306026                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.470656                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.435556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.234688                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.157352                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.433353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.417949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.089948                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.357002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219534                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.050959                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.496479                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.464286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.322016                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.535115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.546832                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.297545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.306026                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.470656                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.435556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.234688                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.157352                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.433353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.417949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.089948                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.357002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219534                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1959.619952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1815.135465                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    57.132998                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2468.334810                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   315.813629                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7538.461538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7177.200903                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  7799.524025                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7208.719852                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7674.021649                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 138685.790040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 117199.344604                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 167219.788429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 92870.340889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162059.042339                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 119310.631121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 112958.628842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 110470.209056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 121749.000999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 123878.602550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 112588.284950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 98027.303999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 100894.557823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 103790.465465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 113079.738883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 115298.159509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 114812.455573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110986.805798                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113440.474802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 121977.109192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83184.956756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 115190.773488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109524.231607                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 119310.631121                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 112958.628842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 110470.209056                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113717.489923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 121749.000999                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 123878.602550                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 112588.284950                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 121091.514250                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 98027.303999                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 100894.557823                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 103790.465465                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 123234.365402                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 113079.738883                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 115298.159509                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 114812.455573                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 111910.753575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114902.106462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 119310.631121                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 112958.628842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 110470.209056                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113717.489923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 121749.000999                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 123878.602550                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 112588.284950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 121091.514250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 98027.303999                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 100894.557823                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 103790.465465                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 123234.365402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 113079.738883                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 115298.159509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 114812.455573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 111910.753575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114902.106462                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             299216                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3124                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      95.779770                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     58090                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8559907                       # number of writebacks
system.l2.writebacks::total                   8559907                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8515                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         2057                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       429335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1994                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           441901                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          640                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          966                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          525                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          853                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3038                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        45064                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1212                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data         1134                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        48079                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        53579                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       430004                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          853                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         3128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              493018                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        53579                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       430004                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          853                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         3128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             493018                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7440189                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7440189                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         4210                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         4908                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       111573                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         6774                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        127465                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          611                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          443                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         4412                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          538                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6004                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        34598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        18410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       153221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        13624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         219853                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        76778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       173658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         4992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       266214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         6973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       424059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2982                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       543922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1502893                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3840855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        88740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       639140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        89528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4658263                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        76778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       173658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3875453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         4992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       266214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       107150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         6973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       424059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       792361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       543922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       103152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6381009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7440189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        76778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       173658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3875453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         4992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       266214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       107150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         6973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       424059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       792361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       543922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       103152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13821198                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3269                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          673                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          341                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          337                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4620                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4079                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          708                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          390                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          363                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5540                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7348                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1381                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          731                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          700                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        10160                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1194575109820                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1194575109820                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     70591000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     82173500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1883541999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    112707500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2149013999                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      9725500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      7188000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     70890000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      8600500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     96404000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4403484543                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2010249031                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16873771034                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   1146342028                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24433846636                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   8700179618                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     45120500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  18162332619                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    578595008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    210946502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  28401084802                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    641819001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     27899000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  41481172774                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    319943506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     88909005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  59209706589                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 157867708924                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 414017077374                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  10319472694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  49336666613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   9808073652                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 483481290333                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   8700179618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     45120500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  18162332619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 418420561917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    578595008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    210946502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  28401084802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  12329721725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    641819001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     27899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  41481172774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  66210437647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    319943506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     88909005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  59209706589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  10954415680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 665782845893                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1194575109820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   8700179618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     45120500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  18162332619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 418420561917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    578595008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    210946502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  28401084802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  12329721725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    641819001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     27899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  41481172774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  66210437647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    319943506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     88909005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  59209706589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  10954415680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1860357955713                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    427189511                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     56531501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     28760500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     18131502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    530613014                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    427189511                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     56531501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     28760500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     18131502                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    530613014                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.996214                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999901                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.995591                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999381                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.998145                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999833                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.105808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.135140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.134060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.050955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.495305                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.462581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.533618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.541679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.296469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.470386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.435556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.234398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.432049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.416410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.089807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.140672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.323458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.395125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.734331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.456601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.353827                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.050955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.495305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.462581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.317625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.533618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.541679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.296469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.296966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.470386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.435556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.234398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.101999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.432049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.416410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.089807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.346495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203789                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.050955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.495305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.462581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.317625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.533618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.541679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.296469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.296966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.470386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.435556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.234398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.101999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.432049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.416410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.089807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.346495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.441404                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 160557.092007                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 160557.092007                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16767.458432                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16742.766911                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16881.700761                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16638.249188                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16859.639893                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15917.348609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16225.733634                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16067.543064                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15986.059480                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16056.628914                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 127275.696370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 109193.320532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110127.012838                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 84141.370229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111137.199110                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113316.049103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 106920.616114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 104586.789085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 115904.448718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 118045.048685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 106685.166077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92043.453463                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 94894.557823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 97819.343002                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 107291.584842                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 109493.848522                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 108856.980576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 105042.547223                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 107792.946460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 116288.851634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77192.268694                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 109553.141498                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103790.037259                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113316.049103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 106920.616114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104586.789085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107966.878173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 115904.448718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 118045.048685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106685.166077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 115069.731451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92043.453463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 94894.557823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97819.343002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83560.949677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 107291.584842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 109493.848522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 108856.980576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106196.832635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104338.176908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 160557.092007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113316.049103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 106920.616114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104586.789085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107966.878173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 115904.448718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 118045.048685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106685.166077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 115069.731451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92043.453463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 94894.557823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97819.343002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83560.949677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 107291.584842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 109493.848522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 108856.980576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106196.832635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 134601.787465                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 130678.957173                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 83999.258544                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 84341.642229                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 53802.676558                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 114851.301732                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58136.841453                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 40935.192614                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 39344.049248                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 25902.145714                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 52225.690354                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26505791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13997185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1458                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4620                       # Transaction distribution
system.membus.trans_dist::ReadResp           13479382                       # Transaction distribution
system.membus.trans_dist::WriteReq               5540                       # Transaction distribution
system.membus.trans_dist::WriteResp              5540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8710461                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3780754                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           153458                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          23320                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            211053                       # Transaction distribution
system.membus.trans_dist::ReadExResp           209942                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13474762                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         5114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39884466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39904786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40207947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        10228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1423561536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1423581772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1433217292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            35906                       # Total snoops (count)
system.membus.snoopTraffic                      93504                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14023329                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000621                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024906                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14014625     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    8704      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            14023329                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13897522                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4457843                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         67378549369                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5557180                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        72412992559                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      150348444                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    119482185                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7412191                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    103902160                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       75359454                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    72.529247                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        7117421                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       334451                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3189257                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3118576                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        70681                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        19187                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         20802582                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     20802582                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        15447                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11319906                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      9467229                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11335353                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4513.131086                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 12414.756556                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535     11269738     99.42%     99.42% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071        49925      0.44%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607         6846      0.06%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         4090      0.04%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         2486      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215         1250      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          499      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287          254      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823          136      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::589824-655359           57      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-720895           35      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::720896-786431           17      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-851967           14      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::851968-917503            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-983039            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::983040-1.04858e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11335353                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     19957934                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10992.135809                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7914.798804                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 18809.830852                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-65535     19691279     98.66%     98.66% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-131071       187800      0.94%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-196607        37585      0.19%     99.79% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-262143        18556      0.09%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-327679        11100      0.06%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-393215         5879      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-458751         2607      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::458752-524287         1396      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-589823          769      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::589824-655359          409      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-720895          220      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::720896-786431          112      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-851967          124      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::851968-917503           49      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-983039           32      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::983040-1.04858e+06           17      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     19957934                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 517148737000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.787108                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.062464                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 472430213500     91.35%     91.35% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  26635911000      5.15%     96.50% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14588120500      2.82%     99.32% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2908049000      0.56%     99.89% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    251702500      0.05%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    142261000      0.03%     99.96% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     75607000      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     92986000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     22298500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       338000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21      1175000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23        46000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-25         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::26-27         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::28-29        26000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 517148737000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     11185414     99.86%     99.86% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        15128      0.14%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     11200542                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     20802582                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     20802582                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     11200542                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     11200542                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     32003124                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           129985232                       # DTB read hits
system.switch_cpus0.dtb.read_misses          20618467                       # DTB read misses
system.switch_cpus0.dtb.write_hits           50391173                       # DTB write hits
system.switch_cpus0.dtb.write_misses           184115                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 277                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            3622                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        15100                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           12152                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              194                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          7245                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults             1108                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       150603699                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       50575288                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                180376405                       # DTB hits
system.switch_cpus0.dtb.misses               20802582                       # DTB misses
system.switch_cpus0.dtb.accesses            201178987                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks           134659                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort       134659                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          813                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2       132868                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          978                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples       133681                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean    63.445815                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  3352.248250                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767       133622     99.96%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535            5      0.00%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           21      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071            5      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839           10      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607           10      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-294911            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::393216-425983            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total       133681                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         5112                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 11052.132238                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6496.749811                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 27503.089799                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-32767         4926     96.36%     96.36% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::32768-65535            5      0.10%     96.46% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-98303           79      1.55%     98.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::98304-131071           51      1.00%     99.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-163839            5      0.10%     99.10% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::163840-196607           17      0.33%     99.43% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-229375           10      0.20%     99.63% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::229376-262143            6      0.12%     99.75% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-294911            4      0.08%     99.82% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::294912-327679            2      0.04%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-360447            3      0.06%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::360448-393215            3      0.06%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::491520-524287            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         5112                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  66177170920                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.950962                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.216126                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   3247586408      4.91%      4.91% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  62927311512     95.09%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      2127500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       145500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  66177170920                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         3381     81.79%     81.79% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          753     18.21%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         4134                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst       134659                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total       134659                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         4134                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         4134                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total       138793                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           238360666                       # ITB inst hits
system.switch_cpus0.itb.inst_misses            134659                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 277                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            3622                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        15100                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            3618                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            13257                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       238495325                       # ITB inst accesses
system.switch_cpus0.itb.hits                238360666                       # DTB hits
system.switch_cpus0.itb.misses                 134659                       # DTB misses
system.switch_cpus0.itb.accesses            238495325                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          974                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          487                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 23503168.829569                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 163285222.882219                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          280     57.49%     57.49% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          207     42.51%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value   1331437500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          487                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 505863947779                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED  11446043220                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1011405993                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     16193161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             714468705                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          150348444                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     85595451                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            955657509                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       15427846                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles           1229941                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        95201                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      2569210                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       321539                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        71905                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        238346115                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           2716                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    983852389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.779527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.162385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       617198790     62.73%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       146198053     14.86%     77.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        40625607      4.13%     81.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       179829939     18.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    983852389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148653                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.706411                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        42047167                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    649906959                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        259470381                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     25147910                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7279972                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19444292                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       435043                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     646309322                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     24327252                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7279972                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        72867433                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      582558199                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     22350877                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        250908240                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     47887668                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     616964906                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     11862420                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20963565                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5869196                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3597107                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      14059360                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    683221057                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2737933303                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661973987                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         5233                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    527436838                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       155784227                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       671492                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       621723                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55181008                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    142881363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     56882415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2474111                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1921045                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         604507737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       924784                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        577796701                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      6159805                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    121454406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    276571325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        29297                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    983852389                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.587280                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.967102                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    665288736     67.62%     67.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    134459894     13.67%     81.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    115470005     11.74%     93.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     62138269      6.32%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6495435      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           50      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    983852389                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       54170972     43.22%     43.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         90213      0.07%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      47493732     37.89%     81.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     23581789     18.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           93      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    365980651     63.34%     63.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1115195      0.19%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          778      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    155757698     26.96%     90.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54942286      9.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     577796701                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.571281                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          125336706                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.216922                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2270921621                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    726894166                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    537489256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        20681                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         7382                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         5632                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     703119952                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses          13362                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3477551                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     30464129                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        84457                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        14920                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      5768663                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       740792                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1307294                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7279972                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      239034831                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      5302461                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    605463858                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    142881363                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     56882415                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       392264                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1384617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      3015485                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        14920                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      5548202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2112794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7660996                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    545870995                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    130161862                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11123853                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                31337                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           183581457                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       104176307                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          53419595                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.539715                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             538313433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            537494888                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        321133328                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        524310450                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.531433                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.612487                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    108986127                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       895487                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      6978240                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    966183238                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.500932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.348571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    763942295     79.07%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    103908189     10.75%     89.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     37682537      3.90%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     16123114      1.67%     95.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     16901871      1.75%     97.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5576776      0.58%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5915696      0.61%     98.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3697708      0.38%     98.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12435052      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    966183238                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    450329252                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     483992517                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             163530990                       # Number of memory references committed
system.switch_cpus0.commit.loads            112417236                       # Number of loads committed
system.switch_cpus0.commit.membars             494049                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          94896755                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              5632                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        399296098                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4217119                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    319346522     65.98%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1114228      0.23%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          777      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    112417236     23.23%     89.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     51113754     10.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    483992517                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12435052                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1543336315                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1203619654                       # The number of ROB writes
system.switch_cpus0.timesIdled                 173891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               27553604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            22891880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          450314860                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            483978125                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.245997                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.245997                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445236                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445236                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       588630307                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299430394                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             4099                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2352                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2065221096                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       286817212                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1862520002                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        662968                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      238368955                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    175309846                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     15591663                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    144336987                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      105240314                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    72.912921                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       32185718                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      3970355                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2240907                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1975780                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       265127                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       246418                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           121321                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       121321                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1        10647                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        65283                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        45391                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        75930                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   904.444883                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 10991.177787                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        75604     99.57%     99.57% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          213      0.28%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           45      0.06%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           37      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679           14      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215           11      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751            4      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        75930                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        44793                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 29434.788918                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean  9917.636313                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 60372.737675                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-131071        42509     94.90%     94.90% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-262143         1617      3.61%     98.51% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-393215          514      1.15%     99.66% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-524287          103      0.23%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-655359           36      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-786431            7      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-917503            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::917504-1.04858e+06            4      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        44793                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 388566063120                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.658492                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.488063                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 388388691120     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3    104850000      0.03%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     33926000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7     10525500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9     10553500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      2415000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      2883500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     12148000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17        70500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 388566063120                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        17284     72.65%     72.65% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         6508     27.35%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        23792                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       121321                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       121321                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        23792                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        23792                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       145113                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           109034153                       # DTB read hits
system.switch_cpus1.dtb.read_misses             94269                       # DTB read misses
system.switch_cpus1.dtb.write_hits           97033284                       # DTB write hits
system.switch_cpus1.dtb.write_misses            27052                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 277                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            3622                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        15100                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries           11328                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             6005                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          2387                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             1913                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       109128422                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       97060336                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                206067437                       # DTB hits
system.switch_cpus1.dtb.misses                 121321                       # DTB misses
system.switch_cpus1.dtb.accesses            206188758                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            22129                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        22129                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         1609                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        18494                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         2026                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        20103                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean  1065.214147                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 14801.595534                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-65535        19978     99.38%     99.38% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-131071           81      0.40%     99.78% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-196607           17      0.08%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-262143            9      0.04%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-327679            8      0.04%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-393215            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-458751            4      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::458752-524287            3      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        20103                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        12659                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 24660.360218                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9081.691895                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 59120.122547                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535        11121     87.85%     87.85% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071          993      7.84%     95.69% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          234      1.85%     97.54% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143          110      0.87%     98.41% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           91      0.72%     99.13% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           56      0.44%     99.57% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751           25      0.20%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287           11      0.09%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823            7      0.06%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            8      0.06%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::720896-786431            1      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::786432-851967            2      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        12659                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples 105068281084                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.885057                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.319458                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  12090402000     11.51%     11.51% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  92967131084     88.48%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      8493000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3      1805500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       391500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5        38500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6        19500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total 105068281084                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         9601     90.29%     90.29% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M         1032      9.71%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        10633                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        22129                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        22129                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        10633                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        10633                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        32762                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           507656965                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             22129                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 277                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            3622                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        15100                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            7451                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3945                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       507679094                       # ITB inst accesses
system.switch_cpus1.itb.hits                507656965                       # DTB hits
system.switch_cpus1.itb.misses                  22129                       # DTB misses
system.switch_cpus1.itb.accesses            507679094                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions         1065                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          533                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 23596355.575985                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 108381429.696739                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          339     63.60%     63.60% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          194     36.40%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    881853500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          533                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 504850533978                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED  12576857522                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles              1009703891                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     32621367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1588226375                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          238368955                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    139401812                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            918779301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       31888088                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            316751                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       188839                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       242777                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       629828                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       209253                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        507649714                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       276995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           7963                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    968932160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.877622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.100475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       105158671     10.85%     10.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       337778298     34.86%     45.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        96475727      9.96%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       429519464     44.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    968932160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.236078                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.572963                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        81301857                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    132091285                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        689823311                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     50259900                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      15455807                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     36328503                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       506719                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1667177418                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     67758997                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      15455807                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       154510068                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       31973497                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     30822242                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        666613622                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     69556924                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1604238942                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     29605667                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      5594938                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      40231074                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        104038                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4756031                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2351952008                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7688043409                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2369510297                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        18712                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1886674457                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       465277549                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1628681                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       686581                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        104628144                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    132949803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    109158909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3557649                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     32167627                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1572079771                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1113263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1398088798                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     24088332                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    283741874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    946719638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        50108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    968932160                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.442917                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.987850                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    214793856     22.17%     22.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    239800126     24.75%     46.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    393544512     40.62%     87.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    111977475     11.56%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8813732      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2459      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    968932160                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      250067011     76.82%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         10438      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      46111528     14.17%     90.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     29331946      9.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          231      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1157635734     82.80%     82.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     16475828      1.18%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            3      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1075644      0.08%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    123377178      8.82%     92.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     99524179      7.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1398088798                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.384652                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          325520923                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.232833                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4114650211                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1856935584                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1371966667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        68800                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        23588                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        20499                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1723564833                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          44657                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1342361                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28084323                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3822                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        24407                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     12650098                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      5082224                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       160643                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      15455807                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       24211281                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       228954                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1573265147                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    132949803                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    109158909                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       618721                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8667                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       208669                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        24407                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     12159496                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3419145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     15578641                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1381955529                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    118189974                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     16014827                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                72113                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           216183617                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       173780121                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          97993643                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.368674                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1373097106                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1371987166                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        948222377                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2460581373                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.358802                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.385365                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    251431266                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1063155                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     15103426                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    930296479                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.386122                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.526410                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    279788582     30.08%     30.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    311239544     33.46%     63.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    214861283     23.10%     86.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     56178100      6.04%     92.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     25056611      2.69%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     13247779      1.42%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      9590855      1.03%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6672264      0.72%     98.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     13661461      1.47%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    930296479                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1135480158                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1289504415                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             201374290                       # Number of memory references committed
system.switch_cpus1.commit.loads            104865480                       # Number of loads committed
system.switch_cpus1.commit.membars             446204                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         167834509                       # Number of branches committed
system.switch_cpus1.commit.fp_insts             20496                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1178623189                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     30146234                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1071541122     83.10%     83.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     15513415      1.20%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1075588      0.08%     84.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    104865480      8.13%     92.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     96508810      7.48%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1289504415                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     13661461                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2456030441                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3120311782                       # The number of ROB writes
system.switch_cpus1.timesIdled                 271057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               40771731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            25153524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1135426901                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1289451158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.889272                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.889272                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.124515                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.124515                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1883953382                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1081625188                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            15161                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6492                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4523139258                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       910545578                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1902036027                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        857015                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      113015000                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     73776326                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4157582                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     92573676                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       47068683                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    50.844565                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       13082487                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3164429                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8917791                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5463127                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3454664                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       124732                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3671167                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3671167                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         9670                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       495988                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3165509                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       505658                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3736.383089                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  8821.596111                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       503819     99.64%     99.64% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1548      0.31%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          144      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           78      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           43      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           20      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::589824-655359            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       505658                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1974328                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7815.294115                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7115.174569                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9418.292604                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1961233     99.34%     99.34% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11351      0.57%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607          978      0.05%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          417      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          219      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215           80      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           10      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287           37      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1974328                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 487219501428                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.374133                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.013777                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 483723444428     99.28%     99.28% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    386275500      0.08%     99.36% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    346359500      0.07%     99.43% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    352471000      0.07%     99.51% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    344683000      0.07%     99.58% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432395000      0.09%     99.66% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    291351500      0.06%     99.72% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1340807500      0.28%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17      1589000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-21         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::22-23         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-25       120500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 487219501428                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       166413     96.06%     96.06% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         6827      3.94%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       173240                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3671167                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3671167                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       173240                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       173240                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3844407                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            73845141                       # DTB read hits
system.switch_cpus2.dtb.read_misses             80581                       # DTB read misses
system.switch_cpus2.dtb.write_hits          217943135                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3590586                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 277                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            3622                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        15100                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           24468                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              145                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          2360                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              853                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        73925722                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      221533721                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                291788276                       # DTB hits
system.switch_cpus2.dtb.misses                3671167                       # DTB misses
system.switch_cpus2.dtb.accesses            295459443                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             6750                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         6750                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1         1135                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4680                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          935                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5815                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1117.884781                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 12583.255182                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         5764     99.12%     99.12% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           11      0.19%     99.31% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           19      0.33%     99.64% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            2      0.03%     99.67% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            9      0.15%     99.83% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            5      0.09%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            1      0.02%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::229376-262143            1      0.02%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::262144-294911            2      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::327680-360447            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5815                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         4437                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 11924.385846                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  6502.204398                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 29300.768375                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         4256     95.92%     95.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535            1      0.02%     95.94% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303           54      1.22%     97.16% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           58      1.31%     98.47% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           14      0.32%     98.78% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           28      0.63%     99.41% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375           10      0.23%     99.64% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143            6      0.14%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            3      0.07%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            2      0.05%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            1      0.02%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::360448-393215            4      0.09%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         4437                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  23214618960                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.832317                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.373997                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   3895533000     16.78%     16.78% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  19316865460     83.21%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      1751000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       329000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       140500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  23214618960                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2483     70.90%     70.90% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M         1019     29.10%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3502                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         6750                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         6750                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3502                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3502                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        10252                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           203229201                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6750                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 277                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            3622                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        15100                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3282                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11695                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       203235951                       # ITB inst accesses
system.switch_cpus2.itb.hits                203229201                       # DTB hits
system.switch_cpus2.itb.misses                   6750                       # DTB misses
system.switch_cpus2.itb.accesses            203235951                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          909                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          455                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 8128090.701099                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 43602341.364195                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          270     59.34%     59.34% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          185     40.66%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    422907000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          455                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 513652837731                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3698281269                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1027305945                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     48053533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             620421766                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          113015000                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     65614297                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            912760859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10915660                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             69143                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        55138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       361818                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       340454                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        77335                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        203216415                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       321490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1699                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    967176110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.834273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.198285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       594430314     61.46%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       131975105     13.65%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        47398089      4.90%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       193372602     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    967176110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.110011                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.603931                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        78357463                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    618396124                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        203818124                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     61356570                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5247829                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     13103413                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       211873                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     649687092                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     15219425                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5247829                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       121800740                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       88714694                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    191743605                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        221523242                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    338146000                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     635347295                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1525797                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4642959                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        107443                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         22821                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     307259941                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    494288383                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3209214722                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    909248952                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         4420                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    455632550                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38655797                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7696285                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6832031                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        126181180                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     80806532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    223693955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13714440                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3907518                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         610458656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14949364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        615911921                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2562604                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26393759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     83672760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       313156                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    967176110                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.636815                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.892954                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    569404158     58.87%     58.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    231542136     23.94%     82.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    118020870     12.20%     95.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     44508268      4.60%     99.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3700149      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          529      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    967176110                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       40514436     17.44%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            27      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     17.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      23243240     10.01%     27.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    168499114     72.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          352      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    316512901     51.39%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22866      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          523      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     75593123     12.27%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    223782156     36.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     615911921                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.599541                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          232256817                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.377094                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2433804428                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    651943752                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    605669897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        14945                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         5622                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         4576                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     848158904                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           9482                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3256078                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7795331                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        82244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       147664                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      5242361                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       520836                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6863957                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5247829                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1956501                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81886                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    625632659                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     80806532                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    223693955                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6752063                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        56508                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       147664                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3660069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       308026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3968095                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    607517320                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     74951579                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4723608                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               224639                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           294674032                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        80144853                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         219722453                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.591369                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             606504287                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            605674473                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        228218718                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        411921401                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.589576                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.554035                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     15948422                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14636208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3947581                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    960766116                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.623687                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.223261                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    614134133     63.92%     63.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    238328511     24.81%     88.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     52622285      5.48%     94.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     21786959      2.27%     96.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     15028068      1.56%     98.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3974902      0.41%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3059835      0.32%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2713519      0.28%     99.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      9117904      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    960766116                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    444476824                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     599217615                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             291462787                       # Number of memory references committed
system.switch_cpus2.commit.loads             73011193                       # Number of loads committed
system.switch_cpus2.commit.membars            7769421                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          79308250                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              4576                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        534129697                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7579839                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    307731854     51.36%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        22452      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          522      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     73011193     12.18%     63.54% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    218451594     36.46%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    599217615                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      9117904                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1558905497                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1236525837                       # The number of ROB writes
system.switch_cpus2.timesIdled                 440983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               60129835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             7396376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          444273442                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            599014233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.312328                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.312328                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.432465                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.432465                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       837577888                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      276482357                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             3630                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1264                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       2065230648                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       175077744                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1904096377                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11757916                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      295384588                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    203764385                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     12693516                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    224751488                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      132361172                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.892234                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       32531612                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      5204545                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18899147                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     15327655                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3571492                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       665879                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           832243                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       832243                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1       122632                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       436461                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       273150                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       559093                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   178.867380                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  5139.375754                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       558614     99.91%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          291      0.05%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           89      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           51      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           22      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215           14      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       559093                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        47888                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 23491.354828                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean  8477.184805                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 54561.034125                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        42077     87.87%     87.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3993      8.34%     96.20% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          785      1.64%     97.84% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          476      0.99%     98.84% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          228      0.48%     99.31% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215          135      0.28%     99.59% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751          110      0.23%     99.82% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           27      0.06%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823           36      0.08%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359           11      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895            8      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        47888                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 517116588500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.630791                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.493852                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 516806515500     99.94%     99.94% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3    231554000      0.04%     99.98% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     33328500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     15344000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9     10288000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      4015500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      4004000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     10662500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       876500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 517116588500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K        15351     67.97%     67.97% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         7235     32.03%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        22586                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       832243                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       832243                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        22586                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        22586                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       854829                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           231703784                       # DTB read hits
system.switch_cpus3.dtb.read_misses            724141                       # DTB read misses
system.switch_cpus3.dtb.write_hits          211200914                       # DTB write hits
system.switch_cpus3.dtb.write_misses           108102                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 277                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            3622                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        15100                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries           14407                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              257                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          2790                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults             1601                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       232427925                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      211309016                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                442904698                       # DTB hits
system.switch_cpus3.dtb.misses                 832243                       # DTB misses
system.switch_cpus3.dtb.accesses            443736941                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            17499                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        17499                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1         1526                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2        13807                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         2166                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        15333                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  1704.460967                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 18137.983200                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-65535        15178     98.99%     98.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-131071           94      0.61%     99.60% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-196607           35      0.23%     99.83% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-262143            7      0.05%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-327679           10      0.07%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-393215            3      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::393216-458751            3      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::458752-524287            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::589824-655359            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        15333                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples        12072                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 12349.983433                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6970.402662                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 31841.782018                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535        11580     95.92%     95.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          329      2.73%     98.65% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           75      0.62%     99.27% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           45      0.37%     99.64% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           17      0.14%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215           16      0.13%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            8      0.07%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total        12072                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  31726604552                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.745557                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.436420                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   8083115000     25.48%     25.48% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  23634345052     74.49%     99.97% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      7902500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3      1162500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4        29000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5        50500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  31726604552                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         8795     88.78%     88.78% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M         1111     11.22%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         9906                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        17499                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        17499                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         9906                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         9906                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        27405                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           467202415                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             17499                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 277                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            3622                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        15100                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            9292                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            18438                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       467219914                       # ITB inst accesses
system.switch_cpus3.itb.hits                467202415                       # DTB hits
system.switch_cpus3.itb.misses                  17499                       # DTB misses
system.switch_cpus3.itb.accesses            467219914                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2963                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1482                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 4104618.616059                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 38518512.629057                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          873     58.91%     58.91% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          609     41.09%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value   1167258000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1482                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 511096857710                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   6083044789                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1022132716                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    108998664                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1309095716                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          295384588                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    180220439                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            799469145                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       25656776                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            190909                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       153994                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       318991                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       770254                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       179553                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        467180616                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       939846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           4778                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    922909898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.759160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.178616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       174965080     18.96%     18.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       254031718     27.53%     46.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       112224984     12.16%     58.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       381688116     41.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    922909898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.288988                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.280749                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       129906320                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    113781064                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        642482235                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     25495940                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      11244339                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     42389075                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1586838                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1470271635                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     50949539                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      11244339                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       176486532                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       16669059                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     72030254                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        620726074                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     25753640                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1431140738                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     18434273                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3505857                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1178678                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        521812                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       6852920                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1652983304                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6671256723                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1708542117                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         8401                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1479174206                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       173809098                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2424798                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2349488                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         45038950                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    255854406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    243172041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     11780025                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6772559                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1401075255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6606277                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1350755185                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      9959376                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    132535916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    371486799                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        51128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    922909898                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.463583                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.140200                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    259523478     28.12%     28.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    179780705     19.48%     47.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    301721934     32.69%     80.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    160004546     17.34%     97.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     21879201      2.37%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           34      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    922909898                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      161439626     40.88%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            57      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      97878907     24.79%     65.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    135556305     34.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          337      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    865441158     64.07%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1910980      0.14%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1235      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    250310699     18.53%     82.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    233090763     17.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1350755185                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.321507                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          394874895                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.292336                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   4029221354                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1540236487                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1319745760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        33185                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes        12367                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         9646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1745608733                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          21010                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      8232916                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     29086391                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        45421                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        31527                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     19916389                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3584725                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       188419                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      11244339                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        9836292                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        81751                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1407829897                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    255854406                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    243172041                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2331839                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        58395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        31527                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      8104935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3522089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     11627024                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1328537116                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    241869207                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     21424799                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop               148365                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           470742124                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       237311892                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         228872917                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.299770                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1321271917                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1319755406                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        712516965                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1369452355                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.291178                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.520293                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    107429388                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6555149                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     11109467                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    902853705                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.412440                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.921128                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    380279488     42.12%     42.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    244275764     27.06%     69.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    102861175     11.39%     80.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     66611223      7.38%     87.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     36306941      4.02%     91.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     21370365      2.37%     94.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     13790184      1.53%     95.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      8294155      0.92%     96.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     29064410      3.22%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    902853705                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1024284215                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1275226841                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             450023667                       # Number of memory references committed
system.switch_cpus3.commit.loads            226768015                       # Number of loads committed
system.switch_cpus3.commit.membars            4221344                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         228016545                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              9645                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1100651096                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     22117147                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    823440820     64.57%     64.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1761110      0.14%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc         1231      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    226768015     17.78%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    223255652     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1275226841                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     29064410                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2255600110                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2785356309                       # The number of ROB writes
system.switch_cpus3.timesIdled                 690320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               99222818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            12085880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1024202989                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1275145615                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.997979                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.997979                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.002025                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.002025                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1494463766                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      770680908                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             6180                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            4142                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4671146073                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       734752008                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2347954378                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4462283                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     63011461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     31206035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1840986                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         133636                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       128623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5013                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3753682512500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4620                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          24054664                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5540                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20645178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     19237318                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3779739                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10160987                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          143561                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23320                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         166881                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7469511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7469511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10826996                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13223060                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         7241                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1126257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36659656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         3446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4525097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2693858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1122590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        11783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        34158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5427396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23559986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       166796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     18169701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       935620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         8173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        27167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94474782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     48052864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1562027175                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        88320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    192923520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    114937088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     46285635                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       404864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1277696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    231568384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    994515410                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        76288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1956288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    775239936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     38186704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       215296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       935232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4008690700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22749902                       # Total snoops (count)
system.tol2bus.snoopTraffic                 561125632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54206454                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               52352793     96.58%     96.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1527175      2.82%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 244002      0.45%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  73999      0.14%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4383      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2646      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1071      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    385      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54206454                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62837812206                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1602080                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         565715809                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18389088983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3105487                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2267627710                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1351425495                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         576499361                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8224919                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          21385808                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2719860658                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11755470226                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2864988                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        204468748                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       9095617800                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        482621863                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          7226973                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         18873915                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
