Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\petry\OneDrive\projects_quartus\OSCILL\oscill_nios.qsys --synthesis=VERILOG --output-directory=C:\Users\petry\OneDrive\projects_quartus\OSCILL\oscill_nios\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading OSCILL/oscill_nios.qsys
Progress: Reading input file
Progress: Adding audio_pll [altera_up_avalon_audio_pll 15.1]
Progress: Parameterizing module audio_pll
Progress: Adding audio_transf [altera_up_avalon_audio 15.1]
Progress: Parameterizing module audio_transf
Progress: Adding av_config [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module av_config
Progress: Adding clk [clock_source 16.0]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding niosII [altera_nios2_gen2 16.0]
Progress: Parameterizing module niosII
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_hex_0 [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_hex_0
Progress: Adding pio_hex_1 [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_hex_1
Progress: Adding pio_hex_2 [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_hex_2
Progress: Adding pio_hex_3 [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_hex_3
Progress: Adding pio_hex_4 [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_hex_4
Progress: Adding pio_hex_5 [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_hex_5
Progress: Adding pio_key [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_sw
Progress: Adding pll_vga [altera_pll 16.0]
Progress: Parameterizing module pll_vga
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding vga_contr [altera_up_avalon_video_vga_controller 15.1]
Progress: Parameterizing module vga_contr
Progress: Adding video_dual_clock_buffer [altera_up_avalon_video_dual_clock_buffer 15.1]
Progress: Parameterizing module video_dual_clock_buffer
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 15.1]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 15.1]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 15.1]
Progress: Parameterizing module video_scaler_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: oscill_nios.av_config: The data format must be Left Justified, if using the Altera UP Audio IP Core.
Info: oscill_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: oscill_nios.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: oscill_nios.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: oscill_nios.pll_vga: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: oscill_nios.pll_vga: Able to implement PLL with user settings
Info: oscill_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: oscill_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: oscill_nios.vga_contr: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: oscill_nios.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: oscill_nios.video_scaler_0: Change in Resolution: 160 x 120 -> 640 x 480
Info: oscill_nios: Generating oscill_nios "oscill_nios" for QUARTUS_SYNTH
Info: audio_pll: "oscill_nios" instantiated altera_up_avalon_audio_pll "audio_pll"
Info: audio_transf: Starting Generation of Audio Controller
Info: audio_transf: "oscill_nios" instantiated altera_up_avalon_audio "audio_transf"
Info: av_config: Starting Generation of Audio and Video Config
Info: av_config: "oscill_nios" instantiated altera_up_avalon_audio_and_video_config "av_config"
Info: jtag_uart: Starting RTL generation for module 'oscill_nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=oscill_nios_jtag_uart --dir=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0003_jtag_uart_gen//oscill_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'oscill_nios_jtag_uart'
Info: jtag_uart: "oscill_nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: niosII: "oscill_nios" instantiated altera_nios2_gen2 "niosII"
Info: onchip_memory: Starting RTL generation for module 'oscill_nios_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=oscill_nios_onchip_memory --dir=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0004_onchip_memory_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0004_onchip_memory_gen//oscill_nios_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'oscill_nios_onchip_memory'
Info: onchip_memory: "oscill_nios" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_hex_0: Starting RTL generation for module 'oscill_nios_pio_hex_0'
Info: pio_hex_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=oscill_nios_pio_hex_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0005_pio_hex_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0005_pio_hex_0_gen//oscill_nios_pio_hex_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_hex_0: Done RTL generation for module 'oscill_nios_pio_hex_0'
Info: pio_hex_0: "oscill_nios" instantiated altera_avalon_pio "pio_hex_0"
Info: pio_key: Starting RTL generation for module 'oscill_nios_pio_key'
Info: pio_key:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=oscill_nios_pio_key --dir=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0006_pio_key_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0006_pio_key_gen//oscill_nios_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'oscill_nios_pio_key'
Info: pio_key: "oscill_nios" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'oscill_nios_pio_led'
Info: pio_led:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=oscill_nios_pio_led --dir=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0007_pio_led_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0007_pio_led_gen//oscill_nios_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'oscill_nios_pio_led'
Info: pio_led: "oscill_nios" instantiated altera_avalon_pio "pio_led"
Info: pio_sw: Starting RTL generation for module 'oscill_nios_pio_sw'
Info: pio_sw:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=oscill_nios_pio_sw --dir=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0008_pio_sw_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0008_pio_sw_gen//oscill_nios_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'oscill_nios_pio_sw'
Info: pio_sw: "oscill_nios" instantiated altera_avalon_pio "pio_sw"
Info: pll_vga: "oscill_nios" instantiated altera_pll "pll_vga"
Info: sysid_qsys: "oscill_nios" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: vga_contr: Starting Generation of VGA Controller
Info: vga_contr: "oscill_nios" instantiated altera_up_avalon_video_vga_controller "vga_contr"
Info: video_dual_clock_buffer: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer: "oscill_nios" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer"
Info: video_pixel_buffer_dma_0: Starting Generation of VGA Pixel Buffer
Info: video_pixel_buffer_dma_0: "oscill_nios" instantiated altera_up_avalon_video_pixel_buffer_dma "video_pixel_buffer_dma_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "oscill_nios" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "oscill_nios" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "oscill_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "oscill_nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "oscill_nios" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'oscill_nios_niosII_cpu'
Info: cpu:   Generation command is [exec C:/altera/16.0/quartus/bin64//eperlcmd.exe -I C:/altera/16.0/quartus/bin64//perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=oscill_nios_niosII_cpu --dir=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0020_cpu_gen/ --quartus_bindir=C:/altera/16.0/quartus/bin64/ --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8379_4909721449894730682.dir/0020_cpu_gen//oscill_nios_niosII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.04.27 03:08:01 (*) Starting Nios II generation
Info: cpu: # 2020.04.27 03:08:01 (*)   Checking for plaintext license.
Info: cpu: # 2020.04.27 03:08:02 (*)   Plaintext license not found.
Info: cpu: # 2020.04.27 03:08:02 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.04.27 03:08:03 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.04.27 03:08:03 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.04.27 03:08:03 (*)   Creating all objects for CPU
Info: cpu: # 2020.04.27 03:08:03 (*)     Testbench
Info: cpu: # 2020.04.27 03:08:03 (*)     Instruction decoding
Info: cpu: # 2020.04.27 03:08:03 (*)       Instruction fields
Info: cpu: # 2020.04.27 03:08:03 (*)       Instruction decodes
Info: cpu: # 2020.04.27 03:08:04 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.04.27 03:08:05 (*)       Instruction controls
Info: cpu: # 2020.04.27 03:08:05 (*)     Pipeline frontend
Info: cpu: # 2020.04.27 03:08:05 (*)     Pipeline backend
Info: cpu: # 2020.04.27 03:08:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.04.27 03:08:11 (*)   Creating encrypted RTL
Info: cpu: # 2020.04.27 03:08:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'oscill_nios_niosII_cpu'
Info: cpu: "niosII" instantiated altera_nios2_gen2_unit "cpu"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"
Info: niosII_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "niosII_debug_mem_slave_translator"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent"
Info: niosII_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "niosII_debug_mem_slave_agent"
Info: niosII_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "niosII_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: niosII_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "niosII_data_master_limiter"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/OSCILL/oscill_nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/OSCILL/oscill_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/OSCILL/oscill_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/OSCILL/oscill_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/OSCILL/oscill_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/OSCILL/oscill_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "video_pixel_buffer_dma_0_avalon_pixel_dma_master_rsp_width_adapter"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/OSCILL/oscill_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: oscill_nios: Done "oscill_nios" with 50 modules, 94 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
