Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2360488457b74686aa8b35c96c7e7f00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Built_In_Self_Test_T_behav xil_defaultlib.Built_In_Self_Test_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out' [C:/Users/lawre/Downloads/Lab4_TeamX_Built_In_Self_Test.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Many_To_One_LFSR
Compiling module xil_defaultlib.ScanDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Built_In_Self_Test
Compiling module xil_defaultlib.Built_In_Self_Test_T
Compiling module xil_defaultlib.glbl
Built simulation snapshot Built_In_Self_Test_T_behav
