// Seed: 1326806454
module module_0 ();
  logic id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  logic id_15;
  always begin
    id_1 = 1;
  end
  pullup (1 == id_6, 1);
  logic id_16 = id_1;
  assign id_1 = id_13;
endmodule
`timescale 1 ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  input id_1;
  logic id_3;
endmodule
