{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 13:53:40 2010 " "Info: Processing started: Fri Jul 02 13:53:40 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off read_rabbit_high_limit -c read_rabbit_high_limit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off read_rabbit_high_limit -c read_rabbit_high_limit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_rabbit_high_limit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_rabbit_high_limit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_rabbit_high_limit " "Info: Found entity 1: read_rabbit_high_limit" {  } { { "read_rabbit_high_limit.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/read_rabbit_high_limit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Info: Found entity 1: trigger" {  } { { "trigger.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/trigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 reader " "Info: Found entity 1: reader" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/reader.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Info: Found entity 1: converter" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "read_rabbit_high_limit " "Info: Elaborating entity \"read_rabbit_high_limit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:triggering " "Info: Elaborating entity \"trigger\" for hierarchy \"trigger:triggering\"" {  } { { "read_rabbit_high_limit.v" "triggering" { Text "C:/altera/71/quartus/read_rabbit_high_limit/read_rabbit_high_limit.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reader reader:reading " "Info: Elaborating entity \"reader\" for hierarchy \"reader:reading\"" {  } { { "read_rabbit_high_limit.v" "reading" { Text "C:/altera/71/quartus/read_rabbit_high_limit/read_rabbit_high_limit.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:converting " "Info: Elaborating entity \"converter\" for hierarchy \"converter:converting\"" {  } { { "read_rabbit_high_limit.v" "converting" { Text "C:/altera/71/quartus/read_rabbit_high_limit/read_rabbit_high_limit.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(52) " "Warning (10230): Verilog HDL assignment warning at converter.v(52): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(57) " "Warning (10230): Verilog HDL assignment warning at converter.v(57): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(62) " "Warning (10230): Verilog HDL assignment warning at converter.v(62): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(67) " "Warning (10230): Verilog HDL assignment warning at converter.v(67): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(72) " "Warning (10230): Verilog HDL assignment warning at converter.v(72): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(77) " "Warning (10230): Verilog HDL assignment warning at converter.v(77): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(82) " "Warning (10230): Verilog HDL assignment warning at converter.v(82): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 converter.v(87) " "Warning (10230): Verilog HDL assignment warning at converter.v(87): truncated value with size 32 to match size of target (4)" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_high_limit/converter.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "393 " "Info: Implemented 393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Info: Implemented 57 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Info: Implemented 332 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Allocated 144 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 13:53:53 2010 " "Info: Processing ended: Fri Jul 02 13:53:53 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
