// Seed: 958664115
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1ps
module module_0 (
    inout logic id_0,
    output id_1,
    inout logic id_2
);
  logic id_3 = id_0;
endmodule
