/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [33:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = celloutsig_0_11z ? celloutsig_0_8z : celloutsig_0_4z;
  assign celloutsig_0_0z = ~(in_data[31] & in_data[16]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[0] & celloutsig_0_3z);
  assign celloutsig_1_11z = ~(celloutsig_1_1z & celloutsig_1_5z[3]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[1] & celloutsig_0_0z);
  assign celloutsig_0_6z = !(celloutsig_0_5z[2] ? celloutsig_0_0z : celloutsig_0_3z);
  assign celloutsig_1_1z = ~in_data[117];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_2z = { celloutsig_1_0z[5], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_12z = { celloutsig_1_2z[2:1], celloutsig_1_7z[3:1], 1'h1, celloutsig_1_3z } <= { in_data[164:162], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[77:74] !== celloutsig_0_1z;
  assign celloutsig_0_1z = ~ in_data[36:33];
  assign celloutsig_0_11z = ~^ { celloutsig_0_1z[3:1], _00_ };
  assign celloutsig_0_27z = ^ _00_[5:2];
  assign celloutsig_0_5z = { celloutsig_0_1z[1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z } >> { celloutsig_0_1z[2:0], celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_2z[2], celloutsig_1_12z, celloutsig_1_2z } >> { celloutsig_1_8z[32:31], celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[128:97], celloutsig_1_3z, 1'h1 } >> { in_data[171:149], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[172:167] ~^ in_data[149:144];
  assign celloutsig_1_18z = ~((in_data[133] & celloutsig_1_5z[1]) | celloutsig_1_2z[0]);
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_1_3z = ~((in_data[141] & in_data[102]) | celloutsig_1_1z);
  assign celloutsig_1_6z = ~((in_data[154] & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_2z[1]));
  assign { celloutsig_1_7z[2:1], celloutsig_1_7z[3] } = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z[0] } | { celloutsig_1_5z[2], celloutsig_1_3z, celloutsig_1_5z[3] };
  assign celloutsig_1_7z[0] = 1'h1;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
