Running: C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_lab02_isim_beh.exe -prj C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_lab02_beh.prj work.test_lab02 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cal/Desktop/School/CST345/CST345_Lab02/Mux_disp.v" into library work
Analyzing Verilog file "C:/Users/cal/Desktop/School/CST345/CST345_Lab02/Flipflop4bit.v" into library work
Analyzing Verilog file "C:/Users/cal/Desktop/School/CST345/CST345_Lab02/Lab02_Toplevel.v" into library work
Analyzing Verilog file "C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_lab02.v" into library work
Analyzing Verilog file "C:/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FF5bit
Compiling module Mux_disp
Compiling module Lab02_Toplevel
Compiling module test_lab02
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_lab02_isim_beh.exe
Fuse Memory Usage: 26488 KB
Fuse CPU Usage: 436 ms
