<dec f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='112' type='void llvm::MCAsmBackend::applyFixup(const llvm::MCAssembler &amp; Asm, const llvm::MCFixup &amp; Fixup, const llvm::MCValue &amp; Target, MutableArrayRef&lt;char&gt; Data, uint64_t Value, bool IsResolved, const llvm::MCSubtargetInfo * STI) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='106'>/// Apply the \p Value for given \p Fixup into the provided data fragment, at
  /// the offset specified by the fixup and following the fixup kind as
  /// appropriate. Errors (such as an out of range fixup value) should be
  /// reported via \p Ctx.
  /// The  \p STI is present only for fragments of type MCRelaxableFragment and
  /// MCDataFragment with hasInstructions() == true.</doc>
<use f='llvm/llvm/lib/MC/MCAssembler.cpp' l='851' u='c' c='_ZN4llvm11MCAssembler6layoutERNS_11MCAsmLayoutE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='369' c='_ZNK12_GLOBAL__N_117AArch64AsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp' l='107' c='_ZNK12_GLOBAL__N_116AMDGPUAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='1034' c='_ZNK4llvm13ARMAsmBackend10applyFixupERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueENS_15MutableArrayRefIcEEmbPKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFAsmBackend.cpp' l='69' c='_ZNK12_GLOBAL__N_113BPFAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='413' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiAsmBackend.cpp' l='94' c='_ZNK12_GLOBAL__N_115LanaiAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430AsmBackend.cpp' l='133' c='_ZNK12_GLOBAL__N_116MSP430AsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsAsmBackend.cpp' l='278' c='_ZNK4llvm14MipsAsmBackend10applyFixupERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueENS_15MutableArrayRefIcEEmbPKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='122' c='_ZNK12_GLOBAL__N_113PPCAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcAsmBackend.cpp' l='298' c='_ZNK12_GLOBAL__N_118ELFSparcAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCAsmBackend.cpp' l='96' c='_ZNK12_GLOBAL__N_119SystemZMCAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyAsmBackend.cpp' l='99' c='_ZNK12_GLOBAL__N_121WebAssemblyAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='109' c='_ZNK12_GLOBAL__N_113X86AsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
