
# üî¢ Full Adder Design in Cadence Virtuoso (90nm)

This repository documents the complete **1-bit Full Adder** design using **Cadence Virtuoso**, showcasing schematic creation, symbol generation, layout drawing, simulation, and verification steps such as DRC, LVS, and RC extraction.

---

## üìÅ Table of Contents  
- [Schematic](#schematic)  
- [Symbol View](#symbol-view)  
- [Testbench](#testbench)  
- [Transient Simulation](#transient-simulation)  
- [Layout](#layout)  
- [DRC and LVS Checks](#drc-and-lvs-checks)  
- [Schematic vs Layout Matching](#schematic-vs-layout-matching)  
- [RC Extraction](#rc-extraction)  
- [Tools Used](#tools-used)  
- [Author](#author)

---

## Schematic  
The Full Adder was implemented using CMOS logic with combinations of XOR, AND, and OR gates to generate Sum and Carry outputs.

![Schematic](./Full_adder_schematic.png)

---

## Symbol View  
A hierarchical symbol was generated to ease integration into the testbench.

![Symbol](./Full_Adder_Symbol.png)

---

## Testbench  
The testbench provides input combinations of A, B, and Cin to validate the Full Adder functionality.

![Testbench](./Full_Adder_Tb.png)

---

## Transient Simulation  
Functional verification of SUM and CARRY outputs was done through transient analysis using Spectre.

![Transient Waveform](./Transient_Waveform_HA.png)

---

## Layout  
A full custom layout was drawn, ensuring optimal transistor placement and routing per 90nm foundry rules.

![Layout](./Full_adder_layout.png)

---

## DRC and LVS Checks

- ‚úÖ **No DRC Errors:**  
  Verified using Assura DRC with zero violations.

  ![DRC](./NO_DRC_ERRORS_FA.png)

- ‚úÖ **LVS Clean:**  
  Schematic and layout match confirmed.

  ![LVS](./LVS_Run.png)

---

## Schematic vs Layout Matching  
Assura output confirms topological and connectivity consistency between schematic and layout.

![Layout vs Schematic Match](./Layout_and_schematic_match.png)

---

## RC Extraction  
Parasitic RC components were extracted for post-layout timing and signal integrity analysis.

- **AV View:** Extracted R & C visible  
- **RCX Tool Used:** Assura QRC

![AV Extracted View](./AV_Extracted_view.png)  
![RCX Run](./RCX_run.png)

---

## Tools Used  
- **Cadence Virtuoso** ‚Äì Schematic, Symbol, and Layout Design  
- **Spectre** ‚Äì Transient Simulation  
- **Assura** ‚Äì DRC, LVS, and RC Extraction  
- **GPDK 90nm PDK** ‚Äì Process Design Kit used for device libraries

---

## Author  
**Ram Tripathi**  
