m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/simulation/modelsim
vrv32i_all_opcode_decode
Z1 !s110 1555637648
!i10b 1
!s100 5KHJ`=e_N[S[O<L3Xg=3A0
IzkOOa`n?fLec9]=@CdDPi2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1554973214
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v
L0 6
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1555637648.000000
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_all_opcode_decode.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core
Z7 tCvgOpt 0
vrv32i_alu
R1
!i10b 1
!s100 UaOHYIc0SM9[jV^5Zj?M20
I@A0i9B;BhZgiYf@W3d?Jl2
R2
R0
w1554973195
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu.v|
!i113 1
R5
R6
R7
vrv32i_crc
Z8 !s110 1555637647
!i10b 1
!s100 IS0iai=Pje<WGj6N9JQYU0
IHFf7X_U5YHmfY@;ljVLa]0
R2
R0
w1555461359
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v
L0 3
R3
r1
!s85 0
31
Z9 !s108 1555637647.000000
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_crc.v|
!i113 1
R5
Z10 !s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp
R7
vrv32i_csr_file
R1
!i10b 1
!s100 3kifLX5Co::Y=9IJb[WFc1
IPL[AoDTW]dRMA4kMoAE3Q0
R2
R0
w1554973155
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v
L0 6
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_platform_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_file.v|
!i113 1
R5
R6
R7
vrv32i_ctrl
R1
!i10b 1
!s100 02=m95aDffgzk@IaLDl3I3
Ijdc[KSakfkJ031J<M47AP1
R2
R0
w1554973150
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v
L0 7
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_md_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl.v|
!i113 1
R5
R6
R7
vrv32i_dcache
R8
!i10b 1
!s100 Y@1:A:ckV;hCeU[o<72VC3
IfAkH?KGb?4k@3zQNo9LX40
R2
R0
w1555602146
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v
Z11 L0 39
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache/rv32i_dcache.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/dcache
R7
vrv32i_icache
R8
!i10b 1
!s100 eE:kQeGT5Z9b@YD<FE2hd3
I?b480[JBDz?iPgBWA=LCF0
R2
R0
w1555631019
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v
R11
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache/rv32i_icache.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/icache
R7
vrv32i_imm_gen
R1
!i10b 1
!s100 _YSE7oT4F:m0KOSZfdCT12
Im]J=Y[90o6h56HU6mO_h@0
R2
R0
w1554973142
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_imm_gen.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_imm_gen.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_imm_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_imm_gen.v|
!i113 1
R5
R6
R7
vrv32i_iprecieve
R1
!i10b 1
!s100 ?o`eP>o?4I794K]gRYGeR0
I=;AIHFFT@f4AIcR:oFTJA3
R2
R0
w1555461338
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_iprecieve.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_iprecieve.v
Z12 FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp_cmd.vh
L0 3
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp_cmd.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_iprecieve.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_iprecieve.v|
!i113 1
R5
R10
R7
vrv32i_ipsend
R1
!i10b 1
!s100 hPE70KFQcfgMmJV[0lSER2
Il?`O]cWWf?I_;e<OH:Vz?0
R2
R0
w1555612566
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v
R12
L0 3
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp_cmd.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_ipsend.v|
!i113 1
R5
R10
R7
vrv32i_mul_div
R8
!i10b 1
!s100 j3EIm0R2LgZ;M>>4HRNXR2
Il[FAI^C3hN=6Y9HCAA^ea1
R2
R0
w1554973138
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v
L0 5
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_md_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div.v|
!i113 1
R5
R6
R7
vrv32i_mul_div_ctrl
R8
!i10b 1
!s100 9dflR3CW93Yf`iC3ckF@e0
I42Q]GBN@6ECXXQZWTFLPe1
R2
R0
w1554973132
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div_ctrl.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div_ctrl.v
L0 4
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_md_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_mul_div_ctrl.v|
!i113 1
R5
R6
R7
vrv32i_opcode_decode
R8
!i10b 1
!s100 WIIKL:JW?CdSoTWFB7>WP3
I<VI3N25Kn^i=DEBjMEamY1
R2
R0
w1554973129
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcode_decode.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcode_decode.v
L0 4
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcode_decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcode_decode.v|
!i113 1
R5
R6
R7
vrv32i_PC_mux
R8
!i10b 1
!s100 flO2nG5M@K[Gjc1WFffQ81
I4=P_8koeMVhcUJZV>aLaH2
R2
R0
w1554973125
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_PC_mux.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_PC_mux.v
L0 4
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_PC_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_PC_mux.v|
!i113 1
R5
R6
R7
nrv32i_@p@c_mux
vrv32i_pipeline
R8
!i10b 1
!s100 ^h=>hG77LQTESFjd<fMUb2
Il=ffDUHLBa]3;R?hSOURF0
R2
R0
w1555606492
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_store_data.vh
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_load_data.vh
L0 8
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_load_data.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_store_data.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_platform_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_md_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_pipeline.v|
!i113 1
R5
R6
R7
vrv32i_regfile
R8
!i10b 1
!s100 2Ebb_maTV2o;Vc[TBcjWQ0
I`hg2TJVFE@m?FIIJnMooa3
R2
R0
w1554973644
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_regfile.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_regfile.v
L0 7
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_regfile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_regfile.v|
!i113 1
R5
R6
R7
vrv32i_src_a_mux
R8
!i10b 1
!s100 dTG4:ngh^klf=fA_6[MdC2
IMdXcJ_aI?[ZDdm4Cj6?5<3
R2
R0
w1554973201
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_a_mux.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_a_mux.v
L0 4
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_a_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_a_mux.v|
!i113 1
R5
R6
R7
vrv32i_src_b_mux
R8
!i10b 1
!s100 PM17BIFo1iJzmnC0328f02
I?hYM[maO1gmQIJL0LYAYd3
R2
R0
w1554973205
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_b_mux.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_b_mux.v
L0 4
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_b_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_core/rv32i_src_b_mux.v|
!i113 1
R5
R6
R7
vrv32i_top
R8
!i10b 1
!s100 M@o?TIAIOl=YeG_9mJ^oL0
I:2hSCQFj2RmaXV:EeJJjO3
R2
R0
w1555637098
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/./rv32i_udp/rv32i_udp_cmd.vh
L0 6
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/./rv32i_udp/rv32i_udp_cmd.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/./rv32i_core/rv32i_platform_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/./rv32i_core/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/./rv32i_core/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/./rv32i_core/rv32i_bus_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl
R7
vrv32i_udp
R8
!i10b 1
!s100 ;LYS1mFOKH>o7<2F20a4T0
Io8@8]B<AKNRCe1UOZIO@c1
R2
R0
w1555609213
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v
L0 1
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_udp/rv32i_udp.v|
!i113 1
R5
R10
R7
vsys_pll
R8
!i10b 1
!s100 2DhToo0m;Gd?2VU@PSc940
Ich9=RHReh=I?EWBHR[?T10
R2
R0
w1555603608
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v
R11
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk/sys_pll.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/rtl/rv32i_sys_clk
R7
vsys_pll_altpll
R8
!i10b 1
!s100 keHe1zA`ATY:QH6Sclj1<0
I]dZz3N1H@BzB?CLzf4ebi1
R2
R0
w1555603948
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v
L0 30
R3
r1
!s85 0
31
R9
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db/sys_pll_altpll.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/db
R7
vtb_rv32i_top
R1
!i10b 1
!s100 WJgf4YzaNhZ2D=4I[GO?D3
I<EPm7m:eCAlIgb[68=6JA2
R2
R0
w1555617311
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/sim/tb_rv32i_top.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/sim/tb_rv32i_top.v
L0 3
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/sim/tb_rv32i_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/sim|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/sim/tb_rv32i_top.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/sim
R7
