
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  2.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-25pc -b 2.vhd -u 2.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Fri Nov 13 01:50:05 2020

Library 'work' => directory 'lc22v10'
Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Program Files\Cypress\Warp\lib\ieee\work'
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Fri Nov 13 01:50:05 2020

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Fri Nov 13 01:50:05 2020

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 33 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (01:50:06)

Input File(s): 2.pla
Device       : C22V10
Package      : palc22v10d-25pc
ReportFile   : 2.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (01:50:06)

Messages:
  Information: Process virtual 'qjkD'qjkD ... expanded.
  Information: Process virtual 'qsrD'qsrD ... expanded.
  Information: Process virtual 'qtD'qtD ... expanded.
  Information: Process virtual 'qjk' ... converted to NODE.
  Information: Process virtual 'qsr' ... converted to NODE.
  Information: Process virtual 'qt' ... converted to NODE.
  Information: Process virtual 'qd' ... converted to NODE.
  Information: Optimizing logic using best output polarity for signals:
         qjk.D qsr.D qt.D sal(5)

  Information: Selected logic optimization OFF for signals:
         qd.D qd.AR qd.C qjk.AR qjk.C qsr.AR qsr.C qt.AR qt.C sal(0) sal(1)
         sal(2) sal(3) sal(4)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (01:50:06)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (01:50:06)
</CYPRESSTAG>

    qd.D =
          d 

    qd.AR =
          clr 

    qd.SP =
          GND

    qd.C =
          clk 

    qjk.D =
          /k * qjk.Q 
        + j * /qjk.Q 

    qjk.AR =
          clr 

    qjk.SP =
          GND

    qjk.C =
          clk 

    qsr.D =
          qsr.Q * /r 
        + s 

    qsr.AR =
          clr 

    qsr.SP =
          GND

    qsr.C =
          clk 

    qt.D =
          /qt.Q * t 
        + qt.Q * /t 

    qt.AR =
          clr 

    qt.SP =
          GND

    qt.C =
          clk 

    sal(0) =
          sal(5) 

    sal(1) =
          sal(5) 

    sal(2) =
          sal(5) 

    sal(3) =
          VCC

    sal(4) =
          VCC

    sal(5) =
          /qsr.Q * sel(0) * sel(1) 
        + /qd.Q * /sel(0) * sel(1) 
        + /qt.Q * sel(0) * /sel(1) 
        + /qjk.Q * /sel(0) * /sel(1) 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (01:50:06)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (01:50:06)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
         sel(1) =| 2|                                  |23|= (qt)           
         sel(0) =| 3|                                  |22|= (qsr)          
              t =| 4|                                  |21|= (qjk)          
              s =| 5|                                  |20|= (qd)           
              r =| 6|                                  |19|= sal(5)         
              k =| 7|                                  |18|= sal(4)         
              j =| 8|                                  |17|= sal(3)         
              d =| 9|                                  |16|= sal(2)         
            clr =|10|                                  |15|= sal(1)         
       not used *|11|                                  |14|= sal(0)         
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (01:50:06)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    9  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          20  /   22   = 90  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  sal(0)          |   1  |   8  |
                 | 15  |  sal(1)          |   1  |  10  |
                 | 16  |  sal(2)          |   1  |  12  |
                 | 17  |  sal(3)          |   1  |  14  |
                 | 18  |  sal(4)          |   1  |  16  |
                 | 19  |  sal(5)          |   4  |  16  |
                 | 20  |  qd              |   1  |  14  |
                 | 21  |  qjk             |   2  |  12  |
                 | 22  |  qsr             |   2  |  10  |
                 | 23  |  qt              |   2  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             16  / 121   = 13  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (01:50:06)

Messages:
  Information: Output file '2.pin' created.
  Information: Output file '2.jed' created.

  Usercode:    
  Checksum:    7D48



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 01:50:06
