// Seed: 3917281653
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output logic [7:0] id_1;
  assign id_2[id_4] = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_3,
      id_8,
      id_5
  );
  assign id_1[id_4] = id_4;
endmodule
