`begin_keywords "1800-2012"
module axis_mux2 ( out, sel, in1, in2 );
output wire logic out ;
input wire logic sel ;
input wire logic in1 ;
input wire logic in2 ;
endmodule
`end_keywords
/**portGenericDumpBegin DUMMY1 sel in1 in2 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
