// Seed: 3739091297
module module_0 (
    input supply1 id_0,
    input tri id_1
);
  wire id_3;
  reg  id_4;
  always @(posedge id_4) begin : LABEL_0
    id_4 <= id_4;
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1
);
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
