Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 22 16:59:43 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               333         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (374)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (333)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (374)
--------------------------
 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (333)
--------------------------------------------------
 There are 333 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.048        0.000                      0                 4941        0.033        0.000                      0                 4941        4.020        0.000                       0                  2510  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.048        0.000                      0                 4941        0.033        0.000                      0                 4941        4.020        0.000                       0                  2510  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.456ns (6.331%)  route 6.746ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.746    10.149    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X42Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X42Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[12]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X42Y80         FDRE (Setup_fdre_C_R)       -0.524    12.198    design_1_i/decoder_5b4b_0/U0/Data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.456ns (6.331%)  route 6.746ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.746    10.149    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X42Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X42Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[16]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X42Y80         FDRE (Setup_fdre_C_R)       -0.524    12.198    design_1_i/decoder_5b4b_0/U0/Data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.456ns (6.331%)  route 6.746ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.746    10.149    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X43Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X43Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[31]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X43Y80         FDRE (Setup_fdre_C_R)       -0.429    12.293    design_1_i/decoder_5b4b_0/U0/Data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.456ns (6.331%)  route 6.746ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.746    10.149    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X43Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X43Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[35]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X43Y80         FDRE (Setup_fdre_C_R)       -0.429    12.293    design_1_i/decoder_5b4b_0/U0/Data_out_reg[35]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.456ns (6.331%)  route 6.746ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.746    10.149    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X43Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.468    12.647    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X43Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[39]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X43Y80         FDRE (Setup_fdre_C_R)       -0.429    12.293    design_1_i/decoder_5b4b_0/U0/Data_out_reg[39]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.596%)  route 6.458ns (93.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.458     9.861    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X42Y77         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.465    12.644    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[1]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X42Y77         FDRE (Setup_fdre_C_R)       -0.524    12.195    design_1_i/decoder_5b4b_0/U0/Data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.596%)  route 6.458ns (93.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.458     9.861    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X42Y77         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.465    12.644    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[5]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X42Y77         FDRE (Setup_fdre_C_R)       -0.524    12.195    design_1_i/decoder_5b4b_0/U0/Data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.596%)  route 6.458ns (93.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.458     9.861    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X42Y77         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.465    12.644    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[8]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X42Y77         FDRE (Setup_fdre_C_R)       -0.524    12.195    design_1_i/decoder_5b4b_0/U0/Data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 0.456ns (6.563%)  route 6.492ns (93.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.492     9.895    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X48Y77         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.463    12.642    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y77         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[11]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X48Y77         FDRE (Setup_fdre_C_R)       -0.429    12.288    design_1_i/decoder_5b4b_0/U0/Data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.456ns (6.884%)  route 6.168ns (93.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         6.168     9.571    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X43Y78         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.467    12.646    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[0]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X43Y78         FDRE (Setup_fdre_C_R)       -0.429    12.292    design_1_i/decoder_5b4b_0/U0/Data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  2.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.906%)  route 0.231ns (62.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.548     0.884    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[23]/Q
                         net (fo=3, routed)           0.231     1.256    design_1_i/Karakter_FIFO_0/U0/dataBuffer[23]
    SLICE_X49Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.070     1.223    design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.576     0.912    design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.101     1.154    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.844     1.210    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Karakter_FIFO_0/U0/karakter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.696%)  route 0.243ns (63.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.548     0.884    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[12]/Q
                         net (fo=3, routed)           0.243     1.268    design_1_i/Karakter_FIFO_0/U0/dataBuffer[12]
    SLICE_X48Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[12]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.070     1.223    design_1_i/Karakter_FIFO_0/U0/karakter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.863%)  route 0.241ns (63.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.547     0.883    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X53Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[1]/Q
                         net (fo=3, routed)           0.241     1.265    design_1_i/Karakter_FIFO_0/U0/dataBuffer[1]
    SLICE_X48Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.819     1.185    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.284%)  route 0.248ns (63.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.547     0.883    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X53Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[8]/Q
                         net (fo=3, routed)           0.248     1.271    design_1_i/Karakter_FIFO_0/U0/dataBuffer[8]
    SLICE_X48Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.071     1.224    design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.517%)  route 0.245ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.547     0.883    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/Q
                         net (fo=3, routed)           0.245     1.269    design_1_i/Karakter_FIFO_0/U0/dataBuffer[0]
    SLICE_X48Y85         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.819     1.185    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.226ns (55.032%)  route 0.185ns (44.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.551     0.887    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[94]/Q
                         net (fo=3, routed)           0.185     1.199    design_1_i/Karakter_FIFO_0/U0/dataBuffer[94]
    SLICE_X49Y90         LUT4 (Prop_lut4_I1_O)        0.098     1.297 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[62]_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/Karakter_FIFO_0/U0/p_1_in[62]
    SLICE_X49Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.823     1.189    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X49Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[62]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Karakter_FIFO_0/U0/karakter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.802%)  route 0.253ns (64.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.548     0.884    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X53Y85         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[16]/Q
                         net (fo=3, routed)           0.253     1.277    design_1_i/Karakter_FIFO_0/U0/dataBuffer[16]
    SLICE_X48Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[16]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.070     1.223    design_1_i/Karakter_FIFO_0/U0/karakter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.042%)  route 0.250ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.547     0.883    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/Q
                         net (fo=3, routed)           0.250     1.274    design_1_i/Karakter_FIFO_0/U0/dataBuffer[3]
    SLICE_X48Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.819     1.185    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.066     1.216    design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.161%)  route 0.225ns (57.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.556     0.892    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X46Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[180]/Q
                         net (fo=2, routed)           0.225     1.281    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[180]
    SLICE_X51Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.820     1.186    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X51Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[180]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/decoder_5b4b_0/U0/Data_out_reg[180]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y83    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y87    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[100]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y89    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[101]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y91    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[102]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y90    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[103]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y91    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[104]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y91    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[105]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y91    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[106]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y92    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[107]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.533ns (25.808%)  route 4.406ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           4.406     5.938    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X44Y83         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.471     2.650    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.508ns (26.481%)  route 4.186ns (73.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  buttons_IBUF[3]_inst/O
                         net (fo=1, routed)           4.186     5.693    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X44Y87         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.474     2.653    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.463ns (26.065%)  route 4.151ns (73.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  buttons_IBUF[0]_inst/O
                         net (fo=1, routed)           4.151     5.614    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X43Y90         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.477     2.656    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y90         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.568ns  (logic 1.513ns (27.176%)  route 4.055ns (72.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  buttons_IBUF[2]_inst/O
                         net (fo=1, routed)           4.055     5.568    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X43Y87         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.475     2.654    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y87         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.445ns  (logic 1.464ns (26.884%)  route 3.981ns (73.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  buttons_IBUF[1]_inst/O
                         net (fo=1, routed)           3.981     5.445    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X42Y88         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.476     2.655    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.797ns  (logic 0.124ns (6.901%)  route 1.673ns (93.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.673     1.673    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.797 r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.797    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y81         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.469     2.648    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y81         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.045ns (6.224%)  route 0.678ns (93.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.678     0.678    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.723 r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.723    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y81         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.815     1.181    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y81         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.232ns (11.428%)  route 1.797ns (88.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  buttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.797     2.029    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X42Y88         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.231ns (10.826%)  route 1.906ns (89.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  buttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.906     2.137    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X43Y90         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.823     1.189    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y90         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.281ns (12.713%)  route 1.927ns (87.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  buttons_IBUF[2]_inst/O
                         net (fo=1, routed)           1.927     2.207    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X43Y87         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.820     1.186    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y87         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.247ns  (logic 0.275ns (12.247%)  route 1.972ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  buttons_IBUF[3]_inst/O
                         net (fo=1, routed)           1.972     2.247    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X44Y87         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.820     1.186    design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/connection_embedded/buttons_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.373ns  (logic 0.300ns (12.640%)  route 2.073ns (87.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           2.073     2.373    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X44Y83         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.817     1.183    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.519ns  (logic 2.252ns (49.832%)  route 2.267ns (50.168%))
  Logic Levels:           11  (CARRY4=10 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.634     2.928    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[14]/Q
                         net (fo=3, routed)           1.796     5.180    design_1_i/Karakter_FIFO_0/U0/dataBuffer[14]
    SLICE_X51Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.304 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_49/O
                         net (fo=1, routed)           0.000     5.304    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_49_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.836 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_40_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.950    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_35_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.064    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_30_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.178    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_25_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.292    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_20_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_15_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_10_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_5_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.976 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0/CO[2]
                         net (fo=1, routed)           0.471     7.447    design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X46Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.299%)  route 0.735ns (61.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.647     2.941    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[25]/Q
                         net (fo=1, routed)           0.735     4.132    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X45Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.182ns  (logic 0.456ns (38.570%)  route 0.726ns (61.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.648     2.942    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X47Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/Q
                         net (fo=1, routed)           0.726     4.124    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X45Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.477     2.656    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.138ns  (logic 0.456ns (40.057%)  route 0.682ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.648     2.942    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/Q
                         net (fo=1, routed)           0.682     4.080    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X46Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.116ns  (logic 0.456ns (40.847%)  route 0.660ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.647     2.941    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/Q
                         net (fo=1, routed)           0.660     4.057    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X46Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.228%)  route 0.650ns (58.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.645     2.939    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X49Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/Q
                         net (fo=1, routed)           0.650     4.045    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X43Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.518%)  route 0.642ns (58.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.648     2.942    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/Q
                         net (fo=1, routed)           0.642     4.040    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X44Y95         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y95         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.657%)  route 0.639ns (58.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.648     2.942    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/Q
                         net (fo=1, routed)           0.639     4.037    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X43Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.479     2.658    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.787%)  route 0.635ns (58.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.648     2.942    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/Q
                         net (fo=1, routed)           0.635     4.033    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X46Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.477     2.656    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.874%)  route 0.633ns (58.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.645     2.939    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/Q
                         net (fo=1, routed)           0.633     4.028    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.476     2.655    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.836%)  route 0.103ns (42.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.553     0.889    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X47Y87         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/Q
                         net (fo=1, routed)           0.103     1.132    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X44Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.752%)  route 0.117ns (45.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.551     0.887    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[4]/Q
                         net (fo=1, routed)           0.117     1.144    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X46Y85         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.819     1.185    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.752%)  route 0.117ns (45.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.553     0.889    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/Q
                         net (fo=1, routed)           0.117     1.146    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X46Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.551     0.887    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/Q
                         net (fo=1, routed)           0.120     1.148    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X46Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.820     1.186    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.652%)  route 0.122ns (46.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X49Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[28]/Q
                         net (fo=1, routed)           0.122     1.153    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X44Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.824     1.190    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.260%)  route 0.168ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.553     0.889    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/Q
                         net (fo=1, routed)           0.168     1.184    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X44Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.586%)  route 0.155ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.553     0.889    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X47Y87         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/Q
                         net (fo=1, routed)           0.155     1.185    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X45Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.553     0.889    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X47Y87         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[10]/Q
                         net (fo=1, routed)           0.162     1.192    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X46Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.822     1.188    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.646%)  route 0.168ns (54.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.551     0.887    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/Q
                         net (fo=1, routed)           0.168     1.195    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X46Y85         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.819     1.185    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.921%)  route 0.166ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X49Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/Q
                         net (fo=1, routed)           0.166     1.198    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X44Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.824     1.190    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/G
                            (positive level-sensitive latch)
  Destination:            LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 4.386ns (53.560%)  route 3.803ns (46.440%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/G
    SLICE_X50Y79         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/Q
                         net (fo=1, routed)           3.803     4.632    LED_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557     8.190 r  LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.190    LED_1
    P14                                                               r  LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/G
                            (positive level-sensitive latch)
  Destination:            LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 4.089ns (53.477%)  route 3.557ns (46.523%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/G
    SLICE_X51Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/Q
                         net (fo=1, routed)           3.557     4.116    LED_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     7.646 r  LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.646    LED_0
    R14                                                               r  LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.125ns  (logic 0.913ns (29.214%)  route 2.212ns (70.786%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X33Y105        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           1.679     2.440    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X37Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.533     3.125    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X36Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.753ns  (logic 0.885ns (32.141%)  route 1.868ns (67.859%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X33Y105        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           1.679     2.440    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X37Y97         LUT4 (Prop_lut4_I2_O)        0.124     2.564 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.189     2.753    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X36Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[87]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[39]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.269ns  (logic 0.625ns (27.549%)  route 1.644ns (72.451%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[87]/G
    SLICE_X62Y82         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[87]/Q
                         net (fo=6, routed)           1.644     2.269    design_1_i/communicatie_protoco_0/U0/p_11_in61_in
    SLICE_X55Y88         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[131]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[83]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.234ns  (logic 0.625ns (27.974%)  route 1.609ns (72.026%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[131]/G
    SLICE_X54Y97         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[131]/Q
                         net (fo=4, routed)           1.609     2.234    design_1_i/communicatie_protoco_0/U0/p_22_in27_in
    SLICE_X51Y92         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[83]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[110]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.132ns  (logic 0.625ns (29.321%)  route 1.507ns (70.679%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[110]/G
    SLICE_X58Y88         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[110]/Q
                         net (fo=5, routed)           1.507     2.132    design_1_i/communicatie_protoco_0/U0/p_5_in10_in
    SLICE_X50Y89         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[134]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[86]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.130ns  (logic 0.625ns (29.340%)  route 1.505ns (70.660%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[134]/G
    SLICE_X54Y95         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[134]/Q
                         net (fo=4, routed)           1.505     2.130    design_1_i/communicatie_protoco_0/U0/p_23_in67_in
    SLICE_X50Y91         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[86]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[142]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[94]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.116ns  (logic 0.559ns (26.417%)  route 1.557ns (73.583%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[142]/G
    SLICE_X56Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[142]/Q
                         net (fo=5, routed)           1.557     2.116    design_1_i/communicatie_protoco_0/U0/p_31_in36_in
    SLICE_X51Y89         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[94]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[102]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.102ns  (logic 0.625ns (29.731%)  route 1.477ns (70.269%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[102]/G
    SLICE_X62Y88         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[102]/Q
                         net (fo=6, routed)           1.477     2.102    design_1_i/communicatie_protoco_0/U0/p_15_in63_in
    SLICE_X50Y87         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[54]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[54]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.158ns (55.213%)  route 0.128ns (44.787%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[54]/G
    SLICE_X55Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[54]/Q
                         net (fo=5, routed)           0.128     0.286    design_1_i/communicatie_protoco_0/U0/p_4_in
    SLICE_X55Y83         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[62]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.158ns (53.795%)  route 0.136ns (46.205%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[62]/G
    SLICE_X56Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[62]/Q
                         net (fo=4, routed)           0.136     0.294    design_1_i/communicatie_protoco_0/U0/p_3_in88_in
    SLICE_X55Y86         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[66]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.178ns (59.686%)  route 0.120ns (40.314%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[66]/G
    SLICE_X58Y87         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[66]/Q
                         net (fo=3, routed)           0.120     0.298    design_1_i/communicatie_protoco_0/U0/p_8_in
    SLICE_X56Y87         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[106]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[58]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.158ns (52.314%)  route 0.144ns (47.686%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[106]/G
    SLICE_X60Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[106]/Q
                         net (fo=4, routed)           0.144     0.302    design_1_i/communicatie_protoco_0/U0/p_17_in64_in
    SLICE_X56Y88         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[58]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (51.996%)  route 0.146ns (48.004%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[58]/G
    SLICE_X56Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[58]/Q
                         net (fo=4, routed)           0.146     0.304    design_1_i/communicatie_protoco_0/U0/p_0_in72_in
    SLICE_X55Y85         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[51]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.158ns (51.044%)  route 0.152ns (48.956%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[51]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[51]/Q
                         net (fo=5, routed)           0.152     0.310    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg_n_0_[51]
    SLICE_X51Y84         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[95]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[47]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.158ns (47.466%)  route 0.175ns (52.534%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[95]/G
    SLICE_X60Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[95]/Q
                         net (fo=5, routed)           0.175     0.333    design_1_i/communicatie_protoco_0/U0/p_29_in
    SLICE_X56Y87         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[168]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[120]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.158ns (46.082%)  route 0.185ns (53.918%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[168]/G
    SLICE_X52Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[168]/Q
                         net (fo=4, routed)           0.185     0.343    design_1_i/communicatie_protoco_0/U0/p_5_in47_in
    SLICE_X53Y93         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[56]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.158ns (46.065%)  route 0.185ns (53.935%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[56]/G
    SLICE_X56Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[56]/Q
                         net (fo=4, routed)           0.185     0.343    design_1_i/communicatie_protoco_0/U0/p_6_in
    SLICE_X54Y83         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[93]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[45]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.158ns (45.747%)  route 0.187ns (54.253%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[93]/G
    SLICE_X60Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[93]/Q
                         net (fo=5, routed)           0.187     0.345    design_1_i/communicatie_protoco_0/U0/p_27_in
    SLICE_X58Y86         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[45]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.258ns  (logic 3.956ns (42.736%)  route 5.301ns (57.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.651     2.945    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.301     8.702    status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.203 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.203    status_led[2]
    G14                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.051ns (48.885%)  route 4.236ns (51.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.651     2.945    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           4.236     7.637    status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    11.232 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.232    status_led[1]
    L14                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.039ns (49.680%)  route 4.091ns (50.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.651     2.945    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           4.091     7.492    status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.075 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.075    status_led[0]
    M15                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.794ns  (logic 0.608ns (12.682%)  route 4.186ns (87.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.651     2.945    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X40Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.033     5.434    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X47Y100        LUT2 (Prop_lut2_I1_O)        0.152     5.586 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         2.154     7.739    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X36Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.297ns  (logic 0.619ns (14.404%)  route 3.678ns (85.596%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.625     2.919    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/Q
                         net (fo=1, routed)           1.637     5.074    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg_n_0_[4]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.175 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg_n_0_[4]_BUFG_inst/O
                         net (fo=133, routed)         2.042     7.216    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg_n_0_[4]_BUFG
    SLICE_X49Y94         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.565ns  (logic 0.730ns (28.463%)  route 1.835ns (71.537%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/Q
                         net (fo=4, routed)           0.879     4.281    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     4.405 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3/O
                         net (fo=2, routed)           0.433     4.838    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3_n_0
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.150     4.988 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1/O
                         net (fo=1, routed)           0.523     5.511    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1_n_0
    SLICE_X39Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.293ns  (logic 0.773ns (33.706%)  route 1.520ns (66.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.842     3.136    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.478     3.614 f  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.190     4.804    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X33Y106        LUT2 (Prop_lut2_I1_O)        0.295     5.099 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg_i_1/O
                         net (fo=1, routed)           0.330     5.429    design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg_i_1_n_0
    SLICE_X33Y105        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.182ns  (logic 0.795ns (36.431%)  route 1.387ns (63.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.842     3.136    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.478     3.614 f  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.387     5.001    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X32Y106        LUT3 (Prop_lut3_I0_O)        0.317     5.318 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg_i_1/O
                         net (fo=1, routed)           0.000     5.318    design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg_i_1_n_0
    SLICE_X32Y106        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 0.704ns (29.995%)  route 1.643ns (70.005%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/Q
                         net (fo=4, routed)           0.879     4.281    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     4.405 f  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3/O
                         net (fo=2, routed)           0.433     4.838    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3_n_0
    SLICE_X39Y95         LUT4 (Prop_lut4_I1_O)        0.124     4.962 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1/O
                         net (fo=1, routed)           0.331     5.293    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1_n_0
    SLICE_X39Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.126ns  (logic 0.773ns (36.356%)  route 1.353ns (63.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.842     3.136    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.974     4.588    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X32Y106        LUT3 (Prop_lut3_I2_O)        0.295     4.883 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg_i_1/O
                         net (fo=1, routed)           0.379     5.262    design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg_i_1_n_0
    SLICE_X32Y106        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[172]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X52Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[172]/Q
                         net (fo=1, routed)           0.103     1.118    design_1_i/communicatie_protoco_0/U0/data_in[172]
    SLICE_X51Y96         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[172]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.546     0.882    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[26]/Q
                         net (fo=1, routed)           0.101     1.124    design_1_i/communicatie_protoco_0/U0/data_in[26]
    SLICE_X46Y77         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.547     0.883    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X45Y79         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[21]/Q
                         net (fo=1, routed)           0.102     1.126    design_1_i/communicatie_protoco_0/U0/data_in[21]
    SLICE_X46Y79         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[168]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X52Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[168]/Q
                         net (fo=1, routed)           0.114     1.129    design_1_i/communicatie_protoco_0/U0/data_in[168]
    SLICE_X52Y95         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[168]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.550     0.886    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X45Y82         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[42]/Q
                         net (fo=1, routed)           0.119     1.133    design_1_i/communicatie_protoco_0/U0/data_in[42]
    SLICE_X44Y81         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.548     0.884    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X43Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[39]/Q
                         net (fo=1, routed)           0.110     1.135    design_1_i/communicatie_protoco_0/U0/data_in[39]
    SLICE_X43Y79         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.546     0.882    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[38]/Q
                         net (fo=1, routed)           0.112     1.135    design_1_i/communicatie_protoco_0/U0/data_in[38]
    SLICE_X43Y79         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[171]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X52Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[171]/Q
                         net (fo=1, routed)           0.121     1.137    design_1_i/communicatie_protoco_0/U0/data_in[171]
    SLICE_X52Y95         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[171]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.551     0.887    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[46]/Q
                         net (fo=1, routed)           0.110     1.138    design_1_i/communicatie_protoco_0/U0/data_in[46]
    SLICE_X46Y83         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[47]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.549     0.885    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y81         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[47]/Q
                         net (fo=1, routed)           0.112     1.138    design_1_i/communicatie_protoco_0/U0/data_in[47]
    SLICE_X47Y80         LDCE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[47]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[83]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 2.036ns (26.421%)  route 5.670ns (73.579%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[83]/G
    SLICE_X62Y82         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[83]/Q
                         net (fo=7, routed)           1.656     2.281    design_1_i/communicatie_protoco_0/U0/p_21_in
    SLICE_X56Y92         LUT6 (Prop_lut6_I3_O)        0.124     2.405 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_79/O
                         net (fo=2, routed)           1.106     3.511    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_79_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.635 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_46/O
                         net (fo=2, routed)           0.583     4.218    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_46_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     4.342 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_19/O
                         net (fo=1, routed)           0.813     5.155    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_19_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_6/O
                         net (fo=1, routed)           0.000     5.279    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.680 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.680    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.837 f  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           1.512     7.349    design_1_i/communicatie_protoco_0/U0/NS1
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.357     7.706 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_1/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_1_n_0
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.454     2.633    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[83]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.678ns  (logic 2.008ns (26.153%)  route 5.670ns (73.847%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[83]/G
    SLICE_X62Y82         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[83]/Q
                         net (fo=7, routed)           1.656     2.281    design_1_i/communicatie_protoco_0/U0/p_21_in
    SLICE_X56Y92         LUT6 (Prop_lut6_I3_O)        0.124     2.405 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_79/O
                         net (fo=2, routed)           1.106     3.511    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_79_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.635 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_46/O
                         net (fo=2, routed)           0.583     4.218    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_46_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     4.342 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_19/O
                         net (fo=1, routed)           0.813     5.155    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_19_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_6/O
                         net (fo=1, routed)           0.000     5.279    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.680 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.680    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.837 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           1.512     7.349    design_1_i/communicatie_protoco_0/U0/NS1
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.329     7.678 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[4]_i_1/O
                         net (fo=1, routed)           0.000     7.678    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[4]_i_1_n_0
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.454     2.633    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 2.099ns (30.646%)  route 4.750ns (69.354%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[20]/G
    SLICE_X44Y82         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[20]/Q
                         net (fo=3, routed)           1.161     1.720    design_1_i/communicatie_protoco_0/U0/p_14_in124_in
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.124     1.844 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_28/O
                         net (fo=1, routed)           0.667     2.511    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_28_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.635 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_23/O
                         net (fo=1, routed)           0.860     3.495    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_23_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     3.619 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_11/O
                         net (fo=3, routed)           1.054     4.673    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_11_n_0
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.124     4.797 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_9/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_9_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.329 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_3_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.486 f  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_2/CO[1]
                         net (fo=2, routed)           1.009     6.494    design_1_i/communicatie_protoco_0/U0/NS11_out
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.355     6.849 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_1/O
                         net (fo=1, routed)           0.000     6.849    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_1_n_0
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.454     2.633    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 2.073ns (30.381%)  route 4.750ns (69.619%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[20]/G
    SLICE_X44Y82         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[20]/Q
                         net (fo=3, routed)           1.161     1.720    design_1_i/communicatie_protoco_0/U0/p_14_in124_in
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.124     1.844 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_28/O
                         net (fo=1, routed)           0.667     2.511    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_28_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.635 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_23/O
                         net (fo=1, routed)           0.860     3.495    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_23_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.124     3.619 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_11/O
                         net (fo=3, routed)           1.054     4.673    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_11_n_0
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.124     4.797 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_9/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[6]_i_9_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.329 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_3_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.486 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[6]_i_2/CO[1]
                         net (fo=2, routed)           1.009     6.494    design_1_i/communicatie_protoco_0/U0/NS11_out
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.329     6.823 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.000     6.823    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.454     2.633    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[3]/C

Slack:                    inf
  Source:                 signal_i
                            (input port)
  Destination:            design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.099ns  (logic 1.511ns (24.775%)  route 4.588ns (75.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  signal_i (IN)
                         net (fo=0)                   0.000     0.000    signal_i
    V17                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  signal_i_IBUF_inst/O
                         net (fo=1, routed)           4.588     6.099    design_1_i/module_demodulator/io_buffer_0/U0/signal_i
    SLICE_X33Y107        FDRE                                         r  design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.652     2.831    design_1_i/module_demodulator/io_buffer_0/U0/clk
    SLICE_X33Y107        FDRE                                         r  design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.027ns  (logic 1.127ns (27.985%)  route 2.900ns (72.015%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G
    SLICE_X32Y106        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/Q
                         net (fo=2, routed)           1.208     2.057    design_1_i/module_demodulator/fifo_buffer_0/U0/write_en
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.124     2.181 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           1.128     3.309    design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.154     3.463 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.565     4.027    design_1_i/module_demodulator/fifo_buffer_0/U0/next_state[0]
    SLICE_X45Y102        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.653     2.832    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.683ns (24.842%)  route 2.066ns (75.158%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X49Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.643     1.202    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.124     1.326 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1/O
                         net (fo=128, routed)         1.423     2.749    design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.460     2.639    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.683ns (24.842%)  route 2.066ns (75.158%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X49Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.643     1.202    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.124     1.326 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1/O
                         net (fo=128, routed)         1.423     2.749    design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.460     2.639    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.683ns (24.842%)  route 2.066ns (75.158%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X49Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.643     1.202    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.124     1.326 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1/O
                         net (fo=128, routed)         1.423     2.749    design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.460     2.639    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[36]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.683ns (24.842%)  route 2.066ns (75.158%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X49Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.643     1.202    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X49Y93         LUT5 (Prop_lut5_I1_O)        0.124     1.326 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1/O
                         net (fo=128, routed)         1.423     2.749    design_1_i/Karakter_FIFO_0/U0/dataBuffer[127]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        1.460     2.639    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataValid_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.158ns (55.850%)  route 0.125ns (44.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/G
    SLICE_X49Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_ready_output_reg/Q
                         net (fo=2, routed)           0.125     0.283    design_1_i/Karakter_FIFO_0/U0/dataValid
    SLICE_X48Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataValid_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.824     1.190    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataValid_old_reg/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.203ns (66.220%)  route 0.104ns (33.780%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[2]/G
    SLICE_X51Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[2]/Q
                         net (fo=1, routed)           0.104     0.262    design_1_i/Karakter_FIFO_0/U0/karakterData[2]
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.045     0.307 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    design_1_i/Karakter_FIFO_0/U0/p_1_in[2]
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.814     1.180    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.158ns (48.616%)  route 0.167ns (51.384%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G
    SLICE_X39Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/Q
                         net (fo=1, routed)           0.167     0.325    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[4]
    SLICE_X40Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X40Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.158ns (48.439%)  route 0.168ns (51.561%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/G
    SLICE_X39Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/Q
                         net (fo=1, routed)           0.168     0.326    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[5]
    SLICE_X40Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X40Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/G
    SLICE_X36Y97         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/Q
                         net (fo=1, routed)           0.170     0.348    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[3]
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.825     1.191    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[122]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.203ns (57.656%)  route 0.149ns (42.344%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[122]/G
    SLICE_X53Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[122]/Q
                         net (fo=1, routed)           0.149     0.307    design_1_i/Karakter_FIFO_0/U0/karakterData[122]
    SLICE_X52Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.352 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[122]_i_1/O
                         net (fo=1, routed)           0.000     0.352    design_1_i/Karakter_FIFO_0/U0/p_1_in[122]
    SLICE_X52Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.820     1.186    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[122]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[53]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.203ns (56.166%)  route 0.158ns (43.834%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[53]/G
    SLICE_X51Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[53]/Q
                         net (fo=1, routed)           0.158     0.316    design_1_i/Karakter_FIFO_0/U0/karakterData[53]
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.045     0.361 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[53]_i_1/O
                         net (fo=1, routed)           0.000     0.361    design_1_i/Karakter_FIFO_0/U0/p_1_in[53]
    SLICE_X52Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.818     1.184    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[53]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[60]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.223ns (59.987%)  route 0.149ns (40.013%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[60]/G
    SLICE_X50Y91         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[60]/Q
                         net (fo=1, routed)           0.149     0.327    design_1_i/Karakter_FIFO_0/U0/karakterData[60]
    SLICE_X49Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[60]_i_1/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/Karakter_FIFO_0/U0/p_1_in[60]
    SLICE_X49Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.823     1.189    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X49Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[60]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.203ns (52.967%)  route 0.180ns (47.033%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[3]/G
    SLICE_X51Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.180     0.338    design_1_i/Karakter_FIFO_0/U0/karakterData[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.383    design_1_i/Karakter_FIFO_0/U0/p_1_in[3]
    SLICE_X52Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.813     1.179    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/data_out_reg[87]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.203ns (52.725%)  route 0.182ns (47.275%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         LDCE                         0.000     0.000 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[87]/G
    SLICE_X51Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/communicatie_protoco_0/U0/data_out_reg[87]/Q
                         net (fo=1, routed)           0.182     0.340    design_1_i/Karakter_FIFO_0/U0/karakterData[87]
    SLICE_X52Y92         LUT4 (Prop_lut4_I3_O)        0.045     0.385 r  design_1_i/Karakter_FIFO_0/U0/dataBuffer[87]_i_1/O
                         net (fo=1, routed)           0.000     0.385    design_1_i/Karakter_FIFO_0/U0/p_1_in[87]
    SLICE_X52Y92         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2510, routed)        0.819     1.185    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[87]/C





