
*** Running vivado
    with args -log msys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source msys_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source msys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kharp/Desktop/soundSteering'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/kharp/Desktop/soundSteering' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_2'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Project 1-3968] Successfully associated ELF file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/sources_1/imports/Desktop/soundSteering/fw/soundSteering_fw_04_16/build/soundSteering_fw_04_16.elf to BD msys and cell microblaze_0.
WARNING: [filemgmt 56-12] File 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/sources_1/imports/Desktop/soundSteering/fw/soundSteering_fw_04_16/build/soundSteering_fw_04_16.elf' cannot be added to the project because it already exists in the project, skipping this file
Command: link_design -top msys_wrapper -part xc7a100tcsg324-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0.dcp' for cell 'msys_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.dcp' for cell 'msys_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.dcp' for cell 'msys_i/axi_quad_spi_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.dcp' for cell 'msys_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.dcp' for cell 'msys_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.dcp' for cell 'msys_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0.dcp' for cell 'msys_i/i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.dcp' for cell 'msys_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.dcp' for cell 'msys_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.dcp' for cell 'msys_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.dcp' for cell 'msys_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_serial_adc_pwm_top_0_2/msys_serial_adc_pwm_top_0_2.dcp' for cell 'msys_i/serial_adc_pwm_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_xbar_0_4/msys_xbar_0.dcp' for cell 'msys_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_dlmb_bram_if_cntlr_0_4/msys_dlmb_bram_if_cntlr_0.dcp' for cell 'msys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_dlmb_v10_0_4/msys_dlmb_v10_0.dcp' for cell 'msys_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_ilmb_bram_if_cntlr_0_4/msys_ilmb_bram_if_cntlr_0.dcp' for cell 'msys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_ilmb_v10_0_4/msys_ilmb_v10_0.dcp' for cell 'msys_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_lmb_bram_0_4/msys_lmb_bram_0.dcp' for cell 'msys_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1159.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0_board.xdc] for cell 'msys_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0_board.xdc] for cell 'msys_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_board.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_board.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.xdc] for cell 'msys_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.xdc] for cell 'msys_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0_board.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0_board.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0_board.xdc] for cell 'msys_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0_board.xdc] for cell 'msys_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc] for cell 'msys_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1958.309 ; gain = 632.477
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc] for cell 'msys_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.xdc] for cell 'msys_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.xdc] for cell 'msys_i/microblaze_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_board.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_board.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0_board.xdc] for cell 'msys_i/i2s_receiver_0/inst'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0_board.xdc] for cell 'msys_i/i2s_receiver_0/inst'
Parsing XDC File [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_serial_40meg' completely overrides clock 'clk_out2_msys_clk_wiz_0_0'.
New: create_clock -period 25.000 -name clk_serial_40meg [get_nets msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0], [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:7]
Previous: [unsaved constraint] create_generated_clock -name clk_out2_msys_clk_wiz_0_0 -source [get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 7.500 15.000} -add -master_clock [get_clocks sys_clock] [get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_main_100meg' completely overrides clock 'clk_out1_msys_clk_wiz_0_0'.
New: create_clock -period 10.000 -name clk_main_100meg [get_nets msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0], [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:12]
Previous: [unsaved constraint] create_generated_clock -name clk_out1_msys_clk_wiz_0_0 -source [get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks sys_clock] [get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc]
Parsing XDC File [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/vivado_target.xdc]
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc:50]
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc:50]
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc] for cell 'msys_i/mdm_1/U0'
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc:4]
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc:4]
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc] for cell 'msys_i/mdm_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_HBR_MODE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 48 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'msys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/sources_1/imports/Desktop/soundSteering/fw/soundSteering_fw_04_16/build/soundSteering_fw_04_16.elf 
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1985.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 248 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

The system cannot find the path specified.
35 Infos, 37 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1985.402 ; gain = 1435.586
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.820 . Memory (MB): peak = 1985.402 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 1f421b1e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1985.402 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f421b1e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2380.570 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f421b1e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2380.570 ; gain = 0.000
Phase 1 Initialization | Checksum: 1f421b1e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2380.570 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f421b1e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2663.699 ; gain = 283.129

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f421b1e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2663.699 ; gain = 283.129
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f421b1e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2663.699 ; gain = 283.129

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 47 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fdcbb0b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2663.699 ; gain = 283.129
Retarget | Checksum: 1fdcbb0b7
INFO: [Opt 31-389] Phase Retarget created 294 cells and removed 421 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ef5a5e52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2663.699 ; gain = 283.129
Constant propagation | Checksum: 1ef5a5e52
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b3428ab6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2663.699 ; gain = 283.129
Sweep | Checksum: 1b3428ab6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2146 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst to drive 454 load(s) on clock net msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG
INFO: [Opt 31-194] Inserted BUFG msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 257d1df59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.699 ; gain = 283.129
BUFG optimization | Checksum: 257d1df59
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 257d1df59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.699 ; gain = 283.129
Shift Register Optimization | Checksum: 257d1df59
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 26f5bca10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.699 ; gain = 283.129
Post Processing Netlist | Checksum: 26f5bca10
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ae812492

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.699 ; gain = 283.129

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2663.699 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ae812492

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.699 ; gain = 283.129
Phase 9 Finalization | Checksum: 1ae812492

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.699 ; gain = 283.129
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             294  |             421  |                                              3  |
|  Constant propagation         |               4  |              26  |                                              1  |
|  Sweep                        |               0  |            2146  |                                              2  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ae812492

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.699 ; gain = 283.129
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2663.699 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 107 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 8 Total Ports: 214
Ending PowerOpt Patch Enables Task | Checksum: 2339f8906

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.426 . Memory (MB): peak = 3277.953 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2339f8906

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3277.953 ; gain = 614.254

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 1e94919cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3277.953 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3277.953 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1e94919cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3277.953 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3277.953 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e94919cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3277.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 143 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3277.953 ; gain = 1292.551
INFO: [runtcl-4] Executing : report_drc -file msys_wrapper_drc_opted.rpt -pb msys_wrapper_drc_opted.pb -rpx msys_wrapper_drc_opted.rpx
Command: report_drc -file msys_wrapper_drc_opted.rpt -pb msys_wrapper_drc_opted.pb -rpx msys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_2/msys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3277.953 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.953 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3277.953 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.953 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3277.953 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3277.953 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 3277.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_2/msys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3277.953 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3277.953 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ce034b0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3277.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6374f940

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7dddbaa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7dddbaa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3277.953 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 7dddbaa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7f73134f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13f65f753

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13f65f753

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 152e8840f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1503 LUTNM shape to break, 602 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 1500, total 1000, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1263 nets or LUTs. Breaked 1000 LUTs, combined 263 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net msys_i/rst_clk_wiz_0_100M/U0/peripheral_reset[0]. Replicated 22 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 3277.953 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[4] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[7] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[8] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[10] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[3] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[9] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[1] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[2] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]_rep__4_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]_rep__3_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]_rep__0_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]_rep__0_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]_rep__3_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]_rep__2_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[6] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]_rep__2_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]_rep__4_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]_rep__1_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg_n_0_[5] was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]_rep_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]_rep_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]_rep__1_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[6]_rep__5_n_0 was not replicated.
INFO: [Physopt 32-571] Net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[5]_rep__5_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3277.953 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |            263  |                  1263  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           22  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1022  |            263  |                  1264  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 138c12e59

Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 3277.953 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1381406e1

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3277.953 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1381406e1

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10ed7e255

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 832e3003

Time (s): cpu = 00:00:59 ; elapsed = 00:01:24 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b44082ae

Time (s): cpu = 00:00:59 ; elapsed = 00:01:24 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b2ca935b

Time (s): cpu = 00:00:59 ; elapsed = 00:01:24 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f5c163ec

Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b95faef1

Time (s): cpu = 00:01:11 ; elapsed = 00:01:51 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a4605427

Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 544f5376

Time (s): cpu = 00:01:12 ; elapsed = 00:01:54 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: cafdf70f

Time (s): cpu = 00:01:20 ; elapsed = 00:02:05 . Memory (MB): peak = 3277.953 ; gain = 0.000
Phase 3 Detail Placement | Checksum: cafdf70f

Time (s): cpu = 00:01:20 ; elapsed = 00:02:05 . Memory (MB): peak = 3277.953 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10e9d1943

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.044 | TNS=-1457.713 |
Phase 1 Physical Synthesis Initialization | Checksum: 1702eab51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3369.484 ; gain = 91.531
INFO: [Place 46-33] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1702eab51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3374.812 ; gain = 96.859
Phase 4.1.1.1 BUFG Insertion | Checksum: 10e9d1943

Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 3374.812 ; gain = 96.859

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.327. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13721fce2

Time (s): cpu = 00:01:39 ; elapsed = 00:02:42 . Memory (MB): peak = 3461.621 ; gain = 183.668

Time (s): cpu = 00:01:39 ; elapsed = 00:02:42 . Memory (MB): peak = 3461.621 ; gain = 183.668
Phase 4.1 Post Commit Optimization | Checksum: 13721fce2

Time (s): cpu = 00:01:39 ; elapsed = 00:02:42 . Memory (MB): peak = 3461.621 ; gain = 183.668
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13721fce2

Time (s): cpu = 00:01:39 ; elapsed = 00:02:43 . Memory (MB): peak = 3461.621 ; gain = 183.668

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              32x32|                8x8|
|___________|___________________|___________________|
|      South|              32x32|              16x16|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|              16x16|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13721fce2

Time (s): cpu = 00:01:40 ; elapsed = 00:02:43 . Memory (MB): peak = 3461.621 ; gain = 183.668
Phase 4.3 Placer Reporting | Checksum: 13721fce2

Time (s): cpu = 00:01:40 ; elapsed = 00:02:43 . Memory (MB): peak = 3461.621 ; gain = 183.668

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3461.621 ; gain = 0.000

Time (s): cpu = 00:01:40 ; elapsed = 00:02:43 . Memory (MB): peak = 3461.621 ; gain = 183.668
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11a2279c7

Time (s): cpu = 00:01:40 ; elapsed = 00:02:44 . Memory (MB): peak = 3461.621 ; gain = 183.668
Ending Placer Task | Checksum: ea2a49f1

Time (s): cpu = 00:01:40 ; elapsed = 00:02:44 . Memory (MB): peak = 3461.621 ; gain = 183.668
143 Infos, 148 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:45 . Memory (MB): peak = 3461.621 ; gain = 183.668
INFO: [runtcl-4] Executing : report_io -file msys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3461.621 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file msys_wrapper_utilization_placed.rpt -pb msys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file msys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 3461.621 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 3461.621 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3461.621 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.621 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3461.621 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3461.621 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3461.621 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3461.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_2/msys_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3461.621 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4064.727 ; gain = 603.105
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 8.00s |  WALL: 7.93s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4064.727 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.327 | TNS=-1453.249 |
Phase 1 Physical Synthesis Initialization | Checksum: 23bf42b57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4072.582 ; gain = 7.855
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.327 | TNS=-1453.249 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 23bf42b57

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4072.582 ; gain = 7.855

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.327 | TNS=-1453.249 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3].  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.096 | TNS=-1370.303 |
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3].  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.978 | TNS=-1344.431 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.939 | TNS=-1344.392 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_190_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.930 | TNS=-1344.383 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_189_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.893 | TNS=-1344.347 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_184_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.889 | TNS=-1344.338 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_5_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_5
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.885 | TNS=-1344.317 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_190_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.884 | TNS=-1344.295 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[59]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.883 | TNS=-1344.263 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_next0. Critical path length was reduced through logic transformation on cell msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.881 | TNS=-1344.226 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.871 | TNS=-1344.144 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_next[4]. Critical path length was reduced through logic transformation on cell msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_1_comp.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.868 | TNS=-1344.134 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_next__0[4]. Critical path length was reduced through logic transformation on cell msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.867 | TNS=-1344.005 |
INFO: [Physopt 32-710] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_next__1[3]. Critical path length was reduced through logic transformation on cell msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_1_comp.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.864 | TNS=-1343.930 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_186_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.862 | TNS=-1343.922 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[33]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.861 | TNS=-1343.734 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_17_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_17
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.857 | TNS=-1343.687 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_192_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.857 | TNS=-1343.687 |
INFO: [Physopt 32-710] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_2_n_0. Critical path length was reduced through logic transformation on cell msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_2_comp.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.856 | TNS=-1343.683 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_5_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_5
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.853 | TNS=-1343.524 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_354_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_18_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[9]_i_148_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_61_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_61
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[9]_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.852 | TNS=-1343.141 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1].  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.852 | TNS=-1409.120 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.852 | TNS=-1408.639 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.852 | TNS=-1408.194 |
INFO: [Physopt 32-601] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a. Net driver msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 was replaced.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t60_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.852 | TNS=-1408.005 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t11_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t11_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t11_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t11_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.852 | TNS=-1407.886 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ENA_I_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/clka. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_dly_D.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_dly_D. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.852 | TNS=-1407.805 |
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ram_rstram_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.852 | TNS=-1407.778 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.851 | TNS=-1407.759 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[59]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[59]_i_291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[59]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[59]_i_155_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.846 | TNS=-1407.687 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.833 | TNS=-1407.659 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.831 | TNS=-1407.632 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[25]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.824 | TNS=-1407.625 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[25]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[25]_i_26_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[25]_i_26
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[25]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.820 | TNS=-1407.582 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.818 | TNS=-1407.576 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_22_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/p_0_in__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[22]_i_138_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[22]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_next0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.815 | TNS=-1407.185 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_5_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_5_comp_1
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.814 | TNS=-1407.172 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[11]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[11]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_208_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.806 | TNS=-1407.093 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_22_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_64_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_64
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.802 | TNS=-1407.013 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[20]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.800 | TNS=-1406.890 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.792 | TNS=-1406.829 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_5_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_5_comp_1
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.783 | TNS=-1406.726 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0__0[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[53]_i_5_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[53]_i_5
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[53]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.781 | TNS=-1406.671 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[25]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.779 | TNS=-1406.595 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.777 | TNS=-1406.580 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_114_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.775 | TNS=-1406.521 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[21]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.767 | TNS=-1406.439 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[50]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[50]_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.765 | TNS=-1406.296 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[36]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[36]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.764 | TNS=-1406.193 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.755 | TNS=-1406.167 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[15]_i_6_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[15]_i_6
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[15]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.753 | TNS=-1406.153 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[34]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.744 | TNS=-1406.115 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[37]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.741 | TNS=-1406.048 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[15]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.739 | TNS=-1405.933 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.738 | TNS=-1405.912 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[59]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[59]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[59]_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.738 | TNS=-1405.849 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_25_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_25
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.735 | TNS=-1405.845 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[11]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[11]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.734 | TNS=-1405.816 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.728 | TNS=-1405.622 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[53]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.726 | TNS=-1405.385 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_138_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/clka. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t32_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.726 | TNS=-1405.385 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 4072.582 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 181502b00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 4072.582 ; gain = 7.855

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.726 | TNS=-1405.385 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_5_0. Critical path length was reduced through logic transformation on cell msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_1_comp.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.718 | TNS=-1405.289 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.718 | TNS=-1405.272 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.715 | TNS=-1405.180 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_next__1[10]. Critical path length was reduced through logic transformation on cell msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[34]_i_1_comp.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[34]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.706 | TNS=-1405.084 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_12_n_0.  Re-placed instance msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_12
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[11]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.705 | TNS=-1405.073 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[25]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[25]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.701 | TNS=-1405.065 |
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_28_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_150_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/clka. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t42_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg__0[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_28_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_150_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/fsm/clka. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t42_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.701 | TNS=-1405.065 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 4072.582 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 181502b00

Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 4072.582 ; gain = 7.855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4072.582 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.701 | TNS=-1405.065 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path  |          0.626  |         48.185  |            0  |              0  |                    66  |           0  |           2  |  00:00:42  |
|  Total          |          0.626  |         48.185  |            0  |              0  |                    66  |           0  |           3  |  00:00:43  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4072.582 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1b1aeae67

Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 4072.582 ; gain = 7.855
INFO: [Common 17-83] Releasing license: Implementation
504 Infos, 148 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4072.582 ; gain = 610.961
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 4072.582 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4072.582 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4072.582 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4072.582 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 4072.582 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4072.582 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4072.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_2/msys_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4072.582 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ffd216f5 ConstDB: 0 ShapeSum: 48a0576e RouteDB: 0
Post Restoration Checksum: NetGraph: 8cecf852 | NumContArr: 56c3396b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2690226f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 4072.582 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2690226f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 4072.582 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2690226f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 4072.582 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
WARNING: [Route 35-41] Unusually high hold violations were detected on a large number of pins. This may result in high router runtime.
Phase 2.3 Update Timing | Checksum: 23fdedf30

Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 4072.582 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.707 | TNS=-1191.527| WHS=-2.739 | THS=-3320.290|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0252862 %
  Global Horizontal Routing Utilization  = 0.00355215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34661
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34657
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 1bc120e0a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 4072.582 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bc120e0a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 4072.582 ; gain = 0.000

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2ec27b000

Time (s): cpu = 00:03:25 ; elapsed = 00:02:18 . Memory (MB): peak = 4072.582 ; gain = 0.000

Phase 3.3 Update Timing
Phase 3.3 Update Timing | Checksum: 262683461

Time (s): cpu = 00:03:26 ; elapsed = 00:02:19 . Memory (MB): peak = 4072.582 ; gain = 0.000
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 2656b3d82

Time (s): cpu = 00:03:31 ; elapsed = 00:02:27 . Memory (MB): peak = 4072.582 ; gain = 0.000
INFO: [Route 35-580] Design has 685 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================================================+===================+==================================================================================+
| Launch Setup Clock                                  | Launch Hold Clock | Pin                                                                              |
+=====================================================+===================+==================================================================================+
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1195]/D |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1217]/D |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1161]/D |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1201]/D |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1175]/D |
+-----------------------------------------------------+-------------------+----------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 2656b3d82

Time (s): cpu = 00:03:32 ; elapsed = 00:02:29 . Memory (MB): peak = 4072.582 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 127421
 Number of Nodes with overlaps = 92475
 Number of Nodes with overlaps = 90873
