<module name="EVE1_SCTM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SCTM_CTCNTL" acronym="SCTM_CTCNTL" offset="0x0" width="32" description="">
    <bitfield id="NUMSTM" width="6" begin="31" end="26" resetval="0x0" description="Number of timers that can export through STM" range="" rwaccess="R"/>
    <bitfield id="NUMINPT" width="8" begin="25" end="18" resetval="0x20" description="Number of event input signals" range="" rwaccess="R"/>
    <bitfield id="NUMTIMR" width="5" begin="17" end="13" resetval="0x2" description="Number of timers in the module" range="" rwaccess="R"/>
    <bitfield id="NUMCNTR" width="6" begin="12" end="7" resetval="0x8" description="Number of counters in the module" range="" rwaccess="R"/>
    <bitfield id="REVID" width="4" begin="6" end="3" resetval="0x1" description="Revision ID of SCTM" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="2" end="1" resetval="0x2" description="Idle mode control 0x0: Force Idle mode 0x1: Ths SCTM will acknoledge the idle request, but never transition to the idle state 0x3: Since the SCTM does not support internal wakeup, this mode is identical to smart_idle 0x2: Ths SCTM uses the smart idle protocol. This is the default mode" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="SCTM global enable" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ENBL_0" description="DISABLE"/>
      <bitenum value="1" id="ENABLE" token="ENBL_1" description="ENABLE"/>
    </bitfield>
  </register>
  <register id="SCTM_CTSTMCNTL" acronym="SCTM_CTSTMCNTL" offset="0x20" width="32" description="This register contains the control and status settings for STM export">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XPORTACT" width="1" begin="10" end="10" resetval="0x0" description="Indicates if a frame is currently being written to the STM" range="" rwaccess="R"/>
    <bitfield id="NUMXPORT" width="5" begin="9" end="5" resetval="0x0" description="The total number of counters designated for export. this will be used as the count in the CSM and CCM headers. The value written should be the total number of counters designated for export -1" range="" rwaccess="RW"/>
    <bitfield id="CCMXPORT" width="1" begin="4" end="4" resetval="0x0" description="SW control of CCM message export" range="" rwaccess="RW"/>
    <bitfield id="CCMVAIL" width="1" begin="3" end="3" resetval="0x0" description="SCTM supports CCM export" range="" rwaccess="R"/>
    <bitfield id="CSMXPORT" width="1" begin="2" end="2" resetval="0x0" description="SW control of CSM message export" range="" rwaccess="RW"/>
    <bitfield id="SENDOVR" width="1" begin="1" end="1" resetval="0x1" description="Send overflow data in CSM frame" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="STM global enable" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="ENBL_0" description="DISABLE"/>
      <bitenum value="1" id="ENABLE" token="ENBL_1" description="ENABLE"/>
    </bitfield>
  </register>
  <register id="SCTM_CTSTMMSTID" acronym="SCTM_CTSTMMSTID" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MASTID" width="7" begin="6" end="0" resetval="0x0" description="HW Master ID for this module." range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTSTMINTVL" acronym="SCTM_CTSTMINTVL" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="Periodic export interval" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTSTMSEL" acronym="SCTM_CTSTMSEL" offset="0x2C" width="32" description="These registers mark the counters selected for export in the CSM">
    <bitfield id="COUNTSEL" width="32" begin="31" end="0" resetval="0x0" description="The counter selection bit field" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_TINTVLR_i_0" acronym="SCTM_TINTVLR_i_0" offset="0x40" width="32" description="These registers contain the interval match value for the corresponding timers in the SCTM">
    <bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the SCTM" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_TINTVLR_i_1" acronym="SCTM_TINTVLR_i_1" offset="0x44" width="32" description="These registers contain the interval match value for the corresponding timers in the SCTM">
    <bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the SCTM" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_TINTVLR_i_2" acronym="SCTM_TINTVLR_i_2" offset="0x48" width="32" description="These registers contain the interval match value for the corresponding timers in the SCTM">
    <bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the SCTM" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_TINTVLR_i_3" acronym="SCTM_TINTVLR_i_3" offset="0x4C" width="32" description="These registers contain the interval match value for the corresponding timers in the SCTM">
    <bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the SCTM" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_TINTVLR_i_4" acronym="SCTM_TINTVLR_i_4" offset="0x50" width="32" description="These registers contain the interval match value for the corresponding timers in the SCTM">
    <bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the SCTM" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_TINTVLR_i_5" acronym="SCTM_TINTVLR_i_5" offset="0x54" width="32" description="These registers contain the interval match value for the corresponding timers in the SCTM">
    <bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the SCTM" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_TINTVLR_i_6" acronym="SCTM_TINTVLR_i_6" offset="0x58" width="32" description="These registers contain the interval match value for the corresponding timers in the SCTM">
    <bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the SCTM" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_TINTVLR_i_7" acronym="SCTM_TINTVLR_i_7" offset="0x5C" width="32" description="These registers contain the interval match value for the corresponding timers in the SCTM">
    <bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the SCTM" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTDBGNUM" acronym="SCTM_CTDBGNUM" offset="0x7C" width="32" description="Counter Timer Number Debug Event Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NUMEVT" width="3" begin="2" end="0" resetval="0x0" description="Number of input selectors for debug events" range="" rwaccess="R"/>
  </register>
  <register id="SCTM_CTDBGEVT" acronym="SCTM_CTDBGEVT" offset="0x80" width="32" description="Counter Timer Debug Event Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description="Index of event input signal on the module boundary" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTGNBL" acronym="SCTM_CTGNBL" offset="0xF0" width="32" description="These registers provide for simultaneous enable/disable of 32 counters">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="8" begin="7" end="0" resetval="0x0" description="The counter enable bit field" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTGRST" acronym="SCTM_CTGRST" offset="0xF8" width="32" description="These registers provide for simultaneous reset of 32 counters">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESET" width="8" begin="7" end="0" resetval="0x0" description="The counter reset bit field" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCR_WT_m_0" acronym="SCTM_CTCR_WT_m_0" offset="0x100" width="32" description="These registers contain the control and status settings for a single counter in the module. There will be a CTCR for every counter in the module (WT: with timer)">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="5" begin="20" end="16" resetval="0x0" description="Counter Timer input selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description="Restart the timer after an interval match" range="" rwaccess="RW"/>
    <bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description="Signal debug logic on interval match" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description="Generate interrupt on interval match" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description="Counter has wrapped since it was last read" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="5" end="5" resetval="0x0" description="Counter ignores processor IDLE state" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="4" end="4" resetval="0x0" description="Counter ignores processor debug halt state" range="" rwaccess="RW"/>
    <bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description="Counter is in duration or occurrence mode" range="" rwaccess="RW"/>
    <bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description="Counter is chained to an adjacent counter" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description="Counter reset control" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="Counter enable control" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCR_WT_m_1" acronym="SCTM_CTCR_WT_m_1" offset="0x104" width="32" description="These registers contain the control and status settings for a single counter in the module. There will be a CTCR for every counter in the module (WT: with timer)">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="5" begin="20" end="16" resetval="0x0" description="Counter Timer input selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description="Restart the timer after an interval match" range="" rwaccess="RW"/>
    <bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description="Signal debug logic on interval match" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description="Generate interrupt on interval match" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description="Counter has wrapped since it was last read" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="5" end="5" resetval="0x0" description="Counter ignores processor IDLE state" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="4" end="4" resetval="0x0" description="Counter ignores processor debug halt state" range="" rwaccess="RW"/>
    <bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description="Counter is in duration or occurrence mode" range="" rwaccess="RW"/>
    <bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description="Counter is chained to an adjacent counter" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description="Counter reset control" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="Counter enable control" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCR_WOT_n_0" acronym="SCTM_CTCR_WOT_n_0" offset="0x108" width="32" description="These registers contain the control and status settings for a single counter in the module. There will be a CTCR for every counter in the module (WOT: without timer)">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="5" begin="20" end="16" resetval="0x0" description="Counter Timer input selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description="Restart the timer after an interval match" range="" rwaccess="RW"/>
    <bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description="Signal debug logic on interval match" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description="Generate interrupt on interval match" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description="Counter has wrapped since it was last read" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="5" end="5" resetval="0x0" description="Counter ignores processor IDLE state" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="4" end="4" resetval="0x0" description="Counter ignores processor debug halt state" range="" rwaccess="RW"/>
    <bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description="Counter is in duration or occurrence mode" range="" rwaccess="RW"/>
    <bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description="Counter is chained to an adjacent counter" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description="Counter reset control" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="Counter enable control" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCR_WOT_n_1" acronym="SCTM_CTCR_WOT_n_1" offset="0x10C" width="32" description="These registers contain the control and status settings for a single counter in the module. There will be a CTCR for every counter in the module (WOT: without timer)">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="5" begin="20" end="16" resetval="0x0" description="Counter Timer input selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description="Restart the timer after an interval match" range="" rwaccess="RW"/>
    <bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description="Signal debug logic on interval match" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description="Generate interrupt on interval match" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description="Counter has wrapped since it was last read" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="5" end="5" resetval="0x0" description="Counter ignores processor IDLE state" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="4" end="4" resetval="0x0" description="Counter ignores processor debug halt state" range="" rwaccess="RW"/>
    <bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description="Counter is in duration or occurrence mode" range="" rwaccess="RW"/>
    <bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description="Counter is chained to an adjacent counter" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description="Counter reset control" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="Counter enable control" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCR_WOT_n_2" acronym="SCTM_CTCR_WOT_n_2" offset="0x110" width="32" description="These registers contain the control and status settings for a single counter in the module. There will be a CTCR for every counter in the module (WOT: without timer)">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="5" begin="20" end="16" resetval="0x0" description="Counter Timer input selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description="Restart the timer after an interval match" range="" rwaccess="RW"/>
    <bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description="Signal debug logic on interval match" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description="Generate interrupt on interval match" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description="Counter has wrapped since it was last read" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="5" end="5" resetval="0x0" description="Counter ignores processor IDLE state" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="4" end="4" resetval="0x0" description="Counter ignores processor debug halt state" range="" rwaccess="RW"/>
    <bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description="Counter is in duration or occurrence mode" range="" rwaccess="RW"/>
    <bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description="Counter is chained to an adjacent counter" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description="Counter reset control" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="Counter enable control" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCR_WOT_n_3" acronym="SCTM_CTCR_WOT_n_3" offset="0x114" width="32" description="These registers contain the control and status settings for a single counter in the module. There will be a CTCR for every counter in the module (WOT: without timer)">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="5" begin="20" end="16" resetval="0x0" description="Counter Timer input selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description="Restart the timer after an interval match" range="" rwaccess="RW"/>
    <bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description="Signal debug logic on interval match" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description="Generate interrupt on interval match" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description="Counter has wrapped since it was last read" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="5" end="5" resetval="0x0" description="Counter ignores processor IDLE state" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="4" end="4" resetval="0x0" description="Counter ignores processor debug halt state" range="" rwaccess="RW"/>
    <bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description="Counter is in duration or occurrence mode" range="" rwaccess="RW"/>
    <bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description="Counter is chained to an adjacent counter" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description="Counter reset control" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="Counter enable control" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCR_WOT_n_4" acronym="SCTM_CTCR_WOT_n_4" offset="0x118" width="32" description="These registers contain the control and status settings for a single counter in the module. There will be a CTCR for every counter in the module (WOT: without timer)">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="5" begin="20" end="16" resetval="0x0" description="Counter Timer input selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description="Restart the timer after an interval match" range="" rwaccess="RW"/>
    <bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description="Signal debug logic on interval match" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description="Generate interrupt on interval match" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description="Counter has wrapped since it was last read" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="5" end="5" resetval="0x0" description="Counter ignores processor IDLE state" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="4" end="4" resetval="0x0" description="Counter ignores processor debug halt state" range="" rwaccess="RW"/>
    <bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description="Counter is in duration or occurrence mode" range="" rwaccess="RW"/>
    <bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description="Counter is chained to an adjacent counter" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description="Counter reset control" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="Counter enable control" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCR_WOT_n_5" acronym="SCTM_CTCR_WOT_n_5" offset="0x11C" width="32" description="These registers contain the control and status settings for a single counter in the module. There will be a CTCR for every counter in the module (WOT: without timer)">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPSEL" width="5" begin="20" end="16" resetval="0x0" description="Counter Timer input selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description="Restart the timer after an interval match" range="" rwaccess="RW"/>
    <bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description="Signal debug logic on interval match" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description="Generate interrupt on interval match" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description="Counter has wrapped since it was last read" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="5" end="5" resetval="0x0" description="Counter ignores processor IDLE state" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="4" end="4" resetval="0x0" description="Counter ignores processor debug halt state" range="" rwaccess="RW"/>
    <bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description="Counter is in duration or occurrence mode" range="" rwaccess="RW"/>
    <bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description="Counter is chained to an adjacent counter" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description="Counter reset control" range="" rwaccess="RW"/>
    <bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description="Counter enable control" range="" rwaccess="RW"/>
  </register>
  <register id="SCTM_CTCNTR_k_0" acronym="SCTM_CTCNTR_k_0" offset="0x180" width="32" description="These registers contain the value of an individual counter in the moduel. There will be a CTCNTR for every counter in the module">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Counter value" range="" rwaccess="R"/>
  </register>
  <register id="SCTM_CTCNTR_k_1" acronym="SCTM_CTCNTR_k_1" offset="0x184" width="32" description="These registers contain the value of an individual counter in the moduel. There will be a CTCNTR for every counter in the module">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Counter value" range="" rwaccess="R"/>
  </register>
  <register id="SCTM_CTCNTR_k_2" acronym="SCTM_CTCNTR_k_2" offset="0x188" width="32" description="These registers contain the value of an individual counter in the moduel. There will be a CTCNTR for every counter in the module">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Counter value" range="" rwaccess="R"/>
  </register>
  <register id="SCTM_CTCNTR_k_3" acronym="SCTM_CTCNTR_k_3" offset="0x18C" width="32" description="These registers contain the value of an individual counter in the moduel. There will be a CTCNTR for every counter in the module">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Counter value" range="" rwaccess="R"/>
  </register>
  <register id="SCTM_CTCNTR_k_4" acronym="SCTM_CTCNTR_k_4" offset="0x190" width="32" description="These registers contain the value of an individual counter in the moduel. There will be a CTCNTR for every counter in the module">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Counter value" range="" rwaccess="R"/>
  </register>
  <register id="SCTM_CTCNTR_k_5" acronym="SCTM_CTCNTR_k_5" offset="0x194" width="32" description="These registers contain the value of an individual counter in the moduel. There will be a CTCNTR for every counter in the module">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Counter value" range="" rwaccess="R"/>
  </register>
  <register id="SCTM_CTCNTR_k_6" acronym="SCTM_CTCNTR_k_6" offset="0x198" width="32" description="These registers contain the value of an individual counter in the moduel. There will be a CTCNTR for every counter in the module">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Counter value" range="" rwaccess="R"/>
  </register>
  <register id="SCTM_CTCNTR_k_7" acronym="SCTM_CTCNTR_k_7" offset="0x19C" width="32" description="These registers contain the value of an individual counter in the moduel. There will be a CTCNTR for every counter in the module">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Counter value" range="" rwaccess="R"/>
  </register>
</module>
