# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../4_uram_wrapper.ip_user_files/bd/uramx4/sim/uramx4.v" \
"../../../../4_uram_wrapper.ip_user_files/bd/uramx4/ipshared/074c/uram_2w2r.srcs/sources_1/new/uram_2w_2r.v" \
"../../../../4_uram_wrapper.ip_user_files/bd/uramx4/ip/uramx4_uram_2w_2r_0_3/sim/uramx4_uram_2w_2r_0_3.v" \
"../../../../4_uram_wrapper.ip_user_files/bd/uramx4/ip/uramx4_uram_2w_2r_0_4/sim/uramx4_uram_2w_2r_0_4.v" \
"../../../../4_uram_wrapper.ip_user_files/bd/uramx4/ip/uramx4_uram_2w_2r_1_1/sim/uramx4_uram_2w_2r_1_1.v" \
"../../../../4_uram_wrapper.ip_user_files/bd/uramx4/ip/uramx4_uram_2w_2r_2_0/sim/uramx4_uram_2w_2r_2_0.v" \
"../../../../4_uram_wrapper.srcs/sources_1/new/four_uram.v" \
"../../../../4_uram_wrapper.gen/sources_1/bd/uramx4/hdl/uramx4_wrapper.v" \

sv xil_defaultlib  \
"../../../../4_uram_wrapper.srcs/sim_1/new/uram_2w_2r_x4_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
