// Seed: 2353608053
module module_0 (
    input uwire id_0,
    output wire id_1,
    output uwire id_2,
    input tri id_3,
    output tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    input supply1 id_13,
    output wor id_14
);
  assign id_14 = id_6;
  assign id_9  = -1;
  assign id_4  = id_8;
  parameter id_16 = ~1;
  assign id_14 = 1;
  logic [-1 : 1 'h0] id_17;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3,
    input supply0 id_4,
    output tri1 id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3,
      id_2,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
  uwire id_8 = -1;
  logic id_9;
  ;
endmodule
