============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Sun May 19 15:41:23 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v
RUN-1001 : Project manager successfully analyzed 57 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.843667s wall, 1.765625s user + 0.078125s system = 1.843750s CPU (100.0%)

RUN-1004 : used memory is 290 MB, reserved memory is 267 MB, peak memory is 295 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 2 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 10 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14047 instances
RUN-0007 : 7867 luts, 4567 seqs, 1115 mslices, 330 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 15328 nets
RUN-1001 : 9164 nets have 2 pins
RUN-1001 : 4173 nets have [3 - 5] pins
RUN-1001 : 1406 nets have [6 - 10] pins
RUN-1001 : 344 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1534     
RUN-1001 :   No   |  No   |  Yes  |    1752     
RUN-1001 :   No   |  Yes  |  No   |     112     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     82     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 178
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14043 instances, 7867 luts, 4567 seqs, 1445 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Huge net cpuresetn with 1445 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63713, tnet num: 15280, tinst num: 14043, tnode num: 76512, tedge num: 102241.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.399301s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (99.4%)

RUN-1004 : used memory is 436 MB, reserved memory is 417 MB, peak memory is 436 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15280 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.887871s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (99.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.64381e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14043.
PHY-3001 : Level 1 #clusters 1727.
PHY-3001 : End clustering;  0.089953s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.01397e+06, overlap = 614.719
PHY-3002 : Step(2): len = 873831, overlap = 665.156
PHY-3002 : Step(3): len = 648938, overlap = 746.344
PHY-3002 : Step(4): len = 567144, overlap = 820.938
PHY-3002 : Step(5): len = 472245, overlap = 881.688
PHY-3002 : Step(6): len = 399260, overlap = 955.312
PHY-3002 : Step(7): len = 337944, overlap = 1007.44
PHY-3002 : Step(8): len = 295050, overlap = 1060
PHY-3002 : Step(9): len = 257209, overlap = 1076.25
PHY-3002 : Step(10): len = 229130, overlap = 1132.88
PHY-3002 : Step(11): len = 210327, overlap = 1185.03
PHY-3002 : Step(12): len = 190860, overlap = 1205.72
PHY-3002 : Step(13): len = 176718, overlap = 1218.47
PHY-3002 : Step(14): len = 164879, overlap = 1249.84
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.78448e-06
PHY-3002 : Step(15): len = 169628, overlap = 1214.59
PHY-3002 : Step(16): len = 209307, overlap = 1133.94
PHY-3002 : Step(17): len = 225667, overlap = 1069.69
PHY-3002 : Step(18): len = 229241, overlap = 1009.22
PHY-3002 : Step(19): len = 223560, overlap = 967.625
PHY-3002 : Step(20): len = 218028, overlap = 932.25
PHY-3002 : Step(21): len = 212287, overlap = 909.562
PHY-3002 : Step(22): len = 209591, overlap = 902.906
PHY-3002 : Step(23): len = 206634, overlap = 939.875
PHY-3002 : Step(24): len = 205475, overlap = 970.719
PHY-3002 : Step(25): len = 202739, overlap = 990.875
PHY-3002 : Step(26): len = 201928, overlap = 1004.66
PHY-3002 : Step(27): len = 201453, overlap = 1021.69
PHY-3002 : Step(28): len = 202074, overlap = 1028.84
PHY-3002 : Step(29): len = 200903, overlap = 1031.62
PHY-3002 : Step(30): len = 200663, overlap = 1038.66
PHY-3002 : Step(31): len = 198884, overlap = 1038.66
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.56896e-06
PHY-3002 : Step(32): len = 207169, overlap = 1009.53
PHY-3002 : Step(33): len = 223306, overlap = 959.531
PHY-3002 : Step(34): len = 230454, overlap = 930.656
PHY-3002 : Step(35): len = 234967, overlap = 906.781
PHY-3002 : Step(36): len = 236027, overlap = 910.281
PHY-3002 : Step(37): len = 235848, overlap = 907.5
PHY-3002 : Step(38): len = 232464, overlap = 917.5
PHY-3002 : Step(39): len = 232076, overlap = 930.656
PHY-3002 : Step(40): len = 230724, overlap = 940.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.13792e-06
PHY-3002 : Step(41): len = 243045, overlap = 914.562
PHY-3002 : Step(42): len = 257704, overlap = 868.75
PHY-3002 : Step(43): len = 265416, overlap = 773.125
PHY-3002 : Step(44): len = 270920, overlap = 756.812
PHY-3002 : Step(45): len = 272133, overlap = 744.906
PHY-3002 : Step(46): len = 272246, overlap = 748.25
PHY-3002 : Step(47): len = 270283, overlap = 764.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.42758e-05
PHY-3002 : Step(48): len = 285566, overlap = 765.375
PHY-3002 : Step(49): len = 303115, overlap = 689.594
PHY-3002 : Step(50): len = 313175, overlap = 643.594
PHY-3002 : Step(51): len = 319744, overlap = 599.969
PHY-3002 : Step(52): len = 322156, overlap = 563.938
PHY-3002 : Step(53): len = 323316, overlap = 567.844
PHY-3002 : Step(54): len = 322768, overlap = 567.312
PHY-3002 : Step(55): len = 321924, overlap = 561.375
PHY-3002 : Step(56): len = 321154, overlap = 542.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.85517e-05
PHY-3002 : Step(57): len = 340205, overlap = 483.188
PHY-3002 : Step(58): len = 357557, overlap = 471.281
PHY-3002 : Step(59): len = 366912, overlap = 431.781
PHY-3002 : Step(60): len = 370870, overlap = 417.25
PHY-3002 : Step(61): len = 368736, overlap = 420.969
PHY-3002 : Step(62): len = 368287, overlap = 403.5
PHY-3002 : Step(63): len = 367517, overlap = 414.562
PHY-3002 : Step(64): len = 367419, overlap = 416.125
PHY-3002 : Step(65): len = 365900, overlap = 419.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.71034e-05
PHY-3002 : Step(66): len = 383452, overlap = 372.938
PHY-3002 : Step(67): len = 396934, overlap = 356.781
PHY-3002 : Step(68): len = 404455, overlap = 327.375
PHY-3002 : Step(69): len = 408148, overlap = 322.188
PHY-3002 : Step(70): len = 409879, overlap = 310.438
PHY-3002 : Step(71): len = 412881, overlap = 307.188
PHY-3002 : Step(72): len = 413855, overlap = 297.281
PHY-3002 : Step(73): len = 414581, overlap = 276.438
PHY-3002 : Step(74): len = 414904, overlap = 273.125
PHY-3002 : Step(75): len = 414456, overlap = 266.719
PHY-3002 : Step(76): len = 413697, overlap = 271.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000114207
PHY-3002 : Step(77): len = 425205, overlap = 255.469
PHY-3002 : Step(78): len = 432145, overlap = 251.844
PHY-3002 : Step(79): len = 434564, overlap = 236.969
PHY-3002 : Step(80): len = 436490, overlap = 229.781
PHY-3002 : Step(81): len = 437532, overlap = 223.938
PHY-3002 : Step(82): len = 438437, overlap = 222.875
PHY-3002 : Step(83): len = 437728, overlap = 215.469
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000221682
PHY-3002 : Step(84): len = 446489, overlap = 215.844
PHY-3002 : Step(85): len = 453647, overlap = 211.906
PHY-3002 : Step(86): len = 455894, overlap = 207.531
PHY-3002 : Step(87): len = 458008, overlap = 206.562
PHY-3002 : Step(88): len = 460955, overlap = 208.219
PHY-3002 : Step(89): len = 463269, overlap = 212.469
PHY-3002 : Step(90): len = 462722, overlap = 212.406
PHY-3002 : Step(91): len = 463271, overlap = 217.531
PHY-3002 : Step(92): len = 464324, overlap = 222.438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000443365
PHY-3002 : Step(93): len = 469798, overlap = 220.5
PHY-3002 : Step(94): len = 475380, overlap = 189.531
PHY-3002 : Step(95): len = 477622, overlap = 181.281
PHY-3002 : Step(96): len = 478701, overlap = 195.688
PHY-3002 : Step(97): len = 479915, overlap = 199.125
PHY-3002 : Step(98): len = 480963, overlap = 190.281
PHY-3002 : Step(99): len = 480818, overlap = 178.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000783942
PHY-3002 : Step(100): len = 483989, overlap = 175.25
PHY-3002 : Step(101): len = 486020, overlap = 169.5
PHY-3002 : Step(102): len = 486642, overlap = 171.156
PHY-3002 : Step(103): len = 487988, overlap = 156.594
PHY-3002 : Step(104): len = 489563, overlap = 149.719
PHY-3002 : Step(105): len = 491397, overlap = 142.25
PHY-3002 : Step(106): len = 491793, overlap = 143.312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00137564
PHY-3002 : Step(107): len = 493529, overlap = 134.781
PHY-3002 : Step(108): len = 495523, overlap = 137.438
PHY-3002 : Step(109): len = 496117, overlap = 136.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022680s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (206.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15328.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 632280, over cnt = 1626(4%), over = 8844, worst = 50
PHY-1001 : End global iterations;  0.633585s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (155.4%)

PHY-1001 : Congestion index: top1 = 90.93, top5 = 67.39, top10 = 56.80, top15 = 50.10.
PHY-3001 : End congestion estimation;  0.822856s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (140.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15280 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.551789s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155281
PHY-3002 : Step(110): len = 537180, overlap = 114.188
PHY-3002 : Step(111): len = 542714, overlap = 114.5
PHY-3002 : Step(112): len = 543166, overlap = 113.969
PHY-3002 : Step(113): len = 542878, overlap = 109.531
PHY-3002 : Step(114): len = 543398, overlap = 106.469
PHY-3002 : Step(115): len = 544013, overlap = 98.75
PHY-3002 : Step(116): len = 543092, overlap = 95.7812
PHY-3002 : Step(117): len = 541206, overlap = 91.0625
PHY-3002 : Step(118): len = 539750, overlap = 90.625
PHY-3002 : Step(119): len = 536245, overlap = 86.625
PHY-3002 : Step(120): len = 533363, overlap = 87.5312
PHY-3002 : Step(121): len = 530583, overlap = 90.5625
PHY-3002 : Step(122): len = 528424, overlap = 88.7812
PHY-3002 : Step(123): len = 526915, overlap = 88.3125
PHY-3002 : Step(124): len = 524564, overlap = 93.875
PHY-3002 : Step(125): len = 522266, overlap = 84.9062
PHY-3002 : Step(126): len = 521126, overlap = 73.4688
PHY-3002 : Step(127): len = 519800, overlap = 68.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000310562
PHY-3002 : Step(128): len = 520855, overlap = 65.25
PHY-3002 : Step(129): len = 522124, overlap = 65.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000538473
PHY-3002 : Step(130): len = 524502, overlap = 61.2188
PHY-3002 : Step(131): len = 534773, overlap = 51.6875
PHY-3002 : Step(132): len = 537085, overlap = 50.25
PHY-3002 : Step(133): len = 539752, overlap = 52.0938
PHY-3002 : Step(134): len = 541384, overlap = 55.4062
PHY-3002 : Step(135): len = 542282, overlap = 55.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 137/15328.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 647304, over cnt = 2447(6%), over = 10540, worst = 49
PHY-1001 : End global iterations;  0.871331s wall, 1.703125s user + 0.140625s system = 1.843750s CPU (211.6%)

PHY-1001 : Congestion index: top1 = 78.60, top5 = 61.46, top10 = 54.29, top15 = 49.71.
PHY-3001 : End congestion estimation;  1.084920s wall, 1.906250s user + 0.156250s system = 2.062500s CPU (190.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15280 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.603755s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00013193
PHY-3002 : Step(136): len = 540305, overlap = 321
PHY-3002 : Step(137): len = 538135, overlap = 301.312
PHY-3002 : Step(138): len = 532907, overlap = 292.5
PHY-3002 : Step(139): len = 528984, overlap = 283.906
PHY-3002 : Step(140): len = 526665, overlap = 276.406
PHY-3002 : Step(141): len = 524026, overlap = 255.062
PHY-3002 : Step(142): len = 520603, overlap = 250.406
PHY-3002 : Step(143): len = 517774, overlap = 238.656
PHY-3002 : Step(144): len = 514789, overlap = 231.812
PHY-3002 : Step(145): len = 512023, overlap = 228.406
PHY-3002 : Step(146): len = 508983, overlap = 230.375
PHY-3002 : Step(147): len = 507057, overlap = 230.938
PHY-3002 : Step(148): len = 504443, overlap = 237.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000263861
PHY-3002 : Step(149): len = 507899, overlap = 217.906
PHY-3002 : Step(150): len = 509580, overlap = 211.469
PHY-3002 : Step(151): len = 510618, overlap = 194.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000501008
PHY-3002 : Step(152): len = 514686, overlap = 178.844
PHY-3002 : Step(153): len = 519630, overlap = 156.406
PHY-3002 : Step(154): len = 520440, overlap = 150.375
PHY-3002 : Step(155): len = 521126, overlap = 147.812
PHY-3002 : Step(156): len = 523352, overlap = 144.344
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63713, tnet num: 15280, tinst num: 14043, tnode num: 76512, tedge num: 102241.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.626825s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (99.9%)

RUN-1004 : used memory is 482 MB, reserved memory is 467 MB, peak memory is 571 MB
OPT-1001 : Total overflow 540.84 peak overflow 4.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 941/15328.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 638728, over cnt = 2599(7%), over = 9873, worst = 32
PHY-1001 : End global iterations;  0.825303s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (181.8%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.59, top10 = 49.68, top15 = 46.12.
PHY-1001 : End incremental global routing;  1.016594s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (166.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15280 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.593576s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.0%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13913 has valid locations, 84 needs to be replaced
PHY-3001 : design contains 14122 instances, 7870 luts, 4643 seqs, 1445 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 528674
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12462/15407.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 643424, over cnt = 2615(7%), over = 9970, worst = 32
PHY-1001 : End global iterations;  0.129235s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (145.1%)

PHY-1001 : Congestion index: top1 = 68.00, top5 = 55.83, top10 = 49.83, top15 = 46.28.
PHY-3001 : End congestion estimation;  0.330777s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (118.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 64026, tnet num: 15359, tinst num: 14122, tnode num: 77053, tedge num: 102709.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.524322s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (99.4%)

RUN-1004 : used memory is 515 MB, reserved memory is 504 MB, peak memory is 578 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.133723s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(157): len = 528417, overlap = 3.3125
PHY-3002 : Step(158): len = 528380, overlap = 3.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000418505
PHY-3002 : Step(159): len = 528343, overlap = 3.3125
PHY-3002 : Step(160): len = 528700, overlap = 3.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00083701
PHY-3002 : Step(161): len = 528714, overlap = 3.3125
PHY-3002 : Step(162): len = 529428, overlap = 3.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12469/15407.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 644008, over cnt = 2620(7%), over = 9949, worst = 32
PHY-1001 : End global iterations;  0.117751s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (119.4%)

PHY-1001 : Congestion index: top1 = 67.74, top5 = 55.82, top10 = 49.89, top15 = 46.33.
PHY-3001 : End congestion estimation;  0.310003s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (110.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.674351s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00299692
PHY-3002 : Step(163): len = 529355, overlap = 144.906
PHY-3002 : Step(164): len = 529379, overlap = 144.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00599385
PHY-3002 : Step(165): len = 529527, overlap = 144.969
PHY-3002 : Step(166): len = 529638, overlap = 144.938
PHY-3001 : Final: Len = 529638, Over = 144.938
PHY-3001 : End incremental placement;  4.085651s wall, 4.062500s user + 0.343750s system = 4.406250s CPU (107.8%)

OPT-1001 : Total overflow 542.19 peak overflow 4.41
OPT-1001 : End high-fanout net optimization;  6.063514s wall, 6.750000s user + 0.406250s system = 7.156250s CPU (118.0%)

OPT-1001 : Current memory(MB): used = 575, reserve = 563, peak = 587.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12494/15407.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 644240, over cnt = 2611(7%), over = 9823, worst = 32
PHY-1002 : len = 695856, over cnt = 1821(5%), over = 4990, worst = 23
PHY-1002 : len = 728416, over cnt = 894(2%), over = 2326, worst = 23
PHY-1002 : len = 746768, over cnt = 302(0%), over = 787, worst = 13
PHY-1002 : len = 755880, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.423095s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (146.0%)

PHY-1001 : Congestion index: top1 = 55.62, top5 = 48.69, top10 = 45.40, top15 = 43.23.
OPT-1001 : End congestion update;  1.621650s wall, 2.281250s user + 0.000000s system = 2.281250s CPU (140.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.488334s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (99.2%)

OPT-0007 : Start: WNS 162 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 262 TNS 0 NUM_FEPS 0 with 26 cells processed and 1200 slack improved
OPT-0007 : Iter 2: improved WNS 262 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.131049s wall, 2.765625s user + 0.015625s system = 2.781250s CPU (130.5%)

OPT-1001 : Current memory(MB): used = 556, reserve = 545, peak = 587.
OPT-1001 : End physical optimization;  10.118222s wall, 11.609375s user + 0.437500s system = 12.046875s CPU (119.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7870 LUT to BLE ...
SYN-4008 : Packed 7870 LUT and 2510 SEQ to BLE.
SYN-4003 : Packing 2133 remaining SEQ's ...
SYN-4005 : Packed 1589 SEQ with LUT/SLICE
SYN-4006 : 4038 single LUT's are left
SYN-4006 : 544 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8414/10185 primitive instances ...
PHY-3001 : End packing;  0.916767s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (98.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6141 instances
RUN-1001 : 2986 mslices, 2987 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13162 nets
RUN-1001 : 6752 nets have 2 pins
RUN-1001 : 4261 nets have [3 - 5] pins
RUN-1001 : 1483 nets have [6 - 10] pins
RUN-1001 : 378 nets have [11 - 20] pins
RUN-1001 : 282 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6137 instances, 5973 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 547615, Over = 258
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6287/13162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 724248, over cnt = 1626(4%), over = 2727, worst = 8
PHY-1002 : len = 730552, over cnt = 1029(2%), over = 1542, worst = 8
PHY-1002 : len = 741032, over cnt = 496(1%), over = 681, worst = 7
PHY-1002 : len = 745720, over cnt = 237(0%), over = 298, worst = 4
PHY-1002 : len = 751336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.204368s wall, 1.937500s user + 0.125000s system = 2.062500s CPU (171.3%)

PHY-1001 : Congestion index: top1 = 57.72, top5 = 49.72, top10 = 45.61, top15 = 43.03.
PHY-3001 : End congestion estimation;  1.472545s wall, 2.203125s user + 0.125000s system = 2.328125s CPU (158.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57695, tnet num: 13114, tinst num: 6137, tnode num: 67929, tedge num: 97081.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.807199s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (100.3%)

RUN-1004 : used memory is 516 MB, reserved memory is 507 MB, peak memory is 587 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.378339s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.99177e-05
PHY-3002 : Step(167): len = 536168, overlap = 282.75
PHY-3002 : Step(168): len = 530330, overlap = 309.5
PHY-3002 : Step(169): len = 525800, overlap = 324.5
PHY-3002 : Step(170): len = 522466, overlap = 318.5
PHY-3002 : Step(171): len = 520526, overlap = 318.75
PHY-3002 : Step(172): len = 519541, overlap = 324.25
PHY-3002 : Step(173): len = 519084, overlap = 321.5
PHY-3002 : Step(174): len = 518628, overlap = 313.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.98353e-05
PHY-3002 : Step(175): len = 526228, overlap = 302
PHY-3002 : Step(176): len = 530910, overlap = 294.75
PHY-3002 : Step(177): len = 530649, overlap = 292
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000189036
PHY-3002 : Step(178): len = 540539, overlap = 274.5
PHY-3002 : Step(179): len = 549881, overlap = 260.25
PHY-3002 : Step(180): len = 551540, overlap = 255
PHY-3002 : Step(181): len = 552734, overlap = 250.75
PHY-3002 : Step(182): len = 554910, overlap = 248.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000362544
PHY-3002 : Step(183): len = 563638, overlap = 239.75
PHY-3002 : Step(184): len = 571792, overlap = 223
PHY-3002 : Step(185): len = 577900, overlap = 213
PHY-3002 : Step(186): len = 579263, overlap = 200.5
PHY-3002 : Step(187): len = 580486, overlap = 196.5
PHY-3002 : Step(188): len = 582428, overlap = 188.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.863669s wall, 1.031250s user + 1.453125s system = 2.484375s CPU (287.7%)

PHY-3001 : Trial Legalized: Len = 646987
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 612/13162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 790656, over cnt = 2274(6%), over = 3958, worst = 9
PHY-1002 : len = 802784, over cnt = 1511(4%), over = 2409, worst = 9
PHY-1002 : len = 827208, over cnt = 484(1%), over = 668, worst = 5
PHY-1002 : len = 833368, over cnt = 171(0%), over = 232, worst = 5
PHY-1002 : len = 836624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.838808s wall, 3.078125s user + 0.000000s system = 3.078125s CPU (167.4%)

PHY-1001 : Congestion index: top1 = 54.68, top5 = 49.08, top10 = 45.88, top15 = 43.74.
PHY-3001 : End congestion estimation;  2.130085s wall, 3.359375s user + 0.000000s system = 3.359375s CPU (157.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.618245s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000181516
PHY-3002 : Step(189): len = 624507, overlap = 23.25
PHY-3002 : Step(190): len = 612001, overlap = 41
PHY-3002 : Step(191): len = 600312, overlap = 62
PHY-3002 : Step(192): len = 593438, overlap = 81
PHY-3002 : Step(193): len = 589347, overlap = 95.75
PHY-3002 : Step(194): len = 587861, overlap = 99.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025262s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.7%)

PHY-3001 : Legalized: Len = 612953, Over = 0
PHY-3001 : Spreading special nets. 98 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048214s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.2%)

PHY-3001 : 132 instances has been re-located, deltaX = 34, deltaY = 74, maxDist = 3.
PHY-3001 : Final: Len = 615165, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57695, tnet num: 13114, tinst num: 6138, tnode num: 67929, tedge num: 97081.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.994873s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (100.3%)

RUN-1004 : used memory is 518 MB, reserved memory is 515 MB, peak memory is 596 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3696/13162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 774600, over cnt = 2193(6%), over = 3645, worst = 7
PHY-1002 : len = 785800, over cnt = 1370(3%), over = 2035, worst = 6
PHY-1002 : len = 802704, over cnt = 548(1%), over = 750, worst = 5
PHY-1002 : len = 810184, over cnt = 112(0%), over = 159, worst = 5
PHY-1002 : len = 812272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.561785s wall, 2.437500s user + 0.015625s system = 2.453125s CPU (157.1%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.14, top10 = 45.92, top15 = 43.70.
PHY-1001 : End incremental global routing;  1.878386s wall, 2.750000s user + 0.015625s system = 2.765625s CPU (147.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.582201s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (102.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.813875s wall, 3.671875s user + 0.031250s system = 3.703125s CPU (131.6%)

OPT-1001 : Current memory(MB): used = 572, reserve = 568, peak = 596.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11908/13162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 812272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.102580s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.4%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.14, top10 = 45.92, top15 = 43.70.
OPT-1001 : End congestion update;  0.346349s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.474089s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.2%)

OPT-0007 : Start: WNS 139 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6012 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6138 instances, 5973 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Initial: Len = 617821, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037072s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.4%)

PHY-3001 : 14 instances has been re-located, deltaX = 5, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 617853, Over = 0
PHY-3001 : End incremental legalization;  0.302907s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (98.0%)

OPT-0007 : Iter 1: improved WNS 922 TNS 0 NUM_FEPS 0 with 40 cells processed and 7564 slack improved
OPT-0007 : Iter 2: improved WNS 922 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.224517s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (100.8%)

OPT-1001 : Current memory(MB): used = 594, reserve = 589, peak = 597.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.459267s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11782/13162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 814808, over cnt = 17(0%), over = 22, worst = 4
PHY-1002 : len = 814896, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 814952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 814968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.438105s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.9%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.14, top10 = 45.93, top15 = 43.70.
PHY-1001 : End incremental global routing;  0.688765s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (99.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.568438s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11911/13162.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 814968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.098481s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (111.1%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.14, top10 = 45.93, top15 = 43.70.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.452856s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 922 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.000000
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 922ps with logic level 1 
RUN-1001 :       #2 path slack 939ps with logic level 1 
RUN-1001 :       #3 path slack 939ps with logic level 1 
RUN-1001 :       #4 path slack 972ps with logic level 1 
RUN-1001 :       #5 path slack 972ps with logic level 1 
RUN-1001 :       #6 path slack 981ps with logic level 1 
RUN-1001 :       #7 path slack 987ps with logic level 1 
RUN-1001 :       #8 path slack 989ps with logic level 1 
RUN-1001 :       #9 path slack 989ps with logic level 1 
RUN-1001 :       #10 path slack 1017ps with logic level 1 
OPT-1001 : End physical optimization;  8.708175s wall, 9.531250s user + 0.062500s system = 9.593750s CPU (110.2%)

RUN-1003 : finish command "place" in  39.164062s wall, 61.250000s user + 6.734375s system = 67.984375s CPU (173.6%)

RUN-1004 : used memory is 496 MB, reserved memory is 484 MB, peak memory is 597 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.535638s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (173.0%)

RUN-1004 : used memory is 497 MB, reserved memory is 485 MB, peak memory is 597 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6142 instances
RUN-1001 : 2986 mslices, 2987 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13162 nets
RUN-1001 : 6752 nets have 2 pins
RUN-1001 : 4261 nets have [3 - 5] pins
RUN-1001 : 1483 nets have [6 - 10] pins
RUN-1001 : 378 nets have [11 - 20] pins
RUN-1001 : 282 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57695, tnet num: 13114, tinst num: 6138, tnode num: 67929, tedge num: 97081.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.826333s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (100.1%)

RUN-1004 : used memory is 514 MB, reserved memory is 511 MB, peak memory is 597 MB
PHY-1001 : 2986 mslices, 2987 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 748816, over cnt = 2227(6%), over = 3949, worst = 7
PHY-1002 : len = 764792, over cnt = 1332(3%), over = 2104, worst = 7
PHY-1002 : len = 784088, over cnt = 509(1%), over = 767, worst = 6
PHY-1002 : len = 794176, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 794736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.712657s wall, 2.812500s user + 0.031250s system = 2.843750s CPU (166.0%)

PHY-1001 : Congestion index: top1 = 54.42, top5 = 48.35, top10 = 44.93, top15 = 42.72.
PHY-1001 : End global routing;  2.002326s wall, 3.093750s user + 0.046875s system = 3.140625s CPU (156.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 592, reserve = 584, peak = 597.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 858, reserve = 852, peak = 858.
PHY-1001 : End build detailed router design. 4.480933s wall, 4.421875s user + 0.062500s system = 4.484375s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 160480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.978716s wall, 2.968750s user + 0.015625s system = 2.984375s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 893, reserve = 888, peak = 893.
PHY-1001 : End phase 1; 2.985086s wall, 2.968750s user + 0.015625s system = 2.984375s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 6879 net; 21.193521s wall, 21.156250s user + 0.015625s system = 21.171875s CPU (99.9%)

PHY-1022 : len = 1.62214e+06, over cnt = 2052(0%), over = 2073, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 903, reserve = 898, peak = 903.
PHY-1001 : End initial routed; 33.520801s wall, 47.625000s user + 0.218750s system = 47.843750s CPU (142.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11922(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.428   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.026   |  -0.140   |  14   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.857711s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 913, reserve = 908, peak = 913.
PHY-1001 : End phase 2; 36.378591s wall, 50.468750s user + 0.218750s system = 50.687500s CPU (139.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.62214e+06, over cnt = 2052(0%), over = 2073, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.133073s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.60342e+06, over cnt = 858(0%), over = 859, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.803635s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (137.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.60299e+06, over cnt = 193(0%), over = 193, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.277382s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (112.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.60521e+06, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.387558s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.6063e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.219982s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.60639e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.125342s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11922(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.428   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.026   |  -0.130   |  13   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.872766s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 601 feed throughs used by 403 nets
PHY-1001 : End commit to database; 2.078852s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 988, reserve = 986, peak = 988.
PHY-1001 : End phase 3; 9.280460s wall, 10.171875s user + 0.000000s system = 10.171875s CPU (109.6%)

PHY-1003 : Routed, final wirelength = 1.60639e+06
PHY-1001 : Current memory(MB): used = 992, reserve = 990, peak = 992.
PHY-1001 : End export database. 0.127614s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.0%)

PHY-1001 : End detail routing;  53.615040s wall, 68.531250s user + 0.296875s system = 68.828125s CPU (128.4%)

RUN-1003 : finish command "route" in  58.171415s wall, 74.156250s user + 0.359375s system = 74.515625s CPU (128.1%)

RUN-1004 : used memory is 931 MB, reserved memory is 926 MB, peak memory is 992 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    11064   out of  19600   56.45%
#reg                     4645   out of  19600   23.70%
#le                     11608
  #lut only              6963   out of  11608   59.98%
  #reg only               544   out of  11608    4.69%
  #lut&reg               4101   out of  11608   35.33%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1482
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1180
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             189
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            78
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             37
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             Gamma_Interface/en_state_reg_syn_9.q0     14
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_121.q1    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        D12        LVCMOS25           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                       |11608  |9631    |1433    |4649    |36      |3       |
|  AHBlite_SD_Interface              |AHBlite_SD                                         |890    |743     |118     |404     |0       |0       |
|    SD_top_inst                     |SD_top                                             |858    |724     |118     |376     |0       |0       |
|      sd_init_inst                  |sd_init                                            |143    |110     |18      |76      |0       |0       |
|      sd_rd_ctrl_inst               |sd_rd_ctrl                                         |477    |416     |60      |184     |0       |0       |
|      sd_read_inst                  |sd_read                                            |238    |198     |40      |116     |0       |0       |
|  Bayer2RGB_Interface               |AHBlite_Bayer2RGB                                  |4      |4       |0       |2       |0       |0       |
|  Bayer2RGB_inst                    |Bayer2RGB                                          |438    |263     |71      |319     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |140    |87      |3       |136     |4       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |60     |15      |3       |56      |4       |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue         |Curve_Gamma_2P2                                    |8      |0       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_green        |Curve_Gamma_2P2                                    |2      |0       |0       |2       |0       |0       |
|  Curve_Gamma_2P2_inst_red          |Curve_Gamma_2P2                                    |8      |3       |0       |8       |0       |0       |
|  Gamma_Interface                   |AHBlite_Gamma                                      |5      |5       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                               |9      |9       |0       |9       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                   |9      |9       |0       |9       |0       |0       |
|  LED_Interface                     |AHBlite_LED                                        |11     |8       |0       |9       |0       |0       |
|  Matrix_Key_Interface              |AHBlite_Matrix_Key                                 |5      |5       |0       |5       |0       |0       |
|  MedFilter_Interface               |AHBlite_MedFilter                                  |1      |1       |0       |1       |0       |0       |
|  PINTO_Interface                   |AHBlite_PINTO                                      |1      |1       |0       |1       |0       |0       |
|  PINTO_inst                        |PINTO                                              |1143   |747     |269     |674     |8       |0       |
|    vip_matrix_generate_5x5_8bit    |vip_matrix_generate_5x5_8bit                       |300    |240     |3       |296     |8       |0       |
|      u_line_shift_5x5_ram_8bit     |line_shift_5x5                                     |104    |50      |3       |100     |8       |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                    |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                          |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                                  |16     |6       |0       |15      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                                  |45     |44      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                          |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                          |4      |4       |0       |2       |4       |0       |
|  SDRAM_PLL_inst                    |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                     |AHBlite_SEG                                        |44     |36      |5       |29      |0       |0       |
|    smg_inst                        |smg                                                |34     |27      |5       |20      |0       |0       |
|  Timer_Interface                   |AHBlite_Timer                                      |70     |52      |18      |34      |0       |0       |
|  UART1_RX                          |UART_RX                                            |19     |19      |0       |16      |0       |0       |
|  UART1_TX                          |UART_TX                                            |76     |76      |0       |18      |0       |0       |
|    FIFO                            |FIFO                                               |52     |52      |0       |14      |0       |0       |
|  UART_Interface                    |AHBlite_UART                                       |4      |4       |0       |4       |0       |0       |
|  clkuart1_pwm                      |clkuart_pwm                                        |18     |15      |3       |9       |0       |0       |
|  kb                                |Keyboard                                           |287    |239     |48      |144     |0       |0       |
|  med_filter_proc__red_inst         |med_filter_proc                                    |683    |419     |193     |296     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |148    |90      |3       |143     |12      |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |60     |12      |3       |55      |12      |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst        |med_filter_proc                                    |615    |391     |190     |294     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |97     |78      |0       |97      |0       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |19     |7       |0       |19      |0       |0       |
|  med_filter_proc_inst              |med_filter_proc                                    |623    |413     |190     |257     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |89     |82      |0       |89      |0       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |15     |12      |0       |15      |0       |0       |
|  sdram_rw_top_inst                 |sdram_rw_top                                       |673    |480     |101     |390     |4       |0       |
|    SDRAM_inst                      |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                     |sdram_top                                          |673    |480     |101     |390     |4       |0       |
|      u_sdram_controller            |sdram_controller                                   |289    |235     |40      |137     |0       |0       |
|        u_sdram_cmd                 |sdram_cmd                                          |58     |58      |0       |25      |0       |0       |
|        u_sdram_ctrl                |sdram_ctrl                                         |179    |130     |40      |60      |0       |0       |
|        u_sdram_data                |sdram_data                                         |52     |47      |0       |52      |0       |0       |
|      u_sdram_fifo_ctrl             |sdram_fifo_ctrl                                    |384    |245     |61      |253     |4       |0       |
|        rdfifo                      |SDRAM_READ_FIFO                                    |132    |79      |17      |104     |2       |0       |
|          ram_inst                  |ram_infer_SDRAM_READ_FIFO                          |8      |4       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |36     |25      |0       |36      |0       |0       |
|          wr_to_rd_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |24      |0       |32      |0       |0       |
|        wrfifo                      |SDRAM_WRITE_FIFO                                   |134    |74      |18      |107     |2       |0       |
|          ram_inst                  |ram_infer_SDRAM_WRITE_FIFO                         |19     |12      |0       |19      |2       |0       |
|          rd_to_wr_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |37     |22      |0       |37      |0       |0       |
|          wr_to_rd_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |28     |18      |0       |28      |0       |0       |
|  u3_hdmi_tx                        |hdmi_tx                                            |366    |298     |54      |174     |0       |0       |
|    Inst_DVITransmitter             |DVITransmitter                                     |366    |298     |54      |174     |0       |0       |
|      Inst_TMDSEncoder_blue         |TMDSEncoder                                        |118    |99      |18      |50      |0       |0       |
|      Inst_TMDSEncoder_green        |TMDSEncoder                                        |108    |89      |18      |43      |0       |0       |
|      Inst_TMDSEncoder_red          |TMDSEncoder                                        |98     |80      |18      |39      |0       |0       |
|      Inst_blue_serializer_10_1     |Serial_N_1_lvds_dat                                |16     |11      |0       |16      |0       |0       |
|      Inst_clk_serializer_10_1      |Serial_N_1_lvds                                    |3      |2       |0       |3       |0       |0       |
|      Inst_green_serializer_10_1    |Serial_N_1_lvds_dat                                |14     |8       |0       |14      |0       |0       |
|      Inst_red_serializer_10_1      |Serial_N_1_lvds_dat                                |9      |9       |0       |9       |0       |0       |
|  u_logic                           |cortexm0ds_logic                                   |5220   |5170    |46      |1431    |0       |3       |
|  video_1936x1088_to_1920x1080_inst |video_1936x1088_to_1920x1080                       |139    |73      |59      |26      |0       |0       |
|  video_driver_inst                 |video_driver                                       |161    |93      |68      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6693  
    #2          2       2706  
    #3          3       761   
    #4          4       760   
    #5        5-10      1571  
    #6        11-50     546   
    #7       51-100      22   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.848909s wall, 3.171875s user + 0.015625s system = 3.187500s CPU (172.4%)

RUN-1004 : used memory is 933 MB, reserved memory is 928 MB, peak memory is 992 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57695, tnet num: 13114, tinst num: 6138, tnode num: 67929, tedge num: 97081.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.786710s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (99.7%)

RUN-1004 : used memory is 936 MB, reserved memory is 932 MB, peak memory is 992 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6138
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13162, pip num: 134722
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 601
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3197 valid insts, and 396374 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.207916s wall, 125.359375s user + 0.187500s system = 125.546875s CPU (1028.4%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1010 MB, peak memory is 1182 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240519_154123.log"
