// Seed: 2371679588
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3, id_4;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    input  tri1  id_2,
    input  tri1  id_3
);
  tri id_5;
  wor id_6;
  always #id_7;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  wire id_8, id_9, id_10, id_11;
  final #1 id_0 <= 1;
  parameter id_12 = -1;
  assign id_7[-1'd0][1] = (-1);
  wire id_13;
  bufif1 primCall (id_0, id_3, id_7);
  assign id_11 = id_12;
  id_14(
      -1, id_2
  );
  assign id_6 = -1;
endmodule
