<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_ssc.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_ssc.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_SSC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_SSC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Synchronous Serial Controller */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_SSC Synchronous Serial Controller */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Ssc hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_ssc.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_ssc.html#aa0b0c6253e27ca39b8edb766bc24a330">00042</a>   __O  uint32_t SSC_CR;        <span class="comment">/**&lt; \brief (Ssc Offset: 0x0) Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_ssc.html#ae020d7fe7643d133f47e6509765f175c">00043</a>   __IO uint32_t SSC_CMR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x4) Clock Mode Register */</span>
<a name="l00044"></a>00044   __I  uint32_t Reserved1[2];
<a name="l00045"></a><a class="code" href="struct_ssc.html#ab9f896ca819c340112e7aa6a0fbecb92">00045</a>   __IO uint32_t SSC_RCMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x10) Receive Clock Mode Register */</span>
<a name="l00046"></a><a class="code" href="struct_ssc.html#a4f8af45d30b9df1ac42270b97d03a25c">00046</a>   __IO uint32_t SSC_RFMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x14) Receive Frame Mode Register */</span>
<a name="l00047"></a><a class="code" href="struct_ssc.html#a83c90b00a7e5a2c3debf0527480412fe">00047</a>   __IO uint32_t SSC_TCMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x18) Transmit Clock Mode Register */</span>
<a name="l00048"></a><a class="code" href="struct_ssc.html#a629eac5a799d4d05627a3bb22adeac42">00048</a>   __IO uint32_t SSC_TFMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x1C) Transmit Frame Mode Register */</span>
<a name="l00049"></a><a class="code" href="struct_ssc.html#aeca086ddf1a55ee91daa8734c1e79f77">00049</a>   __I  uint32_t SSC_RHR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x20) Receive Holding Register */</span>
<a name="l00050"></a><a class="code" href="struct_ssc.html#a3feb3405d8e8dd362ee0664797271b80">00050</a>   __O  uint32_t SSC_THR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x24) Transmit Holding Register */</span>
<a name="l00051"></a>00051   __I  uint32_t Reserved2[2];
<a name="l00052"></a><a class="code" href="struct_ssc.html#a151c552116441e04803fa485684190c0">00052</a>   __I  uint32_t SSC_RSHR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x30) Receive Sync. Holding Register */</span>
<a name="l00053"></a><a class="code" href="struct_ssc.html#a68cc6d35597beda980c50197d8268019">00053</a>   __IO uint32_t SSC_TSHR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x34) Transmit Sync. Holding Register */</span>
<a name="l00054"></a><a class="code" href="struct_ssc.html#ab4809f5d5aac8507c5c7e185a19f9160">00054</a>   __IO uint32_t SSC_RC0R;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x38) Receive Compare 0 Register */</span>
<a name="l00055"></a><a class="code" href="struct_ssc.html#af09b6b1c0b36701c618d3218ecfe5b9b">00055</a>   __IO uint32_t SSC_RC1R;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x3C) Receive Compare 1 Register */</span>
<a name="l00056"></a><a class="code" href="struct_ssc.html#ad6e65ac1d9d1a72880bde888f3132f6b">00056</a>   __I  uint32_t SSC_SR;        <span class="comment">/**&lt; \brief (Ssc Offset: 0x40) Status Register */</span>
<a name="l00057"></a><a class="code" href="struct_ssc.html#af90bcd5f9073d836b1d8e62e5e67923a">00057</a>   __O  uint32_t SSC_IER;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x44) Interrupt Enable Register */</span>
<a name="l00058"></a><a class="code" href="struct_ssc.html#a0856539f0968b173e3562cfc6314957e">00058</a>   __O  uint32_t SSC_IDR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x48) Interrupt Disable Register */</span>
<a name="l00059"></a><a class="code" href="struct_ssc.html#ad38f8cd131f62443ff5cd14e25602994">00059</a>   __I  uint32_t SSC_IMR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x4C) Interrupt Mask Register */</span>
<a name="l00060"></a>00060   __I  uint32_t Reserved3[37];
<a name="l00061"></a><a class="code" href="struct_ssc.html#a963fdab03750806b6ef321149e8d6082">00061</a>   __IO uint32_t SSC_WPMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l00062"></a><a class="code" href="struct_ssc.html#a8fd85699562e502be5ed95802e3a8f54">00062</a>   __I  uint32_t SSC_WPSR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0xE8) Write Protection Status Register */</span>
<a name="l00063"></a>00063 } <a class="code" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a>;
<a name="l00064"></a>00064 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00065"></a>00065 <span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) Control Register -------- */</span>
<a name="l00066"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga7595acb1cdb3449a180ce73a5cad6ae1">00066</a> <span class="preprocessor">#define SSC_CR_RXEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_CR) Receive Enable */</span>
<a name="l00067"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga9ec4d8d9af2fb7f26577a6ab092f0204">00067</a> <span class="preprocessor">#define SSC_CR_RXDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_CR) Receive Disable */</span>
<a name="l00068"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga6a7f20128838dd3df608890cc38606a4">00068</a> <span class="preprocessor">#define SSC_CR_TXEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_CR) Transmit Enable */</span>
<a name="l00069"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga05497659a49b097a3d51cfde04251256">00069</a> <span class="preprocessor">#define SSC_CR_TXDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_CR) Transmit Disable */</span>
<a name="l00070"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga0d1132493efe8596cb3daa6ea549b7d5">00070</a> <span class="preprocessor">#define SSC_CR_SWRST (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (SSC_CR) Software Reset */</span>
<a name="l00071"></a>00071 <span class="comment">/* -------- SSC_CMR : (SSC Offset: 0x4) Clock Mode Register -------- */</span>
<a name="l00072"></a>00072 <span class="preprocessor">#define SSC_CMR_DIV_Pos 0</span>
<a name="l00073"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga8f5ed60052bac141f2a1851fd8824347">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CMR_DIV_Msk (0xfffu &lt;&lt; SSC_CMR_DIV_Pos) </span><span class="comment">/**&lt; \brief (SSC_CMR) Clock Divider */</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define SSC_CMR_DIV(value) ((SSC_CMR_DIV_Msk &amp; ((value) &lt;&lt; SSC_CMR_DIV_Pos)))</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) Receive Clock Mode Register -------- */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define SSC_RCMR_CKS_Pos 0</span>
<a name="l00077"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga69d2e07e3536ac3c7135edbbdce044ee">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKS_Msk (0x3u &lt;&lt; SSC_RCMR_CKS_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Selection */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define SSC_RCMR_CKS(value) ((SSC_RCMR_CKS_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKS_Pos)))</span>
<a name="l00079"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gac8dcd77b8afc60511c8a0b93f949ce4b">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_RCMR_CKS_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Divided Clock */</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga6a35bb440481e72a4cdb5f258e73f81a">00080</a> <span class="preprocessor">#define   SSC_RCMR_CKS_TK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) TK Clock signal */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga6a6a03020179bb03b544e2d00f7fe791">00081</a> <span class="preprocessor">#define   SSC_RCMR_CKS_RK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) RK pin */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define SSC_RCMR_CKO_Pos 2</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga35f3467254bf5f94f0d32fe49ea1ecee">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKO_Msk (0x7u &lt;&lt; SSC_RCMR_CKO_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Output Mode Selection */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define SSC_RCMR_CKO(value) ((SSC_RCMR_CKO_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKO_Pos)))</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaf1af78d764d64d5273c400c732626e6a">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_RCMR_CKO_NONE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) None, RK pin is an input */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaa3136fb5b9bcceacf6762c4bd96d7c17">00086</a> <span class="preprocessor">#define   SSC_RCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Continuous Receive Clock, RK pin is an output */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga20dc6012a427587bd9f416252e8199bd">00087</a> <span class="preprocessor">#define   SSC_RCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock only during data transfers, RK pin is an output */</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaf195476c7a084158753562b8c7530c13">00088</a> <span class="preprocessor">#define SSC_RCMR_CKI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Inversion */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define SSC_RCMR_CKG_Pos 6</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga0eba5966f4847bb3e4f29c36e74ce36c">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKG_Msk (0x3u &lt;&lt; SSC_RCMR_CKG_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Gating Selection */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define SSC_RCMR_CKG(value) ((SSC_RCMR_CKG_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKG_Pos)))</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga3b2c52c765635833ac74c6d21363faf2">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_RCMR_CKG_CONTINUOUS (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) None */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga5391f51385209dfd4e34902a317ea141">00093</a> <span class="preprocessor">#define   SSC_RCMR_CKG_EN_RF_LOW (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock enabled only if RF Low */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gabdc75a8b5214ca918f5bae593ac3d76c">00094</a> <span class="preprocessor">#define   SSC_RCMR_CKG_EN_RF_HIGH (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock enabled only if RF High */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define SSC_RCMR_START_Pos 8</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga83543244871dd9ab8b42ede8e4042da9">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_START_Msk (0xfu &lt;&lt; SSC_RCMR_START_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Start Selection */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define SSC_RCMR_START(value) ((SSC_RCMR_START_Msk &amp; ((value) &lt;&lt; SSC_RCMR_START_Pos)))</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga024593dd8ba4a9a2356f024a8a40153d">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_RCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gae77138b37e3bada4e5964fba65b5b098">00099</a> <span class="preprocessor">#define   SSC_RCMR_START_TRANSMIT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Transmit start */</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga75df2e66841b6f684566c25ba0dcb79e">00100</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a low level on RF signal */</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga2197b595919575f3b3e6ca23a6c50619">00101</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a high level on RF signal */</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga127822d8f0cea0ac4f11f5c2335ffe0d">00102</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a falling edge on RF signal */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga56ab9cb07f582301ac0ef5e5376b7c2a">00103</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a rising edge on RF signal */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga16de2d677f3754151b9b5a7c2f38a4d2">00104</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of any level change on RF signal */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaa39c295e25b98a0d1d5fe116bf9d520b">00105</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of any edge on RF signal */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga77bdaf11b447e8b2b646087a6b882734">00106</a> <span class="preprocessor">#define   SSC_RCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Compare 0 */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga587fbbb6211fb02a95b11cb8e0b3b9c8">00107</a> <span class="preprocessor">#define SSC_RCMR_STOP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Stop Selection */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#define SSC_RCMR_STTDLY_Pos 16</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gae24b9f6b8fefe1a474d92d0a1f32f03e">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_RCMR_STTDLY_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Start Delay */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define SSC_RCMR_STTDLY(value) ((SSC_RCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_RCMR_STTDLY_Pos)))</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_PERIOD_Pos 24</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga4625d0dbb12b0c706acd0dcc46662775">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_RCMR_PERIOD_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Period Divider Selection */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define SSC_RCMR_PERIOD(value) ((SSC_RCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_RCMR_PERIOD_Pos)))</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) Receive Frame Mode Register -------- */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define SSC_RFMR_DATLEN_Pos 0</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaca434251b9cf5c95de7599b5ba446bbe">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_RFMR_DATLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Data Length */</span>
<a name="l00117"></a>00117 <span class="preprocessor">#define SSC_RFMR_DATLEN(value) ((SSC_RFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATLEN_Pos)))</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga31b89142343ee680b1037f62b463e956">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_LOOP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Loop Mode */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga05ac3810bff08514bdda4a6d1fdb4a88">00119</a> <span class="preprocessor">#define SSC_RFMR_MSBF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Most Significant Bit First */</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define SSC_RFMR_DATNB_Pos 8</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga60d42f9379abbda72d81b4ff83b18db0">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_DATNB_Msk (0xfu &lt;&lt; SSC_RFMR_DATNB_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Data Number per Frame */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define SSC_RFMR_DATNB(value) ((SSC_RFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATNB_Pos)))</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_Pos 16</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaa95a0040d6a32aa485a1e33acb302226">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Receive Frame Sync Length */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define SSC_RFMR_FSLEN(value) ((SSC_RFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_Pos)))</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSOS_Pos 20</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga9ff89e2c177a09e39b66ef0ebaab0910">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSOS_Msk (0x7u &lt;&lt; SSC_RFMR_FSOS_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Receive Frame Sync Output Selection */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define SSC_RFMR_FSOS(value) ((SSC_RFMR_FSOS_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSOS_Pos)))</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gacec7c9fa9f9ec25f1d1b5c7543b7ae6f">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_RFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) None, RF pin is an input */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga1438db9598857f32f171d12c81a9ffe7">00130</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Negative Pulse, RF pin is an output */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga59bcd626cbbd3e14d7c7959c1db8a7a0">00131</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Positive Pulse, RF pin is an output */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga7402d73234db4c6a5b8d0563e9fdd08b">00132</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Driven Low during data transfer, RF pin is an output */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga0159c546b9cee5796ec298b4d03518d3">00133</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Driven High during data transfer, RF pin is an output */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga86615ceba54258c4af3b70f6fb4c9482">00134</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Toggling at each start of data transfer, RF pin is an output */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gabbcbdd0b91ca49ab447e3eef096011ea">00135</a> <span class="preprocessor">#define SSC_RFMR_FSEDGE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Frame Sync Edge Detection */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga26cfd35fe040177701bc4013792a456c">00136</a> <span class="preprocessor">#define   SSC_RFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Positive Edge Detection */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga8f398d082b3c84407ea304185059614f">00137</a> <span class="preprocessor">#define   SSC_RFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Negative Edge Detection */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Pos 28</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga570b34d865acc703b40380921b776136">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) FSLEN Field Extension */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define SSC_RFMR_FSLEN_EXT(value) ((SSC_RFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos)))</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) Transmit Clock Mode Register -------- */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define SSC_TCMR_CKS_Pos 0</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gae089b90796e49eebab2e04ea3e38a7ac">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKS_Msk (0x3u &lt;&lt; SSC_TCMR_CKS_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Selection */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define SSC_TCMR_CKS(value) ((SSC_TCMR_CKS_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKS_Pos)))</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga9fc4c9b6861d3a09197e40b9d9bed722">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_TCMR_CKS_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Divided Clock */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga591c367f8f47aafe313b9024687ee2bc">00146</a> <span class="preprocessor">#define   SSC_TCMR_CKS_RK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) RK Clock signal */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaabba655f85505e698732175260a509de">00147</a> <span class="preprocessor">#define   SSC_TCMR_CKS_TK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) TK pin */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#define SSC_TCMR_CKO_Pos 2</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaf1db19aa9bbf6b92eefc4dc1a94332ef">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKO_Msk (0x7u &lt;&lt; SSC_TCMR_CKO_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Output Mode Selection */</span>
<a name="l00150"></a>00150 <span class="preprocessor">#define SSC_TCMR_CKO(value) ((SSC_TCMR_CKO_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKO_Pos)))</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga0e50ef2ad6415badf2fa6092bacfc877">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_TCMR_CKO_NONE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) None, TK pin is an input */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga6fb9e67ed110c6508c752d1141cf0604">00152</a> <span class="preprocessor">#define   SSC_TCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Continuous Transmit Clock, TK pin is an output */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaf4b3bc09db36b00f20543365c665189e">00153</a> <span class="preprocessor">#define   SSC_TCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock only during data transfers, TK pin is an output */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga4679388624809de4234de3dd62b8314b">00154</a> <span class="preprocessor">#define SSC_TCMR_CKI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Inversion */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define SSC_TCMR_CKG_Pos 6</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga264bf18e5a5c5aa262b5de484879d5a5">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKG_Msk (0x3u &lt;&lt; SSC_TCMR_CKG_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Gating Selection */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define SSC_TCMR_CKG(value) ((SSC_TCMR_CKG_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKG_Pos)))</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga40dee35fdbff46890c1127c8e0f34993">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_TCMR_CKG_CONTINUOUS (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) None */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga40b1007300ee84d25f8e25ebc902f123">00159</a> <span class="preprocessor">#define   SSC_TCMR_CKG_EN_TF_LOW (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock enabled only if TF Low */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaca4f02577e7ea72ab6d0de512a8619a9">00160</a> <span class="preprocessor">#define   SSC_TCMR_CKG_EN_TF_HIGH (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock enabled only if TF High */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define SSC_TCMR_START_Pos 8</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga98e970b3c9086ca47652dff2c6617622">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_START_Msk (0xfu &lt;&lt; SSC_TCMR_START_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Start Selection */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define SSC_TCMR_START(value) ((SSC_TCMR_START_Msk &amp; ((value) &lt;&lt; SSC_TCMR_START_Pos)))</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gab12d647f18d0f194c02984a30a82f254">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_TCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gac536853e5f98db75be32c91d8d7e1f6c">00165</a> <span class="preprocessor">#define   SSC_TCMR_START_RECEIVE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Receive start */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga6f8a2de9793f7ce747149266e48ee7af">00166</a> <span class="preprocessor">#define   SSC_TCMR_START_TF_LOW (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a low level on TF signal */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga43b75f43a7410d9679d3d6719ac44cd2">00167</a> <span class="preprocessor">#define   SSC_TCMR_START_TF_HIGH (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a high level on TF signal */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga570c751009dfe4050f43a0ef7782462b">00168</a> <span class="preprocessor">#define   SSC_TCMR_START_TF_FALLING (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a falling edge on TF signal */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga3138df6fea35eda28afe5b4dc380ef28">00169</a> <span class="preprocessor">#define   SSC_TCMR_START_TF_RISING (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a rising edge on TF signal */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga5f405dcd7f2c76ed561d85bf9cbc2bee">00170</a> <span class="preprocessor">#define   SSC_TCMR_START_TF_LEVEL (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of any level change on TF signal */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gadc855fb659b2a084bf71f365c31db2d9">00171</a> <span class="preprocessor">#define   SSC_TCMR_START_TF_EDGE (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of any edge on TF signal */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define SSC_TCMR_STTDLY_Pos 16</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga386d8a3fd0fba70a103f9bf198a9a873">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_TCMR_STTDLY_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Start Delay */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define SSC_TCMR_STTDLY(value) ((SSC_TCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_TCMR_STTDLY_Pos)))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_PERIOD_Pos 24</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga986b8749bbe20060ceabb9d29e2e0b58">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_TCMR_PERIOD_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Period Divider Selection */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define SSC_TCMR_PERIOD(value) ((SSC_TCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_TCMR_PERIOD_Pos)))</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1C) Transmit Frame Mode Register -------- */</span>
<a name="l00179"></a>00179 <span class="preprocessor">#define SSC_TFMR_DATLEN_Pos 0</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga1bda5c854310d5ce9d2c6eccdd9f0a0d">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_TFMR_DATLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Length */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#define SSC_TFMR_DATLEN(value) ((SSC_TFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATLEN_Pos)))</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga3b2e5a43351537bdeff72b97a187764b">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATDEF (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Default Value */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga3116a071a03980bd37c37b17638e7e39">00183</a> <span class="preprocessor">#define SSC_TFMR_MSBF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Most Significant Bit First */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define SSC_TFMR_DATNB_Pos 8</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga4c790138df7ce44ea5f2228cb8d73aa4">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATNB_Msk (0xfu &lt;&lt; SSC_TFMR_DATNB_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Number per Frame */</span>
<a name="l00186"></a>00186 <span class="preprocessor">#define SSC_TFMR_DATNB(value) ((SSC_TFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATNB_Pos)))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_Pos 16</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga2f1301642ac21f7002625a41bf8afd5e">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Transmit Frame Sync Length */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define SSC_TFMR_FSLEN(value) ((SSC_TFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_Pos)))</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSOS_Pos 20</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga006a6f6e3b4d58e7e09b7b0a40bb508b">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSOS_Msk (0x7u &lt;&lt; SSC_TFMR_FSOS_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Transmit Frame Sync Output Selection */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#define SSC_TFMR_FSOS(value) ((SSC_TFMR_FSOS_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSOS_Pos)))</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaed68a856afde49933672c19a153af79f">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_TFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) None, TF pin is an input */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga2e3272011e178adc13110c27f3c1aba2">00194</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Negative Pulse, TF pin is an output */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga29db224088bb339b20c9e2d0dc3de969">00195</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Positive Pulse, TF pin is an output */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga06c9b6ae7c4622bac258807c3950ab66">00196</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Driven Low during data transfer */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga8f5606bcb77d8ee259746f2b7f30fcda">00197</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Driven High during data transfer */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaaf74cf512f28da61731c3adbafcff26f">00198</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Toggling at each start of data transfer */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga3a0ed6a4edcacf98e080e8a8550216ed">00199</a> <span class="preprocessor">#define SSC_TFMR_FSDEN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Frame Sync Data Enable */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gac769e710998fa8eeb877643ec9afd551">00200</a> <span class="preprocessor">#define SSC_TFMR_FSEDGE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Frame Sync Edge Detection */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga81f00f85f623b0a2791f8c79fa857078">00201</a> <span class="preprocessor">#define   SSC_TFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Positive Edge Detection */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga276008f5edffc356e8990a20272c3cbc">00202</a> <span class="preprocessor">#define   SSC_TFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Negative Edge Detection */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Pos 28</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga2466e43895155ced65596e40c86ea1fc">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) FSLEN Field Extension */</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define SSC_TFMR_FSLEN_EXT(value) ((SSC_TFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos)))</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RHR : (SSC Offset: 0x20) Receive Holding Register -------- */</span>
<a name="l00207"></a>00207 <span class="preprocessor">#define SSC_RHR_RDAT_Pos 0</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga864ae9935bdca4a85399ff3049a7c37f">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RHR_RDAT_Msk (0xffffffffu &lt;&lt; SSC_RHR_RDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RHR) Receive Data */</span>
<a name="l00209"></a>00209 <span class="comment">/* -------- SSC_THR : (SSC Offset: 0x24) Transmit Holding Register -------- */</span>
<a name="l00210"></a>00210 <span class="preprocessor">#define SSC_THR_TDAT_Pos 0</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga8a8b999d53d8c64c5c07c4d358e50a72">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_THR_TDAT_Msk (0xffffffffu &lt;&lt; SSC_THR_TDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_THR) Transmit Data */</span>
<a name="l00212"></a>00212 <span class="preprocessor">#define SSC_THR_TDAT(value) ((SSC_THR_TDAT_Msk &amp; ((value) &lt;&lt; SSC_THR_TDAT_Pos)))</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RSHR : (SSC Offset: 0x30) Receive Sync. Holding Register -------- */</span>
<a name="l00214"></a>00214 <span class="preprocessor">#define SSC_RSHR_RSDAT_Pos 0</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gab4558ba00369529a19a522bd5c24dfdf">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RSHR_RSDAT_Msk (0xffffu &lt;&lt; SSC_RSHR_RSDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RSHR) Receive Synchronization Data */</span>
<a name="l00216"></a>00216 <span class="comment">/* -------- SSC_TSHR : (SSC Offset: 0x34) Transmit Sync. Holding Register -------- */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define SSC_TSHR_TSDAT_Pos 0</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaeb5dd76f4c46359c292c845739e597af">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TSHR_TSDAT_Msk (0xffffu &lt;&lt; SSC_TSHR_TSDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_TSHR) Transmit Synchronization Data */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define SSC_TSHR_TSDAT(value) ((SSC_TSHR_TSDAT_Msk &amp; ((value) &lt;&lt; SSC_TSHR_TSDAT_Pos)))</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RC0R : (SSC Offset: 0x38) Receive Compare 0 Register -------- */</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define SSC_RC0R_CP0_Pos 0</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga64aabafb8ac205832de9b681d0639e57">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RC0R_CP0_Msk (0xffffu &lt;&lt; SSC_RC0R_CP0_Pos) </span><span class="comment">/**&lt; \brief (SSC_RC0R) Receive Compare Data 0 */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define SSC_RC0R_CP0(value) ((SSC_RC0R_CP0_Msk &amp; ((value) &lt;&lt; SSC_RC0R_CP0_Pos)))</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RC1R : (SSC Offset: 0x3C) Receive Compare 1 Register -------- */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define SSC_RC1R_CP1_Pos 0</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga519e1be06b4771463b6ec39a2bb34aa3">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RC1R_CP1_Msk (0xffffu &lt;&lt; SSC_RC1R_CP1_Pos) </span><span class="comment">/**&lt; \brief (SSC_RC1R) Receive Compare Data 1 */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#define SSC_RC1R_CP1(value) ((SSC_RC1R_CP1_Msk &amp; ((value) &lt;&lt; SSC_RC1R_CP1_Pos)))</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) Status Register -------- */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga794117122a72c63dbb8c60d46e661ecd">00229</a> <span class="preprocessor">#define SSC_SR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Ready */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga63eb031c1926ba0fd237b26ca3df6827">00230</a> <span class="preprocessor">#define SSC_SR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Empty */</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga4afbe5c8232b909f4f120eeab42e44b0">00231</a> <span class="preprocessor">#define SSC_SR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Ready */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga86a15f406f24a01ccb3eac6a1181e57a">00232</a> <span class="preprocessor">#define SSC_SR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Overrun */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga5dbd90c3dc6c1d19f563f5f40907d11b">00233</a> <span class="preprocessor">#define SSC_SR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_SR) Compare 0 */</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga480ed11e0f38842d931e8ae048dabbda">00234</a> <span class="preprocessor">#define SSC_SR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_SR) Compare 1 */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga3664f10ee97ffcec4ab5ba6ee3d1ee58">00235</a> <span class="preprocessor">#define SSC_SR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Sync */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaf4aded90315eed01d0444ff6c4db20e5">00236</a> <span class="preprocessor">#define SSC_SR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Sync */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga01655b9556a9ca0d8ae74c1b92fc2883">00237</a> <span class="preprocessor">#define SSC_SR_TXEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Enable */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gacdc9dc326bc747260c8c8ea35fb2653c">00238</a> <span class="preprocessor">#define SSC_SR_RXEN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Enable */</span>
<a name="l00239"></a>00239 <span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) Interrupt Enable Register -------- */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga9ea2a67733fc84f756a99a37b44c9b4b">00240</a> <span class="preprocessor">#define SSC_IER_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IER) Transmit Ready Interrupt Enable */</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaeb7c8a6fb7ccd67620db9af5b60d4b61">00241</a> <span class="preprocessor">#define SSC_IER_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IER) Transmit Empty Interrupt Enable */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga74605365152872946dd199bffcf36132">00242</a> <span class="preprocessor">#define SSC_IER_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IER) Receive Ready Interrupt Enable */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga597c0c2b920b8a7570140904336ad553">00243</a> <span class="preprocessor">#define SSC_IER_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IER) Receive Overrun Interrupt Enable */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga2cd1af90ccc4eba863a22e6d49fc59ea">00244</a> <span class="preprocessor">#define SSC_IER_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IER) Compare 0 Interrupt Enable */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga514cf159e3a3f4d869c39d025a64133c">00245</a> <span class="preprocessor">#define SSC_IER_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IER) Compare 1 Interrupt Enable */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gadad56d3168fa39685836acfe1efcb455">00246</a> <span class="preprocessor">#define SSC_IER_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IER) Tx Sync Interrupt Enable */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gab4e404d443294ff6f5643c498658acf7">00247</a> <span class="preprocessor">#define SSC_IER_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IER) Rx Sync Interrupt Enable */</span>
<a name="l00248"></a>00248 <span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) Interrupt Disable Register -------- */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga9b76b95f6e3e699b1cf99e774ab8ac2a">00249</a> <span class="preprocessor">#define SSC_IDR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IDR) Transmit Ready Interrupt Disable */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga5288b0edd0ca2738a040748643bb54c2">00250</a> <span class="preprocessor">#define SSC_IDR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IDR) Transmit Empty Interrupt Disable */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga299356039a863855c7ad6e021bed4dd7">00251</a> <span class="preprocessor">#define SSC_IDR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IDR) Receive Ready Interrupt Disable */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga0a37f2a51c3b766afc8b5e6e10e5bfcc">00252</a> <span class="preprocessor">#define SSC_IDR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IDR) Receive Overrun Interrupt Disable */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga812b0dafef18cd516155a29f119fbf16">00253</a> <span class="preprocessor">#define SSC_IDR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IDR) Compare 0 Interrupt Disable */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gae8d3514143d21b01497b70e82ff92910">00254</a> <span class="preprocessor">#define SSC_IDR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IDR) Compare 1 Interrupt Disable */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaf7f2c2b638652bc48c3bc6e27928c707">00255</a> <span class="preprocessor">#define SSC_IDR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IDR) Tx Sync Interrupt Enable */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga6f17f73d70f75d5c1fb5da7a514becd8">00256</a> <span class="preprocessor">#define SSC_IDR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IDR) Rx Sync Interrupt Enable */</span>
<a name="l00257"></a>00257 <span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4C) Interrupt Mask Register -------- */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga9657890cef5ac456158d2164b089322e">00258</a> <span class="preprocessor">#define SSC_IMR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IMR) Transmit Ready Interrupt Mask */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga5f579fa94af7339bf90e1041b1b257d2">00259</a> <span class="preprocessor">#define SSC_IMR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IMR) Transmit Empty Interrupt Mask */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gabcbf15a70b2dd93442fa113b1a7e972d">00260</a> <span class="preprocessor">#define SSC_IMR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IMR) Receive Ready Interrupt Mask */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga14c42e0f5a65ab4e0978525e57379d0b">00261</a> <span class="preprocessor">#define SSC_IMR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IMR) Receive Overrun Interrupt Mask */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gaf74d990edb2c956b987e236b5d1f0bf9">00262</a> <span class="preprocessor">#define SSC_IMR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IMR) Compare 0 Interrupt Mask */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga82b039173ca9b44601e8eb45f6818184">00263</a> <span class="preprocessor">#define SSC_IMR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IMR) Compare 1 Interrupt Mask */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#gacd6813a6fc4437c251835addc5885a05">00264</a> <span class="preprocessor">#define SSC_IMR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IMR) Tx Sync Interrupt Mask */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga758afe23a9b6e09d00cc2adb58cb68d3">00265</a> <span class="preprocessor">#define SSC_IMR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IMR) Rx Sync Interrupt Mask */</span>
<a name="l00266"></a>00266 <span class="comment">/* -------- SSC_WPMR : (SSC Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga7e0e980d697f7407f79c73c9555a1a1a">00267</a> <span class="preprocessor">#define SSC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_WPMR) Write Protection Enable */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define SSC_WPMR_WPKEY_Pos 8</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga7be187a275ddfe23b8a1858da272aacc">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SSC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (SSC_WPMR) Write Protection Key */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#define SSC_WPMR_WPKEY(value) ((SSC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SSC_WPMR_WPKEY_Pos)))</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga4bac2da515b27c22389630b3e99a9f78">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define   SSC_WPMR_WPKEY_PASSWD (0x535343u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */</span>
<a name="l00272"></a>00272 <span class="comment">/* -------- SSC_WPSR : (SSC Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga842b1f6249a5c171786a2ae3881db56c">00273</a> <span class="preprocessor">#define SSC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_WPSR) Write Protection Violation Status */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define SSC_WPSR_WPVSRC_Pos 8</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___s_s_c.html#ga6dbf65973e943e7e2653cc10687ae629">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; SSC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (SSC_WPSR) Write Protect Violation Source */</span>
<a name="l00276"></a>00276 <span class="comment"></span>
<a name="l00277"></a>00277 <span class="comment">/*@}*/</span>
<a name="l00278"></a>00278 
<a name="l00279"></a>00279 
<a name="l00280"></a>00280 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_SSC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
