{"Source Block": ["hdl/library/prcfg/bist/prcfg_dac.v@140:154@HdlStmProcess", "    status <= {24'h0, RP_ID};\n    mode   <= control[7:4];\n  end\n\n  // sine tone generation\n  always @(posedge clk) begin\n    if (dst_dac_en == 1'h1) begin\n      counter <= counter + 1;\n    end\n  end\n\n  always @(counter) begin\n    case(counter)\n      3'd0  : begin\n                sin_tone <= 16'h0000;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[146, "    if (dst_dac_en == 1'h1) begin\n"]], "Add": [[146, "    if ((dst_dac_enable == 1'h1) && (dst_dac_valid == 1'h1)) begin\n"]]}}