<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab4_top_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab4_top_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab4_top_module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab4_top_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab4_top_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4_top_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4_top_module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_top_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1395340464" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1395340464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395340464" xil_pn:in_ck="-1071844764069659136" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1395340464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addTwoNumbers.v"/>
      <outfile xil_pn:name="asciiTo4BitBinary.v"/>
      <outfile xil_pn:name="binary16BitTo4DigitHex.v"/>
      <outfile xil_pn:name="clock.v"/>
      <outfile xil_pn:name="lab4Control.v"/>
      <outfile xil_pn:name="lab4DataPath.v"/>
      <outfile xil_pn:name="lab4_top_module.v"/>
      <outfile xil_pn:name="rcvr.v"/>
      <outfile xil_pn:name="testv.v"/>
      <outfile xil_pn:name="txmit.v"/>
    </transform>
    <transform xil_pn:end_ts="1395340464" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3004772426341690643" xil_pn:start_ts="1395340464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395340464" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3192807811073956693" xil_pn:start_ts="1395340464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395340465" xil_pn:in_ck="-2674893606188367078" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4020452992828722560" xil_pn:start_ts="1395340464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395340465" xil_pn:in_ck="-1071844764069659136" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1395340465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addTwoNumbers.v"/>
      <outfile xil_pn:name="asciiTo4BitBinary.v"/>
      <outfile xil_pn:name="binary16BitTo4DigitHex.v"/>
      <outfile xil_pn:name="clock.v"/>
      <outfile xil_pn:name="lab4Control.v"/>
      <outfile xil_pn:name="lab4DataPath.v"/>
      <outfile xil_pn:name="lab4_top_module.v"/>
      <outfile xil_pn:name="rcvr.v"/>
      <outfile xil_pn:name="testv.v"/>
      <outfile xil_pn:name="txmit.v"/>
    </transform>
    <transform xil_pn:end_ts="1395340472" xil_pn:in_ck="982917350297036934" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6104112529260578343" xil_pn:start_ts="1395340465">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394751317" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1394751317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394751317" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7592081336483774769" xil_pn:start_ts="1394751317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394751317" xil_pn:in_ck="-2674893606188367078" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4020452992828722560" xil_pn:start_ts="1394751317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394751317" xil_pn:in_ck="3962231364331651273" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1394751317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394751317" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4674422909284731537" xil_pn:start_ts="1394751317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394751317" xil_pn:in_ck="3962231364331651273" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1394751317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394751317" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5203750250383900746" xil_pn:start_ts="1394751317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394751326" xil_pn:in_ck="-5353606121455037236" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7084055694907859377" xil_pn:start_ts="1394751317">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab4_top_module.lso"/>
      <outfile xil_pn:name="lab4_top_module.prj"/>
      <outfile xil_pn:name="lab4_top_module.syr"/>
      <outfile xil_pn:name="lab4_top_module.xst"/>
      <outfile xil_pn:name="lab4_top_module_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
