{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500858082613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500858082614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 09:01:22 2017 " "Processing started: Mon Jul 24 09:01:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500858082614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500858082614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500858082614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1500858083219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dds " "Found entity 1: ram_dds" {  } { { "ram_dds.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/ram_dds.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/class16-vga2/rtl/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga2/rtl/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 vga_control.v(53) " "Verilog HDL Expression warning at vga_control.v(53): truncated literal to match 7 bits" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1500858083524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/class16-vga2/rtl/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga2/rtl/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/class16-vga2/rtl/vga_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga2/rtl/vga_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_drive " "Found entity 1: vga_drive" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_drive.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_title.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_title.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_title " "Found entity 1: rom_title" {  } { { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_title.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_chuizhi.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_chuizhi.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_chuizhi " "Found entity 1: rom_chuizhi" {  } { { "rom_chuizhi.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_chuizhi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_scan " "Found entity 1: rom_scan" {  } { { "rom_scan.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_scan.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_trigger " "Found entity 1: rom_trigger" {  } { { "rom_trigger.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_trigger.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_freq " "Found entity 1: rom_freq" {  } { { "rom_freq.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_freq.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_number.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_number " "Found entity 1: rom_number" {  } { { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de1-soc/class16-vga2/rtl/dds_ram.v 3 3 " "Found 3 design units, including 3 entities, in source file /de1-soc/class16-vga2/rtl/dds_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_ram " "Found entity 1: dds_ram" {  } { { "../RTL/dds_ram.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/dds_ram.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083566 ""} { "Info" "ISGN_ENTITY_NAME" "2 key_control " "Found entity 2: key_control" {  } { { "../RTL/dds_ram.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/dds_ram.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083566 ""} { "Info" "ISGN_ENTITY_NAME" "3 DDS_signal " "Found entity 3: DDS_signal" {  } { { "../RTL/dds_ram.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/dds_ram.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Found entity 1: sin_rom" {  } { { "sin_rom.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/sin_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_symbol.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_symbol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_symbol " "Found entity 1: rom_symbol" {  } { { "rom_symbol.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_symbol.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "point.v 1 1 " "Found 1 design units, including 1 entities, in source file point.v" { { "Info" "ISGN_ENTITY_NAME" "1 point " "Found entity 1: point" {  } { { "point.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/point.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858083572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858083572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_state dds_ram.v(108) " "Verilog HDL Implicit Net warning at dds_ram.v(108): created implicit net for \"key_state\"" {  } { { "../RTL/dds_ram.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/dds_ram.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858083573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1500858085956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:vga_control " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:vga_control\"" {  } { { "../RTL/vga_top.v" "vga_control" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858085962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(169) " "Verilog HDL assignment warning at vga_control.v(169): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085978 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(170) " "Verilog HDL assignment warning at vga_control.v(170): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085978 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(171) " "Verilog HDL assignment warning at vga_control.v(171): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085978 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(172) " "Verilog HDL assignment warning at vga_control.v(172): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085978 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(173) " "Verilog HDL assignment warning at vga_control.v(173): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085978 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(174) " "Verilog HDL assignment warning at vga_control.v(174): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085978 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(175) " "Verilog HDL assignment warning at vga_control.v(175): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085978 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(180) " "Verilog HDL assignment warning at vga_control.v(180): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085978 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(181) " "Verilog HDL assignment warning at vga_control.v(181): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(182) " "Verilog HDL assignment warning at vga_control.v(182): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(183) " "Verilog HDL assignment warning at vga_control.v(183): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(184) " "Verilog HDL assignment warning at vga_control.v(184): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(185) " "Verilog HDL assignment warning at vga_control.v(185): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(186) " "Verilog HDL assignment warning at vga_control.v(186): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(190) " "Verilog HDL assignment warning at vga_control.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(191) " "Verilog HDL assignment warning at vga_control.v(191): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(192) " "Verilog HDL assignment warning at vga_control.v(192): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(193) " "Verilog HDL assignment warning at vga_control.v(193): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(194) " "Verilog HDL assignment warning at vga_control.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(195) " "Verilog HDL assignment warning at vga_control.v(195): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_control.v(196) " "Verilog HDL assignment warning at vga_control.v(196): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858085979 "|vga_top|vga_control:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_title vga_control:vga_control\|rom_title:U5 " "Elaborating entity \"rom_title\" for hierarchy \"vga_control:vga_control\|rom_title:U5\"" {  } { { "../RTL/vga_control.v" "U5" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858085981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\"" {  } { { "rom_title.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_title.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\"" {  } { { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_title.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858086042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file title.mif " "Parameter \"init_file\" = \"title.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086043 ""}  } { { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_title.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858086043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6g1 " "Found entity 1: altsyncram_c6g1" {  } { { "db/altsyncram_c6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_c6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858086134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858086134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6g1 vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_c6g1:auto_generated " "Elaborating entity \"altsyncram_c6g1\" for hierarchy \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_c6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_chuizhi vga_control:vga_control\|rom_chuizhi:U6 " "Elaborating entity \"rom_chuizhi\" for hierarchy \"vga_control:vga_control\|rom_chuizhi:U6\"" {  } { { "../RTL/vga_control.v" "U6" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_chuizhi:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_chuizhi:U6\|altsyncram:altsyncram_component\"" {  } { { "rom_chuizhi.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_chuizhi.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_chuizhi:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_chuizhi:U6\|altsyncram:altsyncram_component\"" {  } { { "rom_chuizhi.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_chuizhi.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858086181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_chuizhi:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_chuizhi:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file chuizhilingmindu.mif " "Parameter \"init_file\" = \"chuizhilingmindu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086182 ""}  } { { "rom_chuizhi.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_chuizhi.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858086182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8h1 " "Found entity 1: altsyncram_d8h1" {  } { { "db/altsyncram_d8h1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_d8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858086268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858086268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8h1 vga_control:vga_control\|rom_chuizhi:U6\|altsyncram:altsyncram_component\|altsyncram_d8h1:auto_generated " "Elaborating entity \"altsyncram_d8h1\" for hierarchy \"vga_control:vga_control\|rom_chuizhi:U6\|altsyncram:altsyncram_component\|altsyncram_d8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_scan vga_control:vga_control\|rom_scan:U7 " "Elaborating entity \"rom_scan\" for hierarchy \"vga_control:vga_control\|rom_scan:U7\"" {  } { { "../RTL/vga_control.v" "U7" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_scan:U7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_scan:U7\|altsyncram:altsyncram_component\"" {  } { { "rom_scan.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_scan.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_scan:U7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_scan:U7\|altsyncram:altsyncram_component\"" {  } { { "rom_scan.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_scan.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_scan:U7\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_scan:U7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file saomiaosudu.mif " "Parameter \"init_file\" = \"saomiaosudu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086310 ""}  } { { "rom_scan.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_scan.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858086310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sng1 " "Found entity 1: altsyncram_sng1" {  } { { "db/altsyncram_sng1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_sng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858086394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858086394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sng1 vga_control:vga_control\|rom_scan:U7\|altsyncram:altsyncram_component\|altsyncram_sng1:auto_generated " "Elaborating entity \"altsyncram_sng1\" for hierarchy \"vga_control:vga_control\|rom_scan:U7\|altsyncram:altsyncram_component\|altsyncram_sng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_trigger vga_control:vga_control\|rom_trigger:U8 " "Elaborating entity \"rom_trigger\" for hierarchy \"vga_control:vga_control\|rom_trigger:U8\"" {  } { { "../RTL/vga_control.v" "U8" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_trigger:U8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_trigger:U8\|altsyncram:altsyncram_component\"" {  } { { "rom_trigger.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_trigger.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_trigger:U8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_trigger:U8\|altsyncram:altsyncram_component\"" {  } { { "rom_trigger.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_trigger.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_trigger:U8\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_trigger:U8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file chufadianping.mif " "Parameter \"init_file\" = \"chufadianping.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086439 ""}  } { { "rom_trigger.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_trigger.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858086439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3tg1 " "Found entity 1: altsyncram_3tg1" {  } { { "db/altsyncram_3tg1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_3tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858086522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858086522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3tg1 vga_control:vga_control\|rom_trigger:U8\|altsyncram:altsyncram_component\|altsyncram_3tg1:auto_generated " "Elaborating entity \"altsyncram_3tg1\" for hierarchy \"vga_control:vga_control\|rom_trigger:U8\|altsyncram:altsyncram_component\|altsyncram_3tg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_freq vga_control:vga_control\|rom_freq:U9 " "Elaborating entity \"rom_freq\" for hierarchy \"vga_control:vga_control\|rom_freq:U9\"" {  } { { "../RTL/vga_control.v" "U9" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_freq:U9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_freq:U9\|altsyncram:altsyncram_component\"" {  } { { "rom_freq.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_freq.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_freq:U9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_freq:U9\|altsyncram:altsyncram_component\"" {  } { { "rom_freq.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_freq.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_freq:U9\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_freq:U9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pinlv.mif " "Parameter \"init_file\" = \"pinlv.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086569 ""}  } { { "rom_freq.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_freq.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858086569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3g1 " "Found entity 1: altsyncram_r3g1" {  } { { "db/altsyncram_r3g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_r3g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858086652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858086652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3g1 vga_control:vga_control\|rom_freq:U9\|altsyncram:altsyncram_component\|altsyncram_r3g1:auto_generated " "Elaborating entity \"altsyncram_r3g1\" for hierarchy \"vga_control:vga_control\|rom_freq:U9\|altsyncram:altsyncram_component\|altsyncram_r3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_number vga_control:vga_control\|rom_number:U10 " "Elaborating entity \"rom_number\" for hierarchy \"vga_control:vga_control\|rom_number:U10\"" {  } { { "../RTL/vga_control.v" "U10" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\"" {  } { { "rom_number.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\"" {  } { { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858086696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file number.mif " "Parameter \"init_file\" = \"number.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086697 ""}  } { { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858086697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6g1 " "Found entity 1: altsyncram_n6g1" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858086781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858086781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6g1 vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated " "Elaborating entity \"altsyncram_n6g1\" for hierarchy \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_symbol vga_control:vga_control\|rom_symbol:U11 " "Elaborating entity \"rom_symbol\" for hierarchy \"vga_control:vga_control\|rom_symbol:U11\"" {  } { { "../RTL/vga_control.v" "U11" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_control:vga_control\|rom_symbol:U11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_control:vga_control\|rom_symbol:U11\|altsyncram:altsyncram_component\"" {  } { { "rom_symbol.v" "altsyncram_component" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_symbol.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|rom_symbol:U11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_control:vga_control\|rom_symbol:U11\|altsyncram:altsyncram_component\"" {  } { { "rom_symbol.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_symbol.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|rom_symbol:U11\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_control:vga_control\|rom_symbol:U11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file symbol.mif " "Parameter \"init_file\" = \"symbol.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086827 ""}  } { { "rom_symbol.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_symbol.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858086827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9g1 " "Found entity 1: altsyncram_r9g1" {  } { { "db/altsyncram_r9g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_r9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858086911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858086911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9g1 vga_control:vga_control\|rom_symbol:U11\|altsyncram:altsyncram_component\|altsyncram_r9g1:auto_generated " "Elaborating entity \"altsyncram_r9g1\" for hierarchy \"vga_control:vga_control\|rom_symbol:U11\|altsyncram:altsyncram_component\|altsyncram_r9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_drive vga_drive:vga_drive " "Elaborating entity \"vga_drive\" for hierarchy \"vga_drive:vga_drive\"" {  } { { "../RTL/vga_top.v" "vga_drive" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858086919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_drive.v(107) " "Verilog HDL assignment warning at vga_drive.v(107): truncated value with size 11 to match size of target (10)" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_drive.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858086921 "|vga_top|vga_drive:vga_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_drive.v(108) " "Verilog HDL assignment warning at vga_drive.v(108): truncated value with size 11 to match size of target (10)" {  } { { "../RTL/vga_drive.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_drive.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1500858086921 "|vga_top|vga_drive:vga_drive"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i784 " "Found entity 1: altsyncram_i784" {  } { { "db/altsyncram_i784.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_i784.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858088353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858088353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858088596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858088596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858088687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858088687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858089147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858089147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858089229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858089229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/cntr_22j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858089675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858089675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858090139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858090139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858090216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858090216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858090669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858090669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858090746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858090746 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858090854 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[16\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[17\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[18\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[19\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[20\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[21\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[22\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[23\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[24\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[25\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[26\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[27\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[28\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[29\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[30\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[31\] " "Synthesized away node \"vga_control:vga_control\|rom_number:U10\|altsyncram:altsyncram_component\|altsyncram_n6g1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_number.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_number.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 462 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_c6g1:auto_generated\|q_a\[62\] " "Synthesized away node \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_c6g1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_c6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_c6g1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_title.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 432 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_c6g1:auto_generated\|q_a\[63\] " "Synthesized away node \"vga_control:vga_control\|rom_title:U5\|altsyncram:altsyncram_component\|altsyncram_c6g1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_c6g1.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_c6g1.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_title.v" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/rom_title.v" 81 0 0 } } { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 432 0 0 } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858091539 "|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1500858091539 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1500858091539 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod0\"" {  } { { "../RTL/vga_control.v" "Mod0" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod1\"" {  } { { "../RTL/vga_control.v" "Mod1" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod2\"" {  } { { "../RTL/vga_control.v" "Mod2" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div3\"" {  } { { "../RTL/vga_control.v" "Div3" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod5\"" {  } { { "../RTL/vga_control.v" "Mod5" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div4\"" {  } { { "../RTL/vga_control.v" "Div4" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod6\"" {  } { { "../RTL/vga_control.v" "Mod6" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div5\"" {  } { { "../RTL/vga_control.v" "Div5" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod7\"" {  } { { "../RTL/vga_control.v" "Mod7" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod8\"" {  } { { "../RTL/vga_control.v" "Mod8" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div6\"" {  } { { "../RTL/vga_control.v" "Div6" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div7\"" {  } { { "../RTL/vga_control.v" "Div7" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod9\"" {  } { { "../RTL/vga_control.v" "Mod9" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div8\"" {  } { { "../RTL/vga_control.v" "Div8" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod10\"" {  } { { "../RTL/vga_control.v" "Mod10" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div9\"" {  } { { "../RTL/vga_control.v" "Div9" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod11\"" {  } { { "../RTL/vga_control.v" "Mod11" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div10\"" {  } { { "../RTL/vga_control.v" "Div10" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod12\"" {  } { { "../RTL/vga_control.v" "Mod12" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div11\"" {  } { { "../RTL/vga_control.v" "Div11" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod13\"" {  } { { "../RTL/vga_control.v" "Mod13" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod14\"" {  } { { "../RTL/vga_control.v" "Mod14" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div15\"" {  } { { "../RTL/vga_control.v" "Div15" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod17\"" {  } { { "../RTL/vga_control.v" "Mod17" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div16\"" {  } { { "../RTL/vga_control.v" "Div16" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod18\"" {  } { { "../RTL/vga_control.v" "Mod18" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Div17\"" {  } { { "../RTL/vga_control.v" "Div17" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod19\"" {  } { { "../RTL/vga_control.v" "Mod19" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_control:vga_control\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_control:vga_control\|Mod20\"" {  } { { "../RTL/vga_control.v" "Mod20" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 196 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095051 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1500858095051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod0\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095103 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858095103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod1\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095217 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858095217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f3m " "Found entity 1: lpm_divide_f3m" {  } { { "db/lpm_divide_f3m.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_f3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ave.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ave " "Found entity 1: alt_u_div_ave" {  } { { "db/alt_u_div_ave.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_ave.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div3\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div3 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095339 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858095339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rcm " "Found entity 1: lpm_divide_rcm" {  } { { "db/lpm_divide_rcm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_rcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_82f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod5\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod5 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095457 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858095457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div4\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div4 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095570 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858095570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div5\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div5 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095694 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858095694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div6\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858095797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div6 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858095797 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858095797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858095964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858095964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div7\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858096003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div7 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096003 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858096003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_6dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_u2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Mod9\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858096212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Mod9 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096213 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858096213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div8\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858096384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div8 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096384 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858096384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div9\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858096599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div9 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096599 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858096599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div10\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858096803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div10 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096803 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858096803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858096957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858096957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_control:vga_control\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"vga_control:vga_control\|lpm_divide:Div11\"" {  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858096998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_control:vga_control\|lpm_divide:Div11 " "Instantiated megafunction \"vga_control:vga_control\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1500858096998 ""}  } { { "../RTL/vga_control.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_control.v" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1500858096998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500858097081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500858097081 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1500858099077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500858115377 "|vga_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500858115377 "|vga_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1500858115377 "|vga_top|VGA_G[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1500858115377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858117382 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 45 85 0 0 40 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 45 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 40 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1500858124269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1500858124582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500858124582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8101 " "Implemented 8101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500858125643 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500858125643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7701 " "Implemented 7701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500858125643 ""} { "Info" "ICUT_CUT_TM_RAMS" "280 " "Implemented 280 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1500858125643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500858125643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500858125725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 09:02:05 2017 " "Processing ended: Mon Jul 24 09:02:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500858125725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500858125725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500858125725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500858125725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500858127853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500858127855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 09:02:07 2017 " "Processing started: Mon Jul 24 09:02:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500858127855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1500858127855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_test -c vga_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1500858127855 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1500858127916 ""}
{ "Info" "0" "" "Project  = vga_test" {  } {  } 0 0 "Project  = vga_test" 0 0 "Fitter" 0 0 1500858127917 ""}
{ "Info" "0" "" "Revision = vga_test" {  } {  } 0 0 "Revision = vga_test" 0 0 "Fitter" 0 0 1500858127917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1500858128380 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1500858128515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500858128581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500858128581 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1500858129137 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1500858130102 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1500858130283 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "84 115 " "No exact pin location assignment(s) for 84 pins of 115 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[0\] " "Pin value_x\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[0\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[1\] " "Pin value_x\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[1\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[2\] " "Pin value_x\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[2\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[3\] " "Pin value_x\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[3\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[4\] " "Pin value_x\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[4\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[5\] " "Pin value_x\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[5\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[6\] " "Pin value_x\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[6\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[7\] " "Pin value_x\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[7\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[8\] " "Pin value_x\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[8\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[9\] " "Pin value_x\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_x\[9\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[0\] " "Pin value_y\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[0\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[1\] " "Pin value_y\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[1\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[2\] " "Pin value_y\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[2\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[3\] " "Pin value_y\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[3\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[4\] " "Pin value_y\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[4\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[5\] " "Pin value_y\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[5\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[6\] " "Pin value_y\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[6\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[7\] " "Pin value_y\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[7\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[8\] " "Pin value_y\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[8\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[9\] " "Pin value_y\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "value_y\[9\]" } } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[6\] " "Pin vga_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[7\] " "Pin vga_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[4\] " "Pin vga_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[5\] " "Pin vga_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[2\] " "Pin vga_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[3\] " "Pin vga_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[0\] " "Pin vga_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[1\] " "Pin vga_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state2\[0\] " "Pin key_state2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state2[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state2\[1\] " "Pin key_state2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state2[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state1\[0\] " "Pin key_state1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state1[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state1\[1\] " "Pin key_state1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state1[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[0\] " "Pin freq\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[0\] " "Pin fuzhi\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[0\] " "Pin ad_level\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[1\] " "Pin fuzhi\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[1\] " "Pin freq\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[1\] " "Pin ad_level\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[2\] " "Pin fuzhi\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[2\] " "Pin freq\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[2\] " "Pin ad_level\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[3\] " "Pin fuzhi\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[3\] " "Pin freq\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[3\] " "Pin ad_level\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[14\] " "Pin freq\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[14] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[10\] " "Pin freq\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[10] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[7\] " "Pin freq\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[4\] " "Pin freq\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[9\] " "Pin fuzhi\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[7\] " "Pin fuzhi\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[4\] " "Pin fuzhi\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[20\] " "Pin freq\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[20] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[17\] " "Pin freq\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[17] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[4\] " "Pin ad_level\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[7\] " "Pin ad_level\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[9\] " "Pin ad_level\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[5\] " "Pin fuzhi\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[8\] " "Pin fuzhi\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[5\] " "Pin freq\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[8\] " "Pin freq\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[15\] " "Pin freq\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[15] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[11\] " "Pin freq\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[11] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[18\] " "Pin freq\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[18] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[8\] " "Pin ad_level\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[21\] " "Pin freq\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[21] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[5\] " "Pin ad_level\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[6\] " "Pin fuzhi\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[6\] " "Pin freq\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[9\] " "Pin freq\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[16\] " "Pin freq\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[16] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[12\] " "Pin freq\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[12] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[19\] " "Pin freq\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[19] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[22\] " "Pin freq\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[22] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[6\] " "Pin ad_level\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[13\] " "Pin freq\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[13] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[23\] " "Pin freq\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[23] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[24\] " "Pin freq\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[24] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[25\] " "Pin freq\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[25] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[26\] " "Pin freq\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[26] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[27\] " "Pin freq\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[27] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[28\] " "Pin freq\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[28] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[29\] " "Pin freq\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[29] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[30\] " "Pin freq\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[30] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[31\] " "Pin freq\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[31] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/class16-VGA2/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500858131091 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1500858131091 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500858142451 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1500858142477 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500858143269 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 866 global CLKCTRL_G4 " "clk~inputCLKENA0 with 866 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500858143289 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 506 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 506 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1500858143289 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500858143289 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 306 global CLKCTRL_G2 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 306 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1500858143289 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500858143289 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1500858143289 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500858143606 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500858143628 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500858145675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500858145675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500858145675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1500858145675 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1500858145675 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_test.sdc " "Synopsys Design Constraints File file not found: 'vga_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1500858145722 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1500858145743 "|vga_top|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1500858145793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1500858145793 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1500858145801 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500858145802 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500858145802 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500858145802 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1500858145802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1500858145964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500858145973 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500858145988 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1500858145998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1500858145998 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1500858146008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1500858146184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1500858146194 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1500858146194 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[8\] " "Node \"LED\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[9\] " "Node \"LED\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk3_50 " "Node \"clk3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk4_50 " "Node \"clk4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_1 " "Node \"clk_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[0\] " "Node \"key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[0\] " "Node \"sdram_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[10\] " "Node \"sdram_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[11\] " "Node \"sdram_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[12\] " "Node \"sdram_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[1\] " "Node \"sdram_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[2\] " "Node \"sdram_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[3\] " "Node \"sdram_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[4\] " "Node \"sdram_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[5\] " "Node \"sdram_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[6\] " "Node \"sdram_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[7\] " "Node \"sdram_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[8\] " "Node \"sdram_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[9\] " "Node \"sdram_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[4\] " "Node \"sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[5\] " "Node \"sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[6\] " "Node \"sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[7\] " "Node \"sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[8\] " "Node \"sw\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[9\] " "Node \"sw\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rxd " "Node \"uart_rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_txd " "Node \"uart_txd\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1500858146870 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1500858146870 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500858146877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1500858161040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500858166114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1500858166144 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1500858184277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500858184278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1500858187950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "E:/DE1-SOC/class16-VGA2/Pro/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1500858205713 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1500858205713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500858213666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1500858213670 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1500858213670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.20 " "Total time spent on timing analysis during the Fitter is 4.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1500858226505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500858226959 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1500858226959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500858234567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500858234678 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1500858234678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500858241466 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:34 " "Fitter post-fit operations ending: elapsed time is 00:00:34" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500858260170 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1500858261539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DE1-SOC/class16-VGA2/Pro/output_files/vga_test.fit.smsg " "Generated suppressed messages file E:/DE1-SOC/class16-VGA2/Pro/output_files/vga_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1500858262546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1871 " "Peak virtual memory: 1871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500858266154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 09:04:26 2017 " "Processing ended: Mon Jul 24 09:04:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500858266154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500858266154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500858266154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1500858266154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1500858269030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500858269031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 09:04:28 2017 " "Processing started: Mon Jul 24 09:04:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500858269031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1500858269031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_test -c vga_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1500858269032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1500858285244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500858290547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 09:04:50 2017 " "Processing ended: Mon Jul 24 09:04:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500858290547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500858290547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500858290547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1500858290547 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1500858291343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1500858294065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500858294066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 09:04:53 2017 " "Processing started: Mon Jul 24 09:04:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500858294066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500858294066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_test -c vga_test " "Command: quartus_sta vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500858294066 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1500858294218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1500858296002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1500858296086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1500858296086 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500858298885 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500858298885 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500858298885 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1500858298885 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1500858298885 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_test.sdc " "Synopsys Design Constraints File file not found: 'vga_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1500858298939 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1500858298960 "|vga_top|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1500858298984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500858298986 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1500858298995 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1500858299017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.489 " "Worst-case setup slack is 10.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.489               0.000 altera_reserved_tck  " "   10.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858299064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858299074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.657 " "Worst-case recovery slack is 14.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.657               0.000 altera_reserved_tck  " "   14.657               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858299081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.813 " "Worst-case removal slack is 0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 altera_reserved_tck  " "    0.813               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858299087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.512 " "Worst-case minimum pulse width slack is 15.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.512               0.000 altera_reserved_tck  " "   15.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858299091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858299091 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1500858299240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1500858299368 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1500858299369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1500858309141 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1500858310256 "|vga_top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.449 " "Worst-case setup slack is 10.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.449               0.000 altera_reserved_tck  " "   10.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858310296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 altera_reserved_tck  " "    0.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858310306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.625 " "Worst-case recovery slack is 14.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.625               0.000 altera_reserved_tck  " "   14.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858310312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.763 " "Worst-case removal slack is 0.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 altera_reserved_tck  " "    0.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858310319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.490 " "Worst-case minimum pulse width slack is 15.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.490               0.000 altera_reserved_tck  " "   15.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858310322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858310322 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1500858310391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1500858310637 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1500858310637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1500858319187 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1500858319843 "|vga_top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.079 " "Worst-case setup slack is 13.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.079               0.000 altera_reserved_tck  " "   13.079               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858319859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858319867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.741 " "Worst-case recovery slack is 15.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.741               0.000 altera_reserved_tck  " "   15.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858319873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.463 " "Worst-case removal slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 altera_reserved_tck  " "    0.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858319878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.170 " "Worst-case minimum pulse width slack is 15.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.170               0.000 altera_reserved_tck  " "   15.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858319881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858319881 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1500858319947 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1500858321020 "|vga_top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.356 " "Worst-case setup slack is 13.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.356               0.000 altera_reserved_tck  " "   13.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858321038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 altera_reserved_tck  " "    0.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858321048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.845 " "Worst-case recovery slack is 15.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.845               0.000 altera_reserved_tck  " "   15.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858321053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 altera_reserved_tck  " "    0.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858321059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.169 " "Worst-case minimum pulse width slack is 15.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.169               0.000 altera_reserved_tck  " "   15.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1500858321062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1500858321062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1500858323335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1500858323337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500858323676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 09:05:23 2017 " "Processing ended: Mon Jul 24 09:05:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500858323676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500858323676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500858323676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500858323676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500858326576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500858326577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 09:05:26 2017 " "Processing started: Mon Jul 24 09:05:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500858326577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500858326577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_test -c vga_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500858326577 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1500858328851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_test.vo E:/DE1-SOC/class16-VGA2/Pro/simulation/modelsim/ simulation " "Generated file vga_test.vo in folder \"E:/DE1-SOC/class16-VGA2/Pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1500858331271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500858331659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 09:05:31 2017 " "Processing ended: Mon Jul 24 09:05:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500858331659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500858331659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500858331659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500858331659 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 137 s " "Quartus II Full Compilation was successful. 0 errors, 137 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500858332409 ""}
