From 2a04093a4ad060f5db7595721eca9b0b4a40c65d Mon Sep 17 00:00:00 2001
From: Michael Brown <producer@holotronic.dk>
Date: Fri, 13 Apr 2018 23:02:14 +0200
Subject: [PATCH 3/4] Added fpga load on boot via fpgaload_on_boot=1 variable

Signed-off-by: Michael Brown <producer@holotronic.dk>
---
 include/config_distro_bootcmd.h  |  4 +++-
 include/configs/socfpga_common.h | 19 ++++++++++++++++++-
 2 files changed, 21 insertions(+), 2 deletions(-)

diff --git a/include/config_distro_bootcmd.h b/include/config_distro_bootcmd.h
index 5c469a2..47bb6bc 100644
--- a/include/config_distro_bootcmd.h
+++ b/include/config_distro_bootcmd.h
@@ -336,7 +336,9 @@
 	"boot_script_dhcp=boot.scr.uimg\0" \
 	BOOTENV_BOOT_TARGETS \
 	\
-	"boot_extlinux="                                                  \
+	"boot_extlinux="                                              \
+        "if test ${fpgaload_on_boot} = 1;"                         \
+        "then run fpgaload; run bridge_enable_handoff; fi;"       \
 		"sysboot ${devtype} ${devnum}:${distro_bootpart} any "    \
 			"${scriptaddr} ${prefix}extlinux/extlinux.conf\0" \
 	\
diff --git a/include/configs/socfpga_common.h b/include/configs/socfpga_common.h
index 1f5dd9e..31c85f4 100644
--- a/include/configs/socfpga_common.h
+++ b/include/configs/socfpga_common.h
@@ -334,9 +334,26 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
 	"scriptaddr=0x02100000\0" \
 	"pxefile_addr_r=0x02200000\0" \
 	"ramdisk_addr_r=0x02300000\0" \
+	"fpgaintf=0xffd08028\0" \
+	"fpgaintf_handoff=0x00000000\0" \
+	"fpga2sdram_apply=0x3ff795a4\0" \
+	"fpga2sdram=0xffc25080\0" \
+	"fpga2sdram_handoff=0x00000000\0" \
+	"axibridge=0xffd0501c\0" \
+	"axibridge_handoff=0x00000000\0" \
+	"l3remap=0xff800000\0" \
+	"l3remap_handoff=0x00000019\0" \
+	"fpgaload_on_boot=0\0" \
+	"bridge_enable_handoff=mw ${fpgaintf} ${fpgaintf_handoff};" \
+		"mw ${fpga2sdram} ${fpga2sdram_handoff};" \
+		"mw ${axibridge} ${axibridge_handoff};" \
+		"mw ${l3remap} ${l3remap_handoff}\0" \
+	"fpgaload=mmc rescan;" \
+		"load mmc 0:${distro_bootpart} ${loadaddr} ${bitimage};" \
+		"fpga load 0 ${loadaddr} ${filesize}\0" \
 	BOOTENV
 
-#endif
+	#endif
 #endif
 
 #endif	/* __CONFIG_SOCFPGA_COMMON_H__ */
-- 
2.7.4

