{:input (genetic.representation/genetic-representation "../distilledmedium/58064.2B8FC36.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_8_9, wire1_9, wire2_8, wire3_11, wire4_10);\n  wire \\:missing_edge ;\n  input wire0_8_9;\n  wire wire0_8_9;\n  input wire1_9;\n  wire wire1_9;\n  input wire2_8;\n  wire wire2_8;\n  output wire3_11;\n  wire wire3_11;\n  output wire4_10;\n  wire wire4_10;\n  wire wire5;\n  wire wire6;\n  wire wire7;\n  wire wire8_10;\n  wire wire9_11;\n  assign wire8_10 = 4'h8 >> { wire2_8, wire0_8_9 };\n  assign wire9_11 = 4'h8 >> { wire1_9, wire0_8_9 };\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_11 = wire9_11;\n  assign wire4_10 = wire8_10;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:3.1-28.10\" *)\nmodule postsynth(wire0_8_9, wire1_9, wire2_8, wire3_11, wire4_10);\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:5.9-5.18\" *)\n  input wire0_8_9;\n  wire wire0_8_9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:7.9-7.16\" *)\n  input wire1_9;\n  wire wire1_9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:9.9-9.16\" *)\n  input wire2_8;\n  wire wire2_8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:11.10-11.18\" *)\n  output wire3_11;\n  wire wire3_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:13.10-13.18\" *)\n  output wire4_10;\n  wire wire4_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:15.8-15.13\" *)\n  wire wire5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:16.8-16.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:17.8-17.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:18.8-18.16\" *)\n  wire wire8_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/28C45D3B.v:19.8-19.16\" *)\n  wire wire9_11;\n  assign wire4_10 = wire2_8 & wire0_8_9;\n  assign wire3_11 = wire1_9 & wire0_8_9;\n  assign \\:missing_edge  = 1'h0;\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign wire8_10 = wire4_10;\n  assign wire9_11 = wire3_11;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}