<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE board SYSTEM "/opt/Xilinx/Vivado/2022.1/data/boards/board_schemas/current/board.dtd">
<board schema_version="2.1" vendor="906606596" name="STLV325" display_name="STLV325" url="906606596@qq.com" preset_file="preset.xml">
    <images>
    <image name="board.jpg" display_name="STLV325 BOARD" sub_type="board">
      <description>STLV325 Board File Image</description>
    </image>
  </images>
<compatible_board_revisions>
  <revision id="0">A.0</revision>
</compatible_board_revisions>
<file_version>1.0</file_version>
<description>STLV325</description>
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
    <jumper name="J4" default_value="false">
      <description>Select 2.5 or 3.3V source for bank  </description>
    </jumper>
    <jumper name="SWX4_S1" default_value="false">
      <description>Selects pcie x1 </description>
    </jumper>
    <jumper name="SWX4_S2" default_value="false">
      <description> </description>
    </jumper>
    <jumper name="SWX4_S3" default_value="true">
      <description> Selects pcie x4 </description>
    </jumper>
    <jumper name="SWX4_S4" default_value="false">
      <description> </description>
    </jumper>
  </jumpers>
<components>
  <component name="fmc_connector" display_name="FMC LPC" type="connector" sub_type="fmc_lpc">
    <pins>
    <pin index="82" name="fmc_lpc_dp0_c2m_p"></pin>
    <pin index="83" name="fmc_lpc_dp0_c2m_n"></pin>
    <pin index="86" name="fmc_lpc_dp0_m2c_p"></pin>
    <pin index="87" name="fmc_lpc_dp0_m2c_n"></pin>
    <pin index="90" name="fmc_lpc_la06_p"></pin> 
    <pin index="91" name="fmc_lpc_la06_n"></pin> 
    <pin index="94" name="fmc_lpc_la10_p"></pin>
    <pin index="95" name="fmc_lpc_la10_n"></pin> 
    <pin index="98" name="fmc_lpc_la14_p"></pin> 
    <pin index="99" name="fmc_lpc_la14_n"></pin> 
    <pin index="102" name="fmc_lpc_la18_p"></pin>
    <pin index="103" name="fmc_lpc_la18_n"></pin>
    <pin index="106" name="fmc_lpc_la27_p"></pin>
    <pin index="107" name="fmc_lpc_la27_n"></pin>
    <pin index="124" name="fmc_lpc_gbtclk0_m2c_p"></pin> 
    <pin index="125" name="fmc_lpc_gbtclk0_m2c_n"></pin> 
    <pin index="128" name="fmc_lpc_la01_p"></pin> 
    <pin index="129" name="fmc_lpc_la01_n"></pin> 
    <pin index="131" name="fmc_lpc_la05_p"></pin> 
    <pin index="132" name="fmc_lpc_la05_n"></pin> 
    <pin index="134" name="fmc_lpc_la09_p"></pin> 
    <pin index="135" name="fmc_lpc_la09_n"></pin> 
    <pin index="137" name="fmc_lpc_la13_p"></pin> 
    <pin index="138" name="fmc_lpc_la13_n"></pin> 
    <pin index="140" name="fmc_lpc_la17_p"></pin> 
    <pin index="141" name="fmc_lpc_la17_n"></pin> 
    <pin index="143" name="fmc_lpc_la23_p"></pin> 
    <pin index="144" name="fmc_lpc_la23_n"></pin> 
    <pin index="146" name="fmc_lpc_la26_p"></pin> 
    <pin index="147" name="fmc_lpc_la26_n"></pin> 
    <pin index="242" name="fmc_lpc_clk1_m2c_p"></pin> 
    <pin index="243" name="fmc_lpc_clk1_m2c_n"></pin> 
    <pin index="246" name="fmc_lpc_la00_p"></pin> 
    <pin index="247" name="fmc_lpc_la00_n"></pin> 
    <pin index="249" name="fmc_lpc_la03_p"></pin> 
    <pin index="250" name="fmc_lpc_la03_n"></pin> 
    <pin index="252" name="fmc_lpc_la08_p"></pin> 
    <pin index="253" name="fmc_lpc_la08_n"></pin> 
    <pin index="255" name="fmc_lpc_la12_p"></pin> 
    <pin index="256" name="fmc_lpc_la12_n"></pin> 
    <pin index="258" name="fmc_lpc_la16_p"></pin> 
    <pin index="259" name="fmc_lpc_la16_n"></pin> 
    <pin index="261" name="fmc_lpc_la20_p"></pin> 
    <pin index="262" name="fmc_lpc_la20_n"></pin> 
    <pin index="264" name="fmc_lpc_la22_p"></pin> 
    <pin index="265" name="fmc_lpc_la22_n"></pin> 
    <pin index="267" name="fmc_lpc_la25_p"></pin> 
    <pin index="268" name="fmc_lpc_la25_n"></pin> 
    <pin index="270" name="fmc_lpc_la29_p"></pin> 
    <pin index="271" name="fmc_lpc_la29_n"></pin> 
    <pin index="273" name="fmc_lpc_la31_p"></pin> 
    <pin index="274" name="fmc_lpc_la31_n"></pin> 
    <pin index="276" name="fmc_lpc_la33_p"></pin> 
    <pin index="277" name="fmc_lpc_la33_n"></pin> 
    <pin index="282" name="fmc_lpc_prsnt_m2c_b_ls"></pin> 
    <pin index="284" name="fmc_lpc_clk0_m2c_p"></pin> 
    <pin index="285" name="fmc_lpc_clk0_m2c_n"></pin> 
    <pin index="287" name="fmc_lpc_la02_p"></pin> 
    <pin index="288" name="fmc_lpc_la02_n"></pin> 
    <pin index="290" name="fmc_lpc_la04_p"></pin> 
    <pin index="291" name="fmc_lpc_la04_n"></pin> 
    <pin index="293" name="fmc_lpc_la07_p"></pin> 
    <pin index="294" name="fmc_lpc_la07_n"></pin> 
    <pin index="296" name="fmc_lpc_la11_p"></pin> 
    <pin index="297" name="fmc_lpc_la11_n"></pin> 
    <pin index="299" name="fmc_lpc_la15_p"></pin> 
    <pin index="300" name="fmc_lpc_la15_n"></pin> 
    <pin index="302" name="fmc_lpc_la19_p"></pin> 
    <pin index="303" name="fmc_lpc_la19_n"></pin> 
    <pin index="305" name="fmc_lpc_la21_p"></pin> 
    <pin index="306" name="fmc_lpc_la21_n"></pin> 
    <pin index="308" name="fmc_lpc_la24_p"></pin> 
    <pin index="309" name="fmc_lpc_la24_n"></pin> 
    <pin index="311" name="fmc_lpc_la28_p"></pin> 
    <pin index="312" name="fmc_lpc_la28_n"></pin> 
    <pin index="314" name="fmc_lpc_la30_p"></pin> 
    <pin index="315" name="fmc_lpc_la30_n"></pin> 
    <pin index="317" name="fmc_lpc_la32_p"></pin> 
    <pin index="318" name="fmc_lpc_la32_n"></pin> 
  </pins>
  </component>  
  <component name="part0" display_name="STLV325" type="fpga" part_name="xc7k325tffg676-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.digilentinc.com/nexysvideo">
    <interfaces>
      <interface mode="master" name="ddr3_sdram_a" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset_a"> 
	<description>DDR3 board interface, it can use MIG IP for connection.</description>
	<preferred_ips>
	  <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	</preferred_ips>
	<port_maps>
          <port_map logical_port="DQ" physical_port="ddr3_dq" dir="inout" left="63" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dq_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dq_1"/> 
              <pin_map port_index="2"  component_pin="ddr3_dq_2"/> 
              <pin_map port_index="3"  component_pin="ddr3_dq_3"/> 
              <pin_map port_index="4"  component_pin="ddr3_dq_4"/> 
              <pin_map port_index="5"  component_pin="ddr3_dq_5"/> 
              <pin_map port_index="6"  component_pin="ddr3_dq_6"/> 
              <pin_map port_index="7"  component_pin="ddr3_dq_7"/>
              <pin_map port_index="8"  component_pin="ddr3_dq_8"/>
              <pin_map port_index="9"  component_pin="ddr3_dq_9"/>
              <pin_map port_index="10" component_pin="ddr3_dq_10"/>
              <pin_map port_index="11" component_pin="ddr3_dq_11"/>
              <pin_map port_index="12" component_pin="ddr3_dq_12"/>
              <pin_map port_index="13" component_pin="ddr3_dq_13"/>
              <pin_map port_index="14" component_pin="ddr3_dq_14"/>
              <pin_map port_index="15" component_pin="ddr3_dq_15"/>
              <pin_map port_index="16" component_pin="ddr3_dq_16"/>
              <pin_map port_index="17" component_pin="ddr3_dq_17"/>
              <pin_map port_index="18" component_pin="ddr3_dq_18"/>
              <pin_map port_index="19" component_pin="ddr3_dq_19"/>
              <pin_map port_index="20" component_pin="ddr3_dq_20"/>
              <pin_map port_index="21" component_pin="ddr3_dq_21"/>
              <pin_map port_index="22" component_pin="ddr3_dq_22"/>
              <pin_map port_index="23" component_pin="ddr3_dq_23"/>
              <pin_map port_index="24" component_pin="ddr3_dq_24"/>
              <pin_map port_index="25" component_pin="ddr3_dq_25"/>
              <pin_map port_index="26" component_pin="ddr3_dq_26"/>
              <pin_map port_index="27" component_pin="ddr3_dq_27"/>
              <pin_map port_index="28" component_pin="ddr3_dq_28"/>
              <pin_map port_index="29" component_pin="ddr3_dq_29"/>
              <pin_map port_index="30" component_pin="ddr3_dq_30"/>
              <pin_map port_index="31" component_pin="ddr3_dq_31"/>
              <pin_map port_index="32" component_pin="ddr3_dq_32"/>
              <pin_map port_index="33" component_pin="ddr3_dq_33"/>
              <pin_map port_index="34" component_pin="ddr3_dq_34"/>
              <pin_map port_index="35" component_pin="ddr3_dq_35"/>
              <pin_map port_index="36" component_pin="ddr3_dq_36"/>
              <pin_map port_index="37" component_pin="ddr3_dq_37"/>
              <pin_map port_index="38" component_pin="ddr3_dq_38"/>
              <pin_map port_index="39" component_pin="ddr3_dq_39"/>
              <pin_map port_index="40" component_pin="ddr3_dq_40"/>
              <pin_map port_index="41" component_pin="ddr3_dq_41"/>
              <pin_map port_index="42" component_pin="ddr3_dq_42"/>
              <pin_map port_index="43" component_pin="ddr3_dq_43"/>
              <pin_map port_index="44" component_pin="ddr3_dq_44"/>
              <pin_map port_index="45" component_pin="ddr3_dq_45"/>
              <pin_map port_index="46" component_pin="ddr3_dq_46"/>
              <pin_map port_index="47" component_pin="ddr3_dq_47"/>
              <pin_map port_index="48" component_pin="ddr3_dq_48"/>
              <pin_map port_index="49" component_pin="ddr3_dq_49"/>
              <pin_map port_index="50" component_pin="ddr3_dq_50"/>
              <pin_map port_index="51" component_pin="ddr3_dq_51"/>
              <pin_map port_index="52" component_pin="ddr3_dq_52"/>
              <pin_map port_index="53" component_pin="ddr3_dq_53"/>
              <pin_map port_index="54" component_pin="ddr3_dq_54"/>
              <pin_map port_index="55" component_pin="ddr3_dq_55"/>
              <pin_map port_index="56" component_pin="ddr3_dq_56"/>
              <pin_map port_index="57" component_pin="ddr3_dq_57"/>
              <pin_map port_index="58" component_pin="ddr3_dq_58"/>
              <pin_map port_index="59" component_pin="ddr3_dq_59"/>
              <pin_map port_index="60" component_pin="ddr3_dq_60"/>
              <pin_map port_index="61" component_pin="ddr3_dq_61"/>
              <pin_map port_index="62" component_pin="ddr3_dq_62"/>
              <pin_map port_index="63" component_pin="ddr3_dq_63"/>
            </pin_maps>
	  </port_map>
	  <port_map logical_port="ADDR" physical_port="ddr3_addr" dir="out" left="13" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_addr_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_addr_1"/> 
              <pin_map port_index="2"  component_pin="ddr3_addr_2"/> 
              <pin_map port_index="3"  component_pin="ddr3_addr_3"/> 
              <pin_map port_index="4"  component_pin="ddr3_addr_4"/> 
              <pin_map port_index="5"  component_pin="ddr3_addr_5"/> 
              <pin_map port_index="6"  component_pin="ddr3_addr_6"/> 
              <pin_map port_index="7"  component_pin="ddr3_addr_7"/> 
              <pin_map port_index="8"  component_pin="ddr3_addr_8"/>
	      <pin_map port_index="9"  component_pin="ddr3_addr_9"/>
	      <pin_map port_index="10" component_pin="ddr3_addr_10"/>
	      <pin_map port_index="11" component_pin="ddr3_addr_11"/>
	      <pin_map port_index="12" component_pin="ddr3_addr_12"/>
	      <pin_map port_index="13" component_pin="ddr3_addr_13"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="DQS_P" physical_port="ddr3_dqs_p" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dqs_p_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dqs_p_1"/>
              <pin_map port_index="2"  component_pin="ddr3_dqs_p_2"/>
              <pin_map port_index="3"  component_pin="ddr3_dqs_p_3"/>
              <pin_map port_index="4"  component_pin="ddr3_dqs_p_4"/>
              <pin_map port_index="5"  component_pin="ddr3_dqs_p_5"/>
              <pin_map port_index="6"  component_pin="ddr3_dqs_p_6"/>
              <pin_map port_index="7"  component_pin="ddr3_dqs_p_7"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="DQS_N" physical_port="ddr3_dqs_n" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dqs_n_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dqs_n_1"/>
              <pin_map port_index="2"  component_pin="ddr3_dqs_n_2"/>
              <pin_map port_index="3"  component_pin="ddr3_dqs_n_3"/>
              <pin_map port_index="4"  component_pin="ddr3_dqs_n_4"/>
              <pin_map port_index="5"  component_pin="ddr3_dqs_n_5"/>
              <pin_map port_index="6"  component_pin="ddr3_dqs_n_6"/>
              <pin_map port_index="7"  component_pin="ddr3_dqs_n_7"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="DM" physical_port="ddr3_dm" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dm_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dm_1"/>
              <pin_map port_index="2"  component_pin="ddr3_dm_2"/>
              <pin_map port_index="3"  component_pin="ddr3_dm_3"/>
              <pin_map port_index="4"  component_pin="ddr3_dm_4"/>
              <pin_map port_index="5"  component_pin="ddr3_dm_5"/>
              <pin_map port_index="6"  component_pin="ddr3_dm_6"/>
              <pin_map port_index="7"  component_pin="ddr3_dm_7"/>
            </pin_maps>
          </port_map>  
	  <port_map logical_port="BA" physical_port="ddr3_ba" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ba_0"/>
	      <pin_map port_index="1"  component_pin="ddr3_ba_1"/>
	      <pin_map port_index="2"  component_pin="ddr3_ba_2"/>	      
            </pin_maps>
          </port_map>
	  <port_map logical_port="RAS_N" physical_port="ddr3_ras_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ras_n"/>	      
            </pin_maps>
          </port_map>
	<port_map logical_port="CAS_N" physical_port="ddr3_cas_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_cas_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="WE_N" physical_port="ddr3_we_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_we_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="ODT" physical_port="ddr3_odt_0" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_odt_0"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="RESET_N" physical_port="ddr3_reset_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_reset_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CKE" physical_port="ddr3_cke_0" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_cke_0"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CK_P" physical_port="ddr3_ck_p_0" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ck_p_0"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CK_N" physical_port="ddr3_ck_n_0" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ck_n_0"/>	      
            </pin_maps>
	</port_map>	    
	</port_maps>
	<parameters>
          <parameter name="MEM_TYPE" value="DDR3" />
	  <parameter name="DQ_WIDTH" value="64" />
	  <parameter name="DQS_WIDTH" value="8" />
	  <parameter name="ODT_WIDTH" value="1" />
	  <parameter name="BANK_WIDTH" value="8" />
	  <parameter name="CKE_WIDTH" value="1" />
	  <parameter name="CK_WIDTH" value="1" />
       </parameters>
     </interface>
     <interface mode="master" name="ddr3_sdram_b" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset_b"> 
	<description>DDR3 board interface, it can use MIG IP for connection.</description>
	<preferred_ips>
	  <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	</preferred_ips>
	<port_maps>
          <port_map logical_port="DQ" physical_port="ddr3_dq" dir="inout" left="63" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dq_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dq_1"/> 
              <pin_map port_index="2"  component_pin="ddr3_dq_2"/> 
              <pin_map port_index="3"  component_pin="ddr3_dq_3"/> 
              <pin_map port_index="4"  component_pin="ddr3_dq_4"/> 
              <pin_map port_index="5"  component_pin="ddr3_dq_5"/> 
              <pin_map port_index="6"  component_pin="ddr3_dq_6"/> 
              <pin_map port_index="7"  component_pin="ddr3_dq_7"/>
              <pin_map port_index="8"  component_pin="ddr3_dq_8"/>
              <pin_map port_index="9"  component_pin="ddr3_dq_9"/>
              <pin_map port_index="10" component_pin="ddr3_dq_10"/>
              <pin_map port_index="11" component_pin="ddr3_dq_11"/>
              <pin_map port_index="12" component_pin="ddr3_dq_12"/>
              <pin_map port_index="13" component_pin="ddr3_dq_13"/>
              <pin_map port_index="14" component_pin="ddr3_dq_14"/>
              <pin_map port_index="15" component_pin="ddr3_dq_15"/>
              <pin_map port_index="16" component_pin="ddr3_dq_16"/>
              <pin_map port_index="17" component_pin="ddr3_dq_17"/>
              <pin_map port_index="18" component_pin="ddr3_dq_18"/>
              <pin_map port_index="19" component_pin="ddr3_dq_19"/>
              <pin_map port_index="20" component_pin="ddr3_dq_20"/>
              <pin_map port_index="21" component_pin="ddr3_dq_21"/>
              <pin_map port_index="22" component_pin="ddr3_dq_22"/>
              <pin_map port_index="23" component_pin="ddr3_dq_23"/>
              <pin_map port_index="24" component_pin="ddr3_dq_24"/>
              <pin_map port_index="25" component_pin="ddr3_dq_25"/>
              <pin_map port_index="26" component_pin="ddr3_dq_26"/>
              <pin_map port_index="27" component_pin="ddr3_dq_27"/>
              <pin_map port_index="28" component_pin="ddr3_dq_28"/>
              <pin_map port_index="29" component_pin="ddr3_dq_29"/>
              <pin_map port_index="30" component_pin="ddr3_dq_30"/>
              <pin_map port_index="31" component_pin="ddr3_dq_31"/>
              <pin_map port_index="32" component_pin="ddr3_dq_32"/>
              <pin_map port_index="33" component_pin="ddr3_dq_33"/>
              <pin_map port_index="34" component_pin="ddr3_dq_34"/>
              <pin_map port_index="35" component_pin="ddr3_dq_35"/>
              <pin_map port_index="36" component_pin="ddr3_dq_36"/>
              <pin_map port_index="37" component_pin="ddr3_dq_37"/>
              <pin_map port_index="38" component_pin="ddr3_dq_38"/>
              <pin_map port_index="39" component_pin="ddr3_dq_39"/>
              <pin_map port_index="40" component_pin="ddr3_dq_40"/>
              <pin_map port_index="41" component_pin="ddr3_dq_41"/>
              <pin_map port_index="42" component_pin="ddr3_dq_42"/>
              <pin_map port_index="43" component_pin="ddr3_dq_43"/>
              <pin_map port_index="44" component_pin="ddr3_dq_44"/>
              <pin_map port_index="45" component_pin="ddr3_dq_45"/>
              <pin_map port_index="46" component_pin="ddr3_dq_46"/>
              <pin_map port_index="47" component_pin="ddr3_dq_47"/>
              <pin_map port_index="48" component_pin="ddr3_dq_48"/>
              <pin_map port_index="49" component_pin="ddr3_dq_49"/>
              <pin_map port_index="50" component_pin="ddr3_dq_50"/>
              <pin_map port_index="51" component_pin="ddr3_dq_51"/>
              <pin_map port_index="52" component_pin="ddr3_dq_52"/>
              <pin_map port_index="53" component_pin="ddr3_dq_53"/>
              <pin_map port_index="54" component_pin="ddr3_dq_54"/>
              <pin_map port_index="55" component_pin="ddr3_dq_55"/>
              <pin_map port_index="56" component_pin="ddr3_dq_56"/>
              <pin_map port_index="57" component_pin="ddr3_dq_57"/>
              <pin_map port_index="58" component_pin="ddr3_dq_58"/>
              <pin_map port_index="59" component_pin="ddr3_dq_59"/>
              <pin_map port_index="60" component_pin="ddr3_dq_60"/>
              <pin_map port_index="61" component_pin="ddr3_dq_61"/>
              <pin_map port_index="62" component_pin="ddr3_dq_62"/>
              <pin_map port_index="63" component_pin="ddr3_dq_63"/>
            </pin_maps>
	  </port_map>
	  <port_map logical_port="ADDR" physical_port="ddr3_addr" dir="out" left="13" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_addr_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_addr_1"/> 
              <pin_map port_index="2"  component_pin="ddr3_addr_2"/> 
              <pin_map port_index="3"  component_pin="ddr3_addr_3"/> 
              <pin_map port_index="4"  component_pin="ddr3_addr_4"/> 
              <pin_map port_index="5"  component_pin="ddr3_addr_5"/> 
              <pin_map port_index="6"  component_pin="ddr3_addr_6"/> 
              <pin_map port_index="7"  component_pin="ddr3_addr_7"/> 
              <pin_map port_index="8"  component_pin="ddr3_addr_8"/>
	      <pin_map port_index="9"  component_pin="ddr3_addr_9"/>
	      <pin_map port_index="10" component_pin="ddr3_addr_10"/>
	      <pin_map port_index="11" component_pin="ddr3_addr_11"/>
	      <pin_map port_index="12" component_pin="ddr3_addr_12"/>
	      <pin_map port_index="13" component_pin="ddr3_addr_13"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="DQS_P" physical_port="ddr3_dqs_p" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dqs_p_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dqs_p_1"/>
              <pin_map port_index="2"  component_pin="ddr3_dqs_p_2"/>
              <pin_map port_index="3"  component_pin="ddr3_dqs_p_3"/>
              <pin_map port_index="4"  component_pin="ddr3_dqs_p_4"/>
              <pin_map port_index="5"  component_pin="ddr3_dqs_p_5"/>
              <pin_map port_index="6"  component_pin="ddr3_dqs_p_6"/>
              <pin_map port_index="7"  component_pin="ddr3_dqs_p_7"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="DQS_N" physical_port="ddr3_dqs_n" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dqs_n_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dqs_n_1"/>
              <pin_map port_index="2"  component_pin="ddr3_dqs_n_2"/>
              <pin_map port_index="3"  component_pin="ddr3_dqs_n_3"/>
              <pin_map port_index="4"  component_pin="ddr3_dqs_n_4"/>
              <pin_map port_index="5"  component_pin="ddr3_dqs_n_5"/>
              <pin_map port_index="6"  component_pin="ddr3_dqs_n_6"/>
              <pin_map port_index="7"  component_pin="ddr3_dqs_n_7"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="DM" physical_port="ddr3_dm" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dm_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dm_1"/>
              <pin_map port_index="2"  component_pin="ddr3_dm_2"/>
              <pin_map port_index="3"  component_pin="ddr3_dm_3"/>
              <pin_map port_index="4"  component_pin="ddr3_dm_4"/>
              <pin_map port_index="5"  component_pin="ddr3_dm_5"/>
              <pin_map port_index="6"  component_pin="ddr3_dm_6"/>
              <pin_map port_index="7"  component_pin="ddr3_dm_7"/>
            </pin_maps>
          </port_map>  
	  <port_map logical_port="BA" physical_port="ddr3_ba" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ba_0"/>
	      <pin_map port_index="1"  component_pin="ddr3_ba_1"/>
	      <pin_map port_index="2"  component_pin="ddr3_ba_2"/>	      
            </pin_maps>
          </port_map>
	  <port_map logical_port="RAS_N" physical_port="ddr3_ras_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ras_n"/>	      
            </pin_maps>
          </port_map>
	<port_map logical_port="CAS_N" physical_port="ddr3_cas_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_cas_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="WE_N" physical_port="ddr3_we_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_we_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="ODT" physical_port="ddr3_odt_0" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_odt_0"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="RESET_N" physical_port="ddr3_reset_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_reset_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CKE" physical_port="ddr3_cke_0" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_cke_0"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CK_P" physical_port="ddr3_ck_p_0" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ck_p_0"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CK_N" physical_port="ddr3_ck_n_0" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ck_n_0"/>	      
            </pin_maps>
	</port_map>	    
	</port_maps>
	<parameters>
          <parameter name="MEM_TYPE" value="DDR3" />
	  <parameter name="DQ_WIDTH" value="64" />
	  <parameter name="DQS_WIDTH" value="8" />
	  <parameter name="ODT_WIDTH" value="1" />
	  <parameter name="BANK_WIDTH" value="8" />
	  <parameter name="CKE_WIDTH" value="1" />
	  <parameter name="CK_WIDTH" value="1" />
       </parameters>
     </interface>    
      <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
        <description>8 LEDs</description>
	<port_maps>
          <port_map logical_port="TRI_O" physical_port="led_8bits_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_0"/> 
              <pin_map port_index="1" component_pin="led_8bits_tri_1"/> 
              <pin_map port_index="2" component_pin="led_8bits_tri_2"/> 
              <pin_map port_index="3" component_pin="led_8bits_tri_3"/> 
              <pin_map port_index="4" component_pin="led_8bits_tri_4"/> 
              <pin_map port_index="5" component_pin="led_8bits_tri_5"/> 
              <pin_map port_index="6" component_pin="led_8bits_tri_6"/> 
              <pin_map port_index="7" component_pin="led_8bits_tri_7"/> 
            </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_I" physical_port="led_8bits_tri_i" dir="in" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_0"/> 
              <pin_map port_index="1" component_pin="led_8bits_tri_1"/> 
              <pin_map port_index="2" component_pin="led_8bits_tri_2"/> 
              <pin_map port_index="3" component_pin="led_8bits_tri_3"/> 
              <pin_map port_index="4" component_pin="led_8bits_tri_4"/> 
              <pin_map port_index="5" component_pin="led_8bits_tri_5"/> 
              <pin_map port_index="6" component_pin="led_8bits_tri_6"/> 
              <pin_map port_index="7" component_pin="led_8bits_tri_7"/> 
            </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_T" physical_port="led_8bits_tri_t" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_0"/> 
              <pin_map port_index="1" component_pin="led_8bits_tri_1"/> 
              <pin_map port_index="2" component_pin="led_8bits_tri_2"/> 
              <pin_map port_index="3" component_pin="led_8bits_tri_3"/> 
              <pin_map port_index="4" component_pin="led_8bits_tri_4"/> 
              <pin_map port_index="5" component_pin="led_8bits_tri_5"/> 
              <pin_map port_index="6" component_pin="led_8bits_tri_6"/> 
              <pin_map port_index="7" component_pin="led_8bits_tri_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="gpio_a_bank" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_connector_a">
	<port_maps>
          <port_map logical_port="TRI_O" physical_port="gpio_a_o" dir="out" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_a_0" /> 
              <pin_map port_index="1"         component_pin="gpio_a_1" /> 
              <pin_map port_index="2"         component_pin="gpio_a_2" /> 
              <pin_map port_index="3"         component_pin="gpio_a_4" /> 
              <pin_map port_index="4"         component_pin="gpio_a_5" /> 
              <pin_map port_index="5"         component_pin="gpio_a_6" /> 
              <pin_map port_index="6"         component_pin="gpio_a_7" /> 
              <pin_map port_index="7"         component_pin="gpio_a_9" />
	      <pin_map port_index="8"         component_pin="gpio_a_10"/>
	      <pin_map port_index="9"         component_pin="gpio_a_11"/>
	      <pin_map port_index="10"        component_pin="gpio_a_12"/>    
            </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_I" physical_port="gpio_a_i" dir="in" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_a_0" /> 
              <pin_map port_index="1"         component_pin="gpio_a_1" /> 
              <pin_map port_index="2"         component_pin="gpio_a_2" /> 
              <pin_map port_index="3"         component_pin="gpio_a_4" /> 
              <pin_map port_index="4"         component_pin="gpio_a_5" /> 
              <pin_map port_index="5"         component_pin="gpio_a_6" /> 
              <pin_map port_index="6"         component_pin="gpio_a_7" /> 
              <pin_map port_index="7"         component_pin="gpio_a_9" />
	      <pin_map port_index="8"         component_pin="gpio_a_10"/>
	      <pin_map port_index="9"         component_pin="gpio_a_11"/>
	      <pin_map port_index="10"         component_pin="gpio_a_12"/>
	       </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_T" physical_port="gpio_a_t" dir="out" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_a_0" /> 
              <pin_map port_index="1"         component_pin="gpio_a_1" /> 
              <pin_map port_index="2"         component_pin="gpio_a_2" /> 
              <pin_map port_index="3"         component_pin="gpio_a_4" /> 
              <pin_map port_index="4"         component_pin="gpio_a_5" /> 
              <pin_map port_index="5"         component_pin="gpio_a_6" /> 
              <pin_map port_index="6"         component_pin="gpio_a_7" /> 
              <pin_map port_index="7"         component_pin="gpio_a_9" />
	      <pin_map port_index="8"        component_pin="gpio_a_10"/>
	      <pin_map port_index="9"         component_pin="gpio_a_11"/>
	      <pin_map port_index="10"        component_pin="gpio_a_12"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>     
      <interface mode="master" name="gpio_b_bank" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_connector_b" preset_proc="led_8bits_preset">
	<port_maps>
          <port_map logical_port="TRI_O" physical_port="gpio_b_o" dir="out" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_b_0" /> 
              <pin_map port_index="1"         component_pin="gpio_b_1" /> 
              <pin_map port_index="2"         component_pin="gpio_b_2" /> 
              <pin_map port_index="3"         component_pin="gpio_b_4" /> 
              <pin_map port_index="4"         component_pin="gpio_b_5" /> 
              <pin_map port_index="5"         component_pin="gpio_b_6" /> 
              <pin_map port_index="6"         component_pin="gpio_b_7" /> 
              <pin_map port_index="7"         component_pin="gpio_b_9" />
	      <pin_map port_index="8"         component_pin="gpio_b_10"/>
	      <pin_map port_index="9"         component_pin="gpio_b_11"/>
	      <pin_map port_index="10"        component_pin="gpio_b_12"/>    
            </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_I" physical_port="gpio_b_i" dir="in" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_b_0" /> 
              <pin_map port_index="1"         component_pin="gpio_b_1" /> 
              <pin_map port_index="2"         component_pin="gpio_b_2" /> 
              <pin_map port_index="3"         component_pin="gpio_b_4" /> 
              <pin_map port_index="4"         component_pin="gpio_b_5" /> 
              <pin_map port_index="5"         component_pin="gpio_b_6" /> 
              <pin_map port_index="6"         component_pin="gpio_b_7" /> 
              <pin_map port_index="7"         component_pin="gpio_b_9" />
	      <pin_map port_index="8"         component_pin="gpio_b_10"/>
	      <pin_map port_index="9"         component_pin="gpio_b_11"/>
	      <pin_map port_index="10"        component_pin="gpio_b_12"/>
	       </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_T" physical_port="gpio_b_t" dir="out" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_b_0" /> 
              <pin_map port_index="1"         component_pin="gpio_b_1" /> 
              <pin_map port_index="2"         component_pin="gpio_b_2" /> 
              <pin_map port_index="3"         component_pin="gpio_b_4" /> 
              <pin_map port_index="4"         component_pin="gpio_b_5" /> 
              <pin_map port_index="5"         component_pin="gpio_b_6" /> 
              <pin_map port_index="6"         component_pin="gpio_b_7" /> 
              <pin_map port_index="7"         component_pin="gpio_b_9" />
	      <pin_map port_index="8"         component_pin="gpio_b_10"/>
	      <pin_map port_index="9"         component_pin="gpio_b_11"/>
	      <pin_map port_index="10"        component_pin="gpio_b_12"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="gpio_c_bank" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_connector_c">
	<port_maps>
          <port_map logical_port="TRI_O" physical_port="gpio_c_o" dir="out" left="6" right="1"> 
            <pin_maps>
              <pin_map port_index="1"         component_pin="gpio_c_1"/> 
              <pin_map port_index="2"         component_pin="gpio_c_2"/> 
              <pin_map port_index="3"         component_pin="gpio_c_6"/> 
              <pin_map port_index="4"         component_pin="gpio_c_7"/> 
              <pin_map port_index="5"         component_pin="gpio_c_9"/>
	      <pin_map port_index="6"         component_pin="gpio_c_10"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_I" physical_port="gpio_c_i" dir="in" left="6" right="1"> 
            <pin_maps>
              <pin_map port_index="1"         component_pin="gpio_c_1"/> 
              <pin_map port_index="2"         component_pin="gpio_c_2"/> 
              <pin_map port_index="3"         component_pin="gpio_c_6"/> 
              <pin_map port_index="4"         component_pin="gpio_c_7"/> 
              <pin_map port_index="5"         component_pin="gpio_c_9"/>
	      <pin_map port_index="6"         component_pin="gpio_c_10"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_T" physical_port="gpio_c_t" dir="out" left="6" right="1"> 
             <pin_maps>
              <pin_map port_index="1"         component_pin="gpio_c_1"/> 
              <pin_map port_index="2"         component_pin="gpio_c_2"/> 
              <pin_map port_index="3"         component_pin="gpio_c_6"/> 
              <pin_map port_index="4"         component_pin="gpio_c_7"/> 
              <pin_map port_index="5"         component_pin="gpio_c_9"/>
	      <pin_map port_index="6"         component_pin="gpio_c_10"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="gpio_d_bank" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_connector_d">
	<port_maps>
          <port_map logical_port="TRI_O" physical_port="gpio_d_o" dir="out" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_d_0" /> 
              <pin_map port_index="1"         component_pin="gpio_d_1" /> 
              <pin_map port_index="2"         component_pin="gpio_d_2" /> 
              <pin_map port_index="3"         component_pin="gpio_d_4" /> 
              <pin_map port_index="4"         component_pin="gpio_d_5" /> 
              <pin_map port_index="5"         component_pin="gpio_d_6" /> 
              <pin_map port_index="6"         component_pin="gpio_d_7" /> 
              <pin_map port_index="7"         component_pin="gpio_d_9" />
	      <pin_map port_index="8"         component_pin="gpio_d_10"/>
	      <pin_map port_index="9"         component_pin="gpio_d_11"/>
	      <pin_map port_index="10"        component_pin="gpio_d_12"/>    
            </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_I" physical_port="gpio_d_i" dir="in" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_d_0" /> 
              <pin_map port_index="1"         component_pin="gpio_d_1" /> 
              <pin_map port_index="2"         component_pin="gpio_d_2" /> 
              <pin_map port_index="3"         component_pin="gpio_d_4" /> 
              <pin_map port_index="4"         component_pin="gpio_d_5" /> 
              <pin_map port_index="5"         component_pin="gpio_d_6" /> 
              <pin_map port_index="6"         component_pin="gpio_d_7" /> 
              <pin_map port_index="7"         component_pin="gpio_d_9" />
	      <pin_map port_index="8"         component_pin="gpio_d_10"/>
	      <pin_map port_index="9"         component_pin="gpio_d_11"/>
	      <pin_map port_index="10"        component_pin="gpio_d_12"/>
	       </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_T" physical_port="gpio_d_t" dir="out" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_d_0" /> 
              <pin_map port_index="1"         component_pin="gpio_d_1" /> 
              <pin_map port_index="2"         component_pin="gpio_d_2" /> 
              <pin_map port_index="3"         component_pin="gpio_d_4" /> 
              <pin_map port_index="4"         component_pin="gpio_d_5" /> 
              <pin_map port_index="5"         component_pin="gpio_d_6" /> 
              <pin_map port_index="6"         component_pin="gpio_d_7" /> 
              <pin_map port_index="7"         component_pin="gpio_d_9" />
	      <pin_map port_index="8"         component_pin="gpio_d_10"/>
	      <pin_map port_index="9"         component_pin="gpio_d_11"/>
	      <pin_map port_index="10"        component_pin="gpio_d_12"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="gpio_e_bank" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_connector_e" >
        <description>8 LEDs</description>
	<port_maps>
          <port_map logical_port="TRI_O" physical_port="gpio_e_o" dir="out" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"        component_pin="gpio_e_0" /> 
              <pin_map port_index="1"         component_pin="gpio_e_1" /> 
              <pin_map port_index="2"         component_pin="gpio_e_2" /> 
              <pin_map port_index="3"         component_pin="gpio_e_4" /> 
              <pin_map port_index="4"         component_pin="gpio_e_5" /> 
              <pin_map port_index="5"         component_pin="gpio_e_6" /> 
              <pin_map port_index="6"         component_pin="gpio_e_7" /> 
              <pin_map port_index="7"         component_pin="gpio_e_9" />
	      <pin_map port_index="8"         component_pin="gpio_e_10"/>
	      <pin_map port_index="9"         component_pin="gpio_e_11"/>
	      <pin_map port_index="10"        component_pin="gpio_e_12"/>    
            </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_I" physical_port="gpio_e_i" dir="in" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_e_0" /> 
              <pin_map port_index="1"         component_pin="gpio_e_1" /> 
              <pin_map port_index="2"         component_pin="gpio_e_2" /> 
              <pin_map port_index="3"         component_pin="gpio_e_4" /> 
              <pin_map port_index="4"         component_pin="gpio_e_5" /> 
              <pin_map port_index="5"         component_pin="gpio_e_6" /> 
              <pin_map port_index="6"         component_pin="gpio_e_7" /> 
              <pin_map port_index="7"         component_pin="gpio_e_9" />
	      <pin_map port_index="8"         component_pin="gpio_e_10"/>
	      <pin_map port_index="9"         component_pin="gpio_e_11"/>
	      <pin_map port_index="10"        component_pin="gpio_e_12"/>
	       </pin_maps>
          </port_map>
	  <port_map logical_port="TRI_T" physical_port="gpio_e_t" dir="out" left="10" right="0"> 
            <pin_maps>
              <pin_map port_index="0"         component_pin="gpio_e_0" /> 
              <pin_map port_index="1"         component_pin="gpio_e_1" /> 
              <pin_map port_index="2"         component_pin="gpio_e_2" /> 
              <pin_map port_index="4"         component_pin="gpio_e_4" /> 
              <pin_map port_index="5"         component_pin="gpio_e_5" /> 
              <pin_map port_index="6"         component_pin="gpio_e_6" /> 
              <pin_map port_index="7"         component_pin="gpio_e_7" /> 
              <pin_map port_index="8"         component_pin="gpio_e_9" />
	      <pin_map port_index="9"         component_pin="gpio_e_10"/>
	      <pin_map port_index="10"        component_pin="gpio_e_11"/>
	      <pin_map port_index="11"        component_pin="gpio_e_12"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      
     <interface mode="master" name="push_button" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_button" preset_proc="push_buttons_preset">
        <description>Push Buttons</description>
	<port_maps>
       <port_map logical_port="TRI_I" physical_port="push_buttons_2bits_0_i" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="push_buttons_2bits_0"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
     <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset" preset_proc="reset_preset">
        <description>Onboard Reset Button</description>
	<preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
        </preferred_ips>
	<port_maps>
          <port_map logical_port="RST" physical_port="push_buttons_2bits_1_rst" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="push_buttons_2bits_1_rst"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="rst_polarity" value="0" />
       </parameters>
      </interface>   
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
        <description>3.3V/2.5V Single-Ended 100MHz oscillator used as system clock</description>
	<preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
        </preferred_ips>
	<port_maps>
          <port_map logical_port="CLK" physical_port="sys_clk_100M" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sys_clk_100M"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="100000000"/>
       </parameters>
      </interface>
<interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_clock_ref_preset">
  <description> Differential 200MHz oscillator used as reference clock on the board</description>
  <preferred_ips>
    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
    <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz"     order="1"/>
    <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="2"/>
  </preferred_ips>
  <port_maps>
          <port_map logical_port="CLK_P" physical_port="sys_clk_ref_p" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sys_clk_ref_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="sys_clk_ref_n" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sys_clk_ref_n"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="200000000" />
       </parameters>
      </interface>    
<interface mode="slave" name="sys_clock_trn_156" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_clock_trn_156" preset_proc="secondary_trn_preset">
  <description> Differential 156.25 MHz oscillator used as reference transceiver clock</description>
          <parameters>
          <parameter name="type" value="ETH_MGT_CLK"/>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="1"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="3"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="gtx_y5_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="gtx_y5_clk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="gtx_y5_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="gtx_y5_clk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
<interface mode="slave" name="sys_clock_trn_150" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_clock_trn_150" preset_proc="primary_trn_preset">
  <description> Differential 150.00 MHz oscillator used as reference transceiver clock</description>
          <parameters>
            <parameter name="frequency" value="150000000"/>
          </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="1"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
	     <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="3"/>
	  </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="gtx_y4_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="gtx_y4_clk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="gtx_y4_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="gtx_y4_clk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
<interface mode="master" name="gmii_a" type="xilinx.com:interface:gmii_rtl:1.0" of_component="phy_onboard_a" preset_proc="gmii_preset"> <description>Primary ethernet phy in GMII mode</description>
<preferred_ips>
  <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
   <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="1"/>
</preferred_ips>
          <port_maps>
            <port_map logical_port="TXD" physical_port="ether_a_txd" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_txd_0"/>
                <pin_map port_index="1" component_pin="ether_a_txd_1"/>
                <pin_map port_index="2" component_pin="ether_a_txd_2"/>
                <pin_map port_index="3" component_pin="ether_a_txd_3"/>
                <pin_map port_index="4" component_pin="ether_a_txd_4"/>
                <pin_map port_index="5" component_pin="ether_a_txd_5"/>
                <pin_map port_index="6" component_pin="ether_a_txd_6"/>
                <pin_map port_index="7" component_pin="ether_a_txd_7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_EN" physical_port="ether_a_txen" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_txen"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_ER" physical_port="ether_a_txer" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_txer"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_CLK" physical_port="ether_a_gtxclk" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_gtxclk"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CLK" physical_port="ether_a_txclk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_txclk"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXD" physical_port="ether_a_rxd" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_rxd_0"/>
                <pin_map port_index="1" component_pin="ether_a_rxd_1"/>
                <pin_map port_index="2" component_pin="ether_a_rxd_2"/>
                <pin_map port_index="3" component_pin="ether_a_rxd_3"/>
                <pin_map port_index="4" component_pin="ether_a_rxd_4"/>
                <pin_map port_index="5" component_pin="ether_a_rxd_5"/>
                <pin_map port_index="6" component_pin="ether_a_rxd_6"/>
                <pin_map port_index="7" component_pin="ether_a_rxd_7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_DV" physical_port="ether_a_rxdv" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_rxdv"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_ER" physical_port="ether_a_rxer" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_rxer"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CLK" physical_port="ether_a_rxclk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_rxclk"/>
              </pin_maps>
            </port_map>
          </port_maps>
</interface>
<interface mode="master" name="gmii_b" type="xilinx.com:interface:gmii_rtl:1.0" of_component="phy_onboard_b" preset_proc="gmii_preset">
          <description>Secondary ethernet phy in GMII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="1"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXD" physical_port="ether_b_txd" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_txd_0"/>
                <pin_map port_index="1" component_pin="ether_b_txd_1"/>
                <pin_map port_index="2" component_pin="ether_b_txd_2"/>
                <pin_map port_index="3" component_pin="ether_b_txd_3"/>
                <pin_map port_index="4" component_pin="ether_b_txd_4"/>
                <pin_map port_index="5" component_pin="ether_b_txd_5"/>
                <pin_map port_index="6" component_pin="ether_b_txd_6"/>
                <pin_map port_index="7" component_pin="ether_b_txd_7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_EN" physical_port="ether_b_txen" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_txen"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_ER" physical_port="ether_b_txer" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_txer"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_CLK" physical_port="ether_b_gtxclk" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_gtxclk"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CLK" physical_port="ether_b_txclk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_txclk"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXD" physical_port="ether_b_rxd" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_rxd_0"/>
                <pin_map port_index="1" component_pin="ether_b_rxd_1"/>
                <pin_map port_index="2" component_pin="ether_b_rxd_2"/>
                <pin_map port_index="3" component_pin="ether_b_rxd_3"/>
                <pin_map port_index="4" component_pin="ether_b_rxd_4"/>
                <pin_map port_index="5" component_pin="ether_b_rxd_5"/>
                <pin_map port_index="6" component_pin="ether_b_rxd_6"/>
                <pin_map port_index="7" component_pin="ether_b_rxd_7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_DV" physical_port="ether_b_rxdv" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_rxdv"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_ER" physical_port="ether_b_rxer" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_rxer"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CLK" physical_port="ether_b_rxclk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_rxclk"/>
              </pin_maps>
            </port_map>
        </port_maps>
</interface>
<interface mode="master" name="mdio_io_a" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard_a" preset_proc="gmii_preset" >
  <description>Secondary interface to communicate with ethernet phy when mode is selected as MII,GMII,1000BaseX.
  </description>
  <preferred_ips>
             <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
             <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="1"/>
	     <preferred_ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="ether_a_mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_mdio"/>
              </pin_maps>
            </port_map>
	    <port_map logical_port="MDIO_O" physical_port="ether_a_mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_mdio"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="ether_a_mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_mdio"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="ether_a_mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_mdc"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
   <interface mode="master" name="phy_reset_a_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard_a" preset_proc="gmii_preset" >
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="1"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="ether_a_reset" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_a_reset"/>
              </pin_maps>
            </port_map>
          </port_maps>
	</interface>
	
        <interface mode="master" name="mdio_io_b" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard_b" preset_proc="gmii_preset">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as MII,GMII,1000BaseX. </description>
          <preferred_ips>
	     <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
             <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="1"/>
	     <preferred_ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="ether_b_mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_mdio"/>
              </pin_maps>
            </port_map>
	    <port_map logical_port="MDIO_O" physical_port="ether_b_mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_mdio"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="ether_b_mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_mdio"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="ether_b_mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_mdc"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
    <interface mode="master" name="phy_reset_b_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard_b" preset_proc="gmii_preset" >
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="ether_b_reset" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ether_b_reset"/>
              </pin_maps>
            </port_map>
          </port_maps>
    </interface>
    <interface mode="master" name="sfp_a" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_a_sfp"  preset_proc="sfp_a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_txn" dir="out" name="sfp_txn">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_A_TX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_txp" dir="out" name="sfp_txp">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_A_TX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_rxn" dir="in" name="sfp_rxn">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_A_RX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_rxp" dir="in" name="sfp_rxp">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_A_RX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL" physical_port="sfp_a_scl" dir="out" name="sfp_a_scl">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_A_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA" physical_port="sfp_a_sda" dir="in" name="sfp_a_sda">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_A_SDA"/>
              </pin_maps>
            </port_map>    
          </port_maps>
</interface>
<interface mode="master" name="sfp_b" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_b_sfp"  preset_proc="sfp_b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>    

  <port_maps>

    <port_map logical_port="TXN" physical_port="SFP_B_TX_N" dir="out">
      <pin_maps>
	<pin_map port_index="0" component_pin="SFP_B_TX_N"/>
      </pin_maps>
    </port_map>
    <port_map logical_port="TXP" physical_port="SFP_B_TX_P" dir="out">
      <pin_maps>
	<pin_map port_index="0" component_pin="SFP_B_TX_P"/>
      </pin_maps>
    </port_map>
    <port_map logical_port="RXN" physical_port="SFP_B_RX_N" dir="in">
      <pin_maps>
	<pin_map port_index="0" component_pin="SFP_B_RX_N"/>
      </pin_maps>
    </port_map>
    <port_map logical_port="RXP" physical_port="SFP_B_RX_P" dir="in">
      <pin_maps>
	<pin_map port_index="0" component_pin="SFP_B_RX_P"/>
      </pin_maps>
    </port_map>
    <port_map logical_port="SDA" physical_port="sfp_b_sda" dir="in" name="sfp_b_sda">
      <pin_maps>
	<pin_map port_index="0" component_pin="SFP_B_SDA"/>
      </pin_maps>
    </port_map>
    <port_map logical_port="SCL" physical_port="sfp_b_scl" dir="out" name="sfp_b_scl">
      <pin_maps>
	<pin_map port_index="0" component_pin="SFP_B_SCL"/>
      </pin_maps>
    </port_map>    
  </port_maps>
</interface>    
<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
	     <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie" order="1"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="pcie_7x" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
              </pin_maps>
            </port_map>
          </port_maps>
	            <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>  
</interface>
<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie" order="1"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="pcie_7x" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx_n" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
		<pin_map port_index="1" component_pin="pcie_tx1_n"/>
		<pin_map port_index="2" component_pin="pcie_tx2_n"/>
		<pin_map port_index="3" component_pin="pcie_tx3_n"/>				
              </pin_maps>
	    </port_map>
	    <port_map logical_port="rxn" physical_port="pcie_rx_n" dir="in" left="3" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_rx0_n"/>
		<pin_map port_index="1" component_pin="pcie_rx1_n"/>
		<pin_map port_index="2" component_pin="pcie_rx2_n"/>
		<pin_map port_index="3" component_pin="pcie_rx3_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="txp" physical_port="pcie_tx_p" dir="out" left="3" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_tx0_p"/>
		<pin_map port_index="1" component_pin="pcie_tx1_p"/>
		<pin_map port_index="2" component_pin="pcie_tx2_p"/>
		<pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx_p" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
		<pin_map port_index="1" component_pin="pcie_rx1_p"/>
		<pin_map port_index="2" component_pin="pcie_rx2_p"/>
		<pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
	            <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
	<interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="type" value="PCIE_MGT_CLK"/>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
        <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
		<port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_out" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_out"  preset_proc="hdmi_out_preset" >
        <description>HDMI Out</description>
	<preferred_ips>
	  <preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
	</preferred_ips>
	<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_OUT_CLK" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_CLK"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_OUT_CLK_N" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_CLK_N"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_OUT_DATA" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_DATA_0"/>
	      <pin_map port_index="1" component_pin="TMDS_OUT_DATA_1"/> 
	      <pin_map port_index="2" component_pin="TMDS_OUT_DATA_2"/> 
            </pin_maps>				    
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_OUT_DATA_N" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_DATA_N_0"/> 
	      <pin_map port_index="1" component_pin="TMDS_OUT_DATA_N_1"/> 
	      <pin_map port_index="2" component_pin="TMDS_OUT_DATA_N_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_out_ddc" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_out" preset_proc="hdmi_out_preset">
	<description>HDMI DDC</description>
	<preferred_ips>
	  <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
	</preferred_ips>
	<port_maps>
	  <port_map logical_port="SDA_I" physical_port="hdmi_out_ddc_sda_i" dir="in">
	    <pin_maps>
	      <pin_map port_index="0" component_pin="hdmi_out_ddc_sda"/>
	    </pin_maps>
	  </port_map>
	  <port_map logical_port="SDA_O" physical_port="hdmi_out_ddc_sda_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="hdmi_out_ddc_sda_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="hdmi_out_ddc_scl_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="hdmi_out_ddc_scl_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="hdmi_out_ddc_scl_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_scl"/> 
            </pin_maps>
          </port_map>
	</port_maps>
      </interface>
      <interface mode="master" name="iic_eeprom" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_eeprom" preset_proc="iic_eeprom_preset">
	<description>Card IIC EEPROM </description>
	<preferred_ips>
	  <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
	</preferred_ips>
	<port_maps>
	  <port_map logical_port="SDA_I" physical_port="eeprom_sda_i" dir="in">
	    <pin_maps>
	      <pin_map port_index="0" component_pin="eeprom_sda"/>
	    </pin_maps>
	  </port_map>
	  <port_map logical_port="SDA_O" physical_port="eeprom_sda_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eeprom_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="eeprom_sda_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eeprom_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="eeprom_scl_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eeprom_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="eeprom_scl_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eeprom_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="eeprom_scl_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eeprom_scl"/> 
            </pin_maps>
          </port_map>
	</port_maps>
      </interface>
 <interface mode="master" name="sd_hp" type="xilinx.com:interface:sdio_rtl:1.0" of_component="sd">
	<port_maps>
          <port_map logical_port="CMD_I" physical_port="sd_cmd_i" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_cmd"/> 
	    </pin_maps>
	  </port_map>
	  <port_map logical_port="CMD_O" physical_port="sd_cmd_o" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_cmd"/> 
	    </pin_maps>
	  </port_map>
	  <port_map logical_port="CMD_T" physical_port="sd_cmd_t" dir="out">
	    <pin_maps>
	      <pin_map port_index="0" component_pin="sd_cmd"/>
	    </pin_maps>
	  </port_map>
	  
	  <port_map logical_port="DATA_I" physical_port="sd_d_i" dir="in" left="3" right="0">
	    <pin_maps>
	      <pin_map port_index="0" component_pin="sd_d_0"/>
	      <pin_map port_index="1" component_pin="sd_d_1"/>
	      <pin_map port_index="2" component_pin="sd_d_2"/>
	      <pin_map port_index="3" component_pin="sd_d_3"/>
	    </pin_maps>
	  </port_map>
	  <port_map logical_port="DATA_O" physical_port="sd_d_o" dir="out" left="3" right="0">
	    <pin_maps>
	      <pin_map port_index="0" component_pin="sd_d_0"/>
	      <pin_map port_index="1" component_pin="sd_d_1"/>
	      <pin_map port_index="2" component_pin="sd_d_2"/>
	      <pin_map port_index="3" component_pin="sd_d_3"/>
	    </pin_maps>
	  </port_map>
	  <port_map logical_port="DATA_T" physical_port="sd_d_t" dir="out" left="3" right="0"> 
            <pin_maps>
	      <pin_map port_index="0" component_pin="sd_d_0"/>
	      <pin_map port_index="1" component_pin="sd_d_1"/>
	      <pin_map port_index="2" component_pin="sd_d_2"/>
	      <pin_map port_index="3" component_pin="sd_d_3"/>
	    </pin_maps>
	  </port_map>  
	  <port_map logical_port="CLK" physical_port="sd_clk" dir="out">
	    <pin_maps>
	      <pin_map port_index="0" component_pin="sd_clk"/>
	    </pin_maps>
	  </port_map>
	</port_maps>
 </interface>
 	  <interface mode="master" name="sd_spi" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="sd">
     	<port_maps>
          <port_map logical_port="PIN1_I" physical_port="sd_d_0_I" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_0"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="sd_d_0_O" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_0"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="sd_d_0_T" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_0"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="sd_d_1_I" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="sd_d_1_O" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="sd_d_1_T" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="sd_d_2_I" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="sd_d_2_O" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="sd_d_2_T" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="sd_d_3_I" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="sd_d_3_O" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="sd_d_3_T" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_d_3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="sd_cmd_I" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_cmd"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="sd_cmd_O" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_cmd"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="sd_cmd_T" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_cmd"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="sd_clk_I" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_clk"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="sd_clk_O" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_clk"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="sd_clk_T" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_clk"/> 
			</pin_maps>
		  </port_map>
		</port_maps>
	  </interface>
 <interface mode="master" name="spi_flash_startup" type="xilinx.com:interface:startup_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_startup_preset">
   <description>Quad SPI Flash</description>
	<port_maps>
          <port_map logical_port="di" physical_port="qspi_db_i" dir="in"  left="3" right="0"  >
            <pin_maps>
	      <pin_map port_index="0" component_pin="qspi_db_0"/>
	      <pin_map port_index="1" component_pin="qspi_db_1"/>
	      <pin_map port_index="2" component_pin="qspi_db_2"/>
	      <pin_map port_index="3" component_pin="qspi_db_3"/>
	    </pin_maps>	    
          </port_map>
          <port_map logical_port="do" physical_port="qspi_db_o" dir="out"  left="3" right="0" >
            <pin_maps>
	      <pin_map port_index="0" component_pin="qspi_db_0"/>
	      <pin_map port_index="1" component_pin="qspi_db_1"/>
	      <pin_map port_index="2" component_pin="qspi_db_2"/>
	      <pin_map port_index="3" component_pin="qspi_db_3"/>
	    </pin_maps>	    
          </port_map>
          <port_map logical_port="dts" physical_port="qspi_db_t" dir="out"  left="3" right="0" >
            <pin_maps>
	      <pin_map port_index="0" component_pin="qspi_db_0"/>
	      <pin_map port_index="1" component_pin="qspi_db_1"/>
	      <pin_map port_index="2" component_pin="qspi_db_2"/>
	      <pin_map port_index="3" component_pin="qspi_db_3"/>
	    </pin_maps>
          </port_map>
          <port_map logical_port="fcsbts" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="fcsbo" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn"/>     
            </pin_maps>
          </port_map>
          <port_map logical_port="cfgclk" physical_port="qspi_sck" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sck"/> 
            </pin_maps>
          </port_map>
        </port_maps>
 </interface>
 <interface mode="master" name="spi_flash_startup_disp" type="xilinx.com:display_startup_io:startup_io_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_startupio_preset">
   <description>Quad SPI Flash</description>
	<port_maps>
          <port_map logical_port="cfgclk" physical_port="qspi_sck" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sck"/> 
            </pin_maps>
          </port_map>
        </port_maps>
 </interface>
 <interface mode="master" name="spi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
   <description>Quad SPI Flash</description>
	<port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_0"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_0"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_0"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn"/>     
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>  
    </interfaces>
  </component>
<component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr"  major_group="External Memory" part_name="MT8JTF12864HZ-1G6G1" vendor="Micron"  spec_url="www.micron.com/memory">    <description>1 GB DDR3 memory SODIMM </description>    
   <component_modes>
     <component_mode name="1066_mhz" display_name="1066 MHz">
       <interfaces>
         <interface name="ddr3_sdram_a"     order="0"/>
       </interfaces>
     </component_mode>
     <component_mode name="1600_mhz" display_name="1600 MHz">
       <interfaces>
         <interface name="ddr3_sdram_b"     order="0"/>
       </interfaces>
     </component_mode>
   </component_modes>
   	<parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="1024MB"/>
	</parameters>
 </component>
 <component name="dip_switches_8bits" display_name="8 Switches" type="chip" sub_type="switch" major_group="GPIO">
    <description>Switches 7 to 0</description>
  </component>
 <component name="led_8bits" display_name="8 LEDs" type="chip" sub_type="led" major_group="GPIO">
     <description>LEDS in the center of the board, msb outputs to bracket also </description>
 </component>
 <component name="gpio_connector_a" display_name="GPIO A" type="chip" sub_type="led" major_group="GPIO">
   <description>GPIO header in the board, A row</description>
 </component>
 <component name="gpio_connector_b" display_name="GPIO B" type="chip" sub_type="led" major_group="GPIO">
   <description>GPIO header in the board, B row</description>
 </component>
 <component name="gpio_connector_c" display_name="GPIO C" type="chip" sub_type="led" major_group="GPIO">
   <description>GPIO header in the board, C row</description>
 </component>
 <component name="gpio_connector_d" display_name="GPIO D" type="chip" sub_type="led" major_group="GPIO">
   <description>GPIO header in the board, D row</description>
 </component>
 <component name="gpio_connector_e" display_name="GPIO E" type="chip" sub_type="led" major_group="GPIO">
   <description>GPIO header in the board, E row</description>
 </component>
<component name="push_button" display_name="Push Buttons" type="chip" sub_type="push_button" major_group="GPIO">
     <description>Push Buttons {Upper side of the board} </description>
</component>
<component name="reset" display_name="Reset" type="chip" sub_type="reset" major_group="Reset">
    <description>System Reset Button</description>
</component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clock">
    <description>100 MHz Single-Ended System Clock</description>
            <parameters>
      <parameter name="frequency" value="100000000"/>
    </parameters>
  </component>
<component name="sys_clock_trn_156" display_name="Transceiver 156.25MHz Clock" type="chip" sub_type="system_clock" major_group="Clock">
  <description>156.25 MHz Differential System Clock</description>
        <parameters>
      <parameter name="frequency" value="156250000"/>
    </parameters>
</component>
<component name="sys_clock_trn_150" display_name="Transceiver 150MHz Clock" type="chip" sub_type="system_clock" major_group="Clock">
  <description>150 MHz Differential System Clock</description>
      <parameters>
      <parameter name="frequency" value="150000000"/>
    </parameters>
</component>
  <component name="sys_diff_clock" display_name="Reference System Clock" type="chip" sub_type="system_clock" major_group="Clock">
    <description>200 MHz Differential System Clock</description>
    <parameters>
      <parameter name="frequency" value="200000000"/>
    </parameters>
  </component>
<component name="usb_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CH340" vendor="WinChipHead">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
      <pins>
        <pin index="0" name="usb_uart_txd" iostandard="LVCMOS33"/>
        <pin index="1" name="usb_uart_rxd" iostandard="LVCMOS33"/>
      </pins>
</component>
<component name="phy_onboard_a" display_name="Onboard PHY A (JR45A)" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="gmii" display_name="GMII mode">
          <interfaces>
            <interface name="gmii_a" order="0"/>
            <interface name="mdio_io_a" order="1" optional="true"/>
            <interface name="phy_reset_a_out" order="2" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
</component>
<component name="phy_onboard_b" display_name="Onboard PHY B (JR45B)" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="gmii" display_name="GMII mode">
          <interfaces>
            <interface name="gmii_b"  order="0"/>
            <interface name="mdio_io_b" order="1" optional="true"/>
            <interface name="phy_reset_b_out" order="2" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
</component>
<component name="phy_a_sfp" display_name="PHY using SFP A" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
  <description>PHY outside the board connected through sfp</description>

</component>
<component name="phy_b_sfp" display_name="PHY using SFP B" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
  <description>PHY outside the board connected through sfp</description>
</component>
<component name="iic_eeprom" display_name="IIC EEPROM" type="chip" sub_type="chip" major_group="External Memory" part_name= "AT24C04" vendor= "Atmel" spec_url="https://www.microchip.com/en-us/product/at24c04c">
 <description>4Kb I2C compatible 2-wire Serial EEPROM</description>
</component>

<component name="qspi_flash" display_name="SPI flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="S25FS256" vendor="Infineon" spec_url="https://www.infineon.com/cms/en/product/memories/nor-flash/standard-spi-nor-flash/quad-spi-flash/s25fs256sdsmfi001/">
  <description>32 MB of nonvolatile storage that can be used for configuration or data storage</description>
  <component_modes>
    <component_mode name="qspi_flash" display_name="Quad SPI Flash Memory">
      <interfaces>
	<interface name="spi_flash"/>
      </interfaces>
    </component_mode>
    <component_mode name="qspi_flash_startup" display_name="Quad SPI Flash Memory, with STARTUP primitive">
      <interfaces>
	<interface name="spi_flash"/>
	<interface name="spi_flash_startup_disp"/>
      </interfaces>
    </component_mode>
  </component_modes>  
</component>
<component name="hdmi_out" display_name="HDMI out" type="chip" sub_type="fixed_io" major_group="HDMI">
  <description>HDMI Out (Requires Digilent's TMDS interface)</description>
  <component_modes>
    <component_mode name="hdmi_out" display_name="HDMI Out">
      <interfaces>
	<interface name="hdmi_out" order="0"/>
      </interfaces>
      <preferred_ips>
	<preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
      </preferred_ips>
    </component_mode>
  </component_modes>
</component>
<component name="sd" display_name="Onboard Micro SD Slot" type="chip" sub_type="chip" major_group="External Memory">
  <component_modes>
    <component_mode name="apmodsd" display_name="Digilent PmodSD IP">
      <interfaces>
	<interface name="sd_spi"/>
      </interfaces>
    </component_mode>
    <component_mode name="bpmodbridge" display_name="Pmod Bridge (Custom SPI/GPIO)">
      <interfaces>
	<interface name="sd_spi"/>
      </interfaces>
    </component_mode>
  </component_modes>
  <description>Onboard MicroSD Card Slot</description>
</component>
<component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
  <description>Clock input from PCI Express edge connector</description>
</component>
 <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
   <description>PCI Express</description>
   <component_modes>
     <component_mode name="pci_express_x1" display_name="PCIExpress x1 ">
       <interfaces>
	 <interface name="pci_express_x1" order="0"/>
	 <interface name="pcie_perstn"   order="1" optional="true" />
       </interfaces>
       <preferred_ips>
	 <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
	 <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie" order="1"/>
	 <preferred_ip vendor="xilinx.com" library="ip" name="pcie_7x" order="2"/>
       </preferred_ips>
     </component_mode>
     <component_mode name="pci_express_x4" display_name="PCIExpress x4 ">
       <interfaces>
	 <interface name="pci_express_x4" order="0"/>
	 <interface name="pcie_perstn"  order="1"  optional="true"/>
       </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie" order="1"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="pcie_7x" order="2"/>
          </preferred_ips>
	</component_mode>
      </component_modes>
 </component>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
    <connection name="part0_fmc" component1="part0" component2="fmc_connector">
    <connection_map name="part0_fmc_lpc_clk0_m2c_n" c1_st_index="177"  c1_end_index="177" c2_st_index="255" c2_end_index="255"/>
    <connection_map name="part0_fmc_lpc_clk0_m2c_p" c1_st_index="178"  c1_end_index="178" c2_st_index="256" c2_end_index="256"/>
    <connection_map name="part0_fmc_lpc_clk1_m2c_n" c1_st_index="179"  c1_end_index="179" c2_st_index="137" c2_end_index="137"/>
    <connection_map name="part0_fmc_lpc_clk1_m2c_p" c1_st_index="180"  c1_end_index="180" c2_st_index="138" c2_end_index="138"/>
    <connection_map name="part0_fmc_lpc_la00_p" c1_st_index="181"  c1_end_index="181" c2_st_index="169" c2_end_index="169"/>
    <connection_map name="part0_fmc_lpc_la00_n" c1_st_index="182"  c1_end_index="182" c2_st_index="170" c2_end_index="170"/>
    <connection_map name="part0_fmc_lpc_la01_p" c1_st_index="183"  c1_end_index="183" c2_st_index="171" c2_end_index="171"/>
    <connection_map name="part0_fmc_lpc_la01_n" c1_st_index="184"  c1_end_index="184" c2_st_index="172" c2_end_index="172"/>
    <connection_map name="part0_fmc_lpc_la02_p" c1_st_index="185"  c1_end_index="185" c2_st_index="173" c2_end_index="173"/>
    <connection_map name="part0_fmc_lpc_la02_n" c1_st_index="186"  c1_end_index="186" c2_st_index="174" c2_end_index="174"/>
    <connection_map name="part0_fmc_lpc_la03_p" c1_st_index="187"  c1_end_index="187" c2_st_index="175" c2_end_index="175"/>
    <connection_map name="part0_fmc_lpc_la03_n" c1_st_index="188"  c1_end_index="188" c2_st_index="176" c2_end_index="176"/>
    <connection_map name="part0_fmc_lpc_la04_p" c1_st_index="189"  c1_end_index="189" c2_st_index="177" c2_end_index="177"/>
    <connection_map name="part0_fmc_lpc_la04_n" c1_st_index="190"  c1_end_index="190" c2_st_index="178" c2_end_index="178"/>
    <connection_map name="part0_fmc_lpc_la05_p" c1_st_index="191"  c1_end_index="191" c2_st_index="179" c2_end_index="179"/>
    <connection_map name="part0_fmc_lpc_la05_n" c1_st_index="192"  c1_end_index="192" c2_st_index="180" c2_end_index="180"/>
    <connection_map name="part0_fmc_lpc_la06_p" c1_st_index="193"  c1_end_index="193" c2_st_index="181" c2_end_index="181"/>
    <connection_map name="part0_fmc_lpc_la06_n" c1_st_index="194"  c1_end_index="194" c2_st_index="182" c2_end_index="182"/>
    <connection_map name="part0_fmc_lpc_la07_p" c1_st_index="195"  c1_end_index="195" c2_st_index="183" c2_end_index="183"/>
    <connection_map name="part0_fmc_lpc_la07_n" c1_st_index="196"  c1_end_index="196" c2_st_index="184" c2_end_index="184"/>
    <connection_map name="part0_fmc_lpc_la08_p" c1_st_index="197"  c1_end_index="197" c2_st_index="185" c2_end_index="185"/>
    <connection_map name="part0_fmc_lpc_la08_n" c1_st_index="198"  c1_end_index="198" c2_st_index="186" c2_end_index="186"/>
    <connection_map name="part0_fmc_lpc_la09_p" c1_st_index="199"  c1_end_index="199" c2_st_index="187" c2_end_index="187"/>
    <connection_map name="part0_fmc_lpc_la09_n" c1_st_index="200"  c1_end_index="200" c2_st_index="188" c2_end_index="188"/>
    <connection_map name="part0_fmc_lpc_la10_p" c1_st_index="201"  c1_end_index="201" c2_st_index="189" c2_end_index="189"/>
    <connection_map name="part0_fmc_lpc_la10_n" c1_st_index="202"  c1_end_index="202" c2_st_index="190" c2_end_index="190"/>
    <connection_map name="part0_fmc_lpc_la11_p" c1_st_index="203"  c1_end_index="203" c2_st_index="191" c2_end_index="191"/>
    <connection_map name="part0_fmc_lpc_la11_n" c1_st_index="204"  c1_end_index="204" c2_st_index="192" c2_end_index="192"/>
    <connection_map name="part0_fmc_lpc_la12_p" c1_st_index="205"  c1_end_index="205" c2_st_index="193" c2_end_index="193"/>
    <connection_map name="part0_fmc_lpc_la12_n" c1_st_index="206"  c1_end_index="206" c2_st_index="194" c2_end_index="194"/>
    <connection_map name="part0_fmc_lpc_la13_p" c1_st_index="207"  c1_end_index="207" c2_st_index="195" c2_end_index="195"/>
    <connection_map name="part0_fmc_lpc_la13_n" c1_st_index="208"  c1_end_index="208" c2_st_index="196" c2_end_index="196"/>
    <connection_map name="part0_fmc_lpc_la14_p" c1_st_index="209"  c1_end_index="209" c2_st_index="197" c2_end_index="197"/>
    <connection_map name="part0_fmc_lpc_la14_n" c1_st_index="210"  c1_end_index="210" c2_st_index="198" c2_end_index="198"/>
    <connection_map name="part0_fmc_lpc_la15_p" c1_st_index="211"  c1_end_index="211" c2_st_index="199" c2_end_index="199"/>
    <connection_map name="part0_fmc_lpc_la15_n" c1_st_index="212"  c1_end_index="212" c2_st_index="200" c2_end_index="200"/>
    <connection_map name="part0_fmc_lpc_la16_p" c1_st_index="213"  c1_end_index="213" c2_st_index="201" c2_end_index="201"/>
    <connection_map name="part0_fmc_lpc_la16_n" c1_st_index="214"  c1_end_index="214" c2_st_index="202" c2_end_index="202"/>
    <connection_map name="part0_fmc_lpc_la17_p" c1_st_index="215"  c1_end_index="215" c2_st_index="203" c2_end_index="203"/>
    <connection_map name="part0_fmc_lpc_la17_n" c1_st_index="216"  c1_end_index="216" c2_st_index="204" c2_end_index="204"/>
    <connection_map name="part0_fmc_lpc_la18_p" c1_st_index="217"  c1_end_index="217" c2_st_index="205" c2_end_index="205"/>
    <connection_map name="part0_fmc_lpc_la18_n" c1_st_index="218"  c1_end_index="218" c2_st_index="206" c2_end_index="206"/>
    <connection_map name="part0_fmc_lpc_la19_p" c1_st_index="219"  c1_end_index="219" c2_st_index="207" c2_end_index="207"/>
    <connection_map name="part0_fmc_lpc_la19_n" c1_st_index="220"  c1_end_index="220" c2_st_index="208" c2_end_index="208"/>
    <connection_map name="part0_fmc_lpc_la20_p" c1_st_index="221"  c1_end_index="221" c2_st_index="209" c2_end_index="209"/>
    <connection_map name="part0_fmc_lpc_la20_n" c1_st_index="222"  c1_end_index="222" c2_st_index="210" c2_end_index="210"/>
    <connection_map name="part0_fmc_lpc_la21_p" c1_st_index="223"  c1_end_index="223" c2_st_index="211" c2_end_index="211"/>
    <connection_map name="part0_fmc_lpc_la21_n" c1_st_index="224"  c1_end_index="224" c2_st_index="212" c2_end_index="212"/>
    <connection_map name="part0_fmc_lpc_la22_p" c1_st_index="225"  c1_end_index="225" c2_st_index="213" c2_end_index="213"/>
    <connection_map name="part0_fmc_lpc_la22_n" c1_st_index="226"  c1_end_index="226" c2_st_index="214" c2_end_index="214"/>
    <connection_map name="part0_fmc_lpc_la23_p" c1_st_index="227"  c1_end_index="227" c2_st_index="215" c2_end_index="215"/>
    <connection_map name="part0_fmc_lpc_la23_n" c1_st_index="228"  c1_end_index="228" c2_st_index="216" c2_end_index="216"/>
    <connection_map name="part0_fmc_lpc_la24_p" c1_st_index="229"  c1_end_index="229" c2_st_index="217" c2_end_index="217"/>
    <connection_map name="part0_fmc_lpc_la24_n" c1_st_index="230"  c1_end_index="230" c2_st_index="218" c2_end_index="218"/>
    <connection_map name="part0_fmc_lpc_la25_p" c1_st_index="231"  c1_end_index="231" c2_st_index="219" c2_end_index="219"/>
    <connection_map name="part0_fmc_lpc_la25_n" c1_st_index="232"  c1_end_index="232" c2_st_index="220" c2_end_index="220"/>
    <connection_map name="part0_fmc_lpc_la26_p" c1_st_index="233"  c1_end_index="233" c2_st_index="221" c2_end_index="221"/>
    <connection_map name="part0_fmc_lpc_la26_n" c1_st_index="234"  c1_end_index="234" c2_st_index="222" c2_end_index="222"/>
    <connection_map name="part0_fmc_lpc_la27_p" c1_st_index="235"  c1_end_index="235" c2_st_index="223" c2_end_index="223"/>
    <connection_map name="part0_fmc_lpc_la27_n" c1_st_index="236"  c1_end_index="236" c2_st_index="224" c2_end_index="224"/>
    <connection_map name="part0_fmc_lpc_la28_p" c1_st_index="237"  c1_end_index="237" c2_st_index="225" c2_end_index="225"/>
    <connection_map name="part0_fmc_lpc_la28_n" c1_st_index="238"  c1_end_index="238" c2_st_index="226" c2_end_index="226"/>
    <connection_map name="part0_fmc_lpc_la29_p" c1_st_index="239"  c1_end_index="239" c2_st_index="227" c2_end_index="227"/>
    <connection_map name="part0_fmc_lpc_la29_n" c1_st_index="240"  c1_end_index="240" c2_st_index="228" c2_end_index="228"/>
    <connection_map name="part0_fmc_lpc_la30_p" c1_st_index="241"  c1_end_index="241" c2_st_index="229" c2_end_index="229"/>
    <connection_map name="part0_fmc_lpc_la30_n" c1_st_index="242"  c1_end_index="242" c2_st_index="230" c2_end_index="230"/>
    <connection_map name="part0_fmc_lpc_la31_p" c1_st_index="243"  c1_end_index="243" c2_st_index="231" c2_end_index="231"/>
    <connection_map name="part0_fmc_lpc_la31_n" c1_st_index="244"  c1_end_index="244" c2_st_index="232" c2_end_index="232"/>
    <connection_map name="part0_fmc_lpc_la32_p" c1_st_index="245"  c1_end_index="245" c2_st_index="233" c2_end_index="233"/>
    <connection_map name="part0_fmc_lpc_la32_n" c1_st_index="246"  c1_end_index="246" c2_st_index="234" c2_end_index="234"/>
    <connection_map name="part0_fmc_lpc_la33_p" c1_st_index="247"  c1_end_index="247" c2_st_index="235" c2_end_index="235"/>
    <connection_map name="part0_fmc_lpc_la33_n" c1_st_index="248"  c1_end_index="248" c2_st_index="236" c2_end_index="236"/>
  </connection>
  <connection name="part0_ddr3_sdram" component1="part0" component2="ddr3_sdram">
    <connection_map name="part0_ddr3_dq"            c1_st_index="281"  c1_end_index="344"  c2_st_index="0"    c2_end_index="63"/>
    <connection_map name="part0_ddr3_addr"          c1_st_index="251"  c1_end_index="264"  c2_st_index="0"    c2_end_index="13"/>
    <connection_map name="part0_ddr3_dqs_n"         c1_st_index="345"  c1_end_index="352"  c2_st_index="0"    c2_end_index="7"/>
    <connection_map name="part0_ddr3_dqs_p"         c1_st_index="353"  c1_end_index="360"  c2_st_index="0"    c2_end_index="7"/>
    <connection_map name="part0_ddr3_ba"            c1_st_index="265"  c1_end_index="267"  c2_st_index="0"    c2_end_index="2"/>
    <connection_map name="part0_ddr3_dm"            c1_st_index="273"  c1_end_index="280"  c2_st_index="0"    c2_end_index="7"/>
    <connection_map name="part0_ddr3_cke"           c1_st_index="271"  c1_end_index="271"  c2_st_index="0"    c2_end_index="0"/>  
    <connection_map name="part0_ddr3_ck_n"          c1_st_index="269"  c1_end_index="269"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_ck_p"          c1_st_index="270"  c1_end_index="270"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_cas_n"         c1_st_index="268"  c1_end_index="268"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_ras_n"         c1_st_index="362"  c1_end_index="362"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_reset_n"       c1_st_index="363"  c1_end_index="363"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_we_n"          c1_st_index="364"  c1_end_index="364"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_odt"           c1_st_index="361"  c1_end_index="361"  c2_st_index="0"    c2_end_index="0"/>
      <connection_map name="part0_sys_diff_clock_1" c1_st_index="2" c1_end_index="3"    c2_st_index="0" c2_end_index="1"/>
  </connection> 
  

   <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
   <connection_map name="part0_sys_diff_clock_1" c1_st_index="2" c1_end_index="3"    c2_st_index="0" c2_end_index="1"/> 
   </connection>
  
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="402" c1_end_index="407" c2_st_index="0" c2_end_index="5"/>
  </connection>
   <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
   <connection_map name="part0_sys_clk_100M" c1_st_index="1" c1_end_index="1" c2_st_index="0" c2_end_index="0"/>
   </connection>
   <connection name="part0_sys_clock_trn_156" component1="part0" component2="sys_clock_trn_156">
   <connection_map name="part0_sys_trn_156" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
   </connection>
    <connection name="part0_sys_clock_trn_150" component1="part0" component2="sys_clock_trn_150">
   <connection_map name="part0_sys_trn_150" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
    </connection>   
  <connection name="part0_phy_onboard_a" component1="part0" component2="phy_onboard_a">
      <connection_map name="part0_phy_onboard_1" typical_delay="5" min_delay="4" max_delay="10" c1_st_index="41" c1_end_index="66" c2_st_index="0" c2_end_index="25">
        <nets>
          <net index="17" typical_delay="6" min_delay="4" max_delay="8"/>
          <net index="18" typical_delay="7" min_delay="5" max_delay="9"/>
        </nets>
      </connection_map>
      <connection_map name="part0_sys_trn_150" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
  </connection>
<connection name="part0_phy_onboard_b" component1="part0" component2="phy_onboard_b">
      <connection_map name="part0_phy_onboard_1" typical_delay="5" min_delay="4" max_delay="10" c1_st_index="67" c1_end_index="92" c2_st_index="0" c2_end_index="25">
        <nets>
          <net index="17" typical_delay="6" min_delay="4" max_delay="8"/>
          <net index="18" typical_delay="7" min_delay="5" max_delay="9"/>
        </nets>
      </connection_map>
      <connection_map name="part0_sys_trn_150" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
</connection>
    <connection name="part0_phy_sfp_a" component1="part0" component2="phy_a_sfp">
      <connection_map name="part0_phy_sfp_1" typical_delay="5" c1_st_index="93" c1_end_index="98" c2_st_index="0" c2_end_index="5"/>
      <connection_map name="part0_sys_trn_156" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
    </connection>    
    <connection name="part0_phy_sfp_b" component1="part0" component2="phy_b_sfp">
      <connection_map name="part0_phy_sfp_1" typical_delay="5" c1_st_index="99" c1_end_index="104" c2_st_index="0" c2_end_index="5"/>
      <connection_map name="part0_sys_trn_156" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
    </connection>
  <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" typical_delay="5" c1_st_index="28" c1_end_index="35" c2_st_index="0" c2_end_index="7"/>
    </connection>
  <connection name="part0_gpio_connector_a" component1="part0" component2="gpio_connector_a">
      <connection_map name="part0_gpio_connector_a_1" typical_delay="5" c1_st_index="105" c1_end_index="115" c2_st_index="0" c2_end_index="10"/>
  </connection>
  <connection name="part0_gpio_connector_b" component1="part0" component2="gpio_connector_b">
      <connection_map name="part0_gpio_connector_b_1" typical_delay="5" c1_st_index="116" c1_end_index="126" c2_st_index="0" c2_end_index="10"/>
  </connection>
  <connection name="part0_gpio_connector_c" component1="part0" component2="gpio_connector_c">
      <connection_map name="part0_gpio_connector_c_1" typical_delay="5" c1_st_index="127" c1_end_index="132" c2_st_index="1" c2_end_index="6"/>
    </connection>
  <connection name="part0_gpio_connector_d" component1="part0" component2="gpio_connector_d">
      <connection_map name="part0_gpio_connector_d_1" typical_delay="5" c1_st_index="133" c1_end_index="143" c2_st_index="0" c2_end_index="10"/>
  </connection>
  <connection name="part0_gpio_connector_e" component1="part0" component2="gpio_connector_e">
      <connection_map name="part0_gpio_connector_e_1" typical_delay="5" c1_st_index="144" c1_end_index="154" c2_st_index="0" c2_end_index="10"/>
    </connection>  
    <connection name="part0_push_button" component1="part0" component2="push_button">
      <connection_map name="part0_push_button" typical_delay="5" c1_st_index="19" c1_end_index="19" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_uart" component1="part0" component2="usb_uart">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="20" c1_end_index="21" c2_st_index="0" c2_end_index="1"/>
    </connection>   
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="18" c1_end_index="18" component2="reset" c2_st_index="0" c2_end_index="0"/>
    </connection>   
    <connection name="part0_pcie" component1="part0" component2="pci_express">
      <connection_map name="part0_pci_express" typical_delay="5" c1_st_index="25" c1_end_index="40" c2_st_index="0" c2_end_index="15">
      </connection_map>
      <connection_map name="part0_pcie_perstn" typical_delay="5" c1_st_index="24" c1_end_index="24" c2_st_index="0" c2_end_index="0">
      </connection_map>
      <connection_map name="part0_pcie_refclk" typical_delay="5" c1_st_index="22" c1_end_index="23" c2_st_index="0" c2_end_index="1">
	</connection_map>
    </connection>

    <connection name="part0_pcieclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk" typical_delay="5" c1_st_index="22" c1_end_index="23" c2_st_index="0" c2_end_index="1">
      </connection_map>      
    </connection>   
  <connection name="part0_hdmi_out" component1="part0" component2="hdmi_out">
    <connection_map name="part0_TMDS_OUT_DATA"    c1_st_index="167" c1_end_index="165" c2_st_index="0" c2_end_index="2"/>
    <connection_map name="part0_TMDS_OUT_DATA_N"  c1_st_index="170" c1_end_index="172" c2_st_index="0" c2_end_index="2"/>
    <connection_map name="part0_TMDS_OUT_CLK"     c1_st_index="165" c1_end_index="165" c2_st_index="0" c2_end_index="0"/>
    <connection_map name="part0_TMDS_OUT_CLK_N"   c1_st_index="166" c1_end_index="166" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_sd" component1="part0" component2="sd">
    <connection_map name="part0_sd_1" c1_st_index="408" c1_end_index="413" c2_st_index="0" c2_end_index="5"/>
  </connection>
</connections>
<ip_associated_rules>
  <ip_associated_rule name="default">
     <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
         <associated_board_interfaces>
           <associated_board_interface name="pcie_refclk" order="0"/>
	   <associated_board_interface name="sys_diff_clock" order="1"/>
	   <associated_board_interface name="sys_clock_trn_150"  order="2"/>
	    <associated_board_interface name="sys_clock_trn_156"  order="3"/>
         </associated_board_interfaces>
     </ip>
     <ip vendor="xilinx.com" library="ip" name="mig_7series" version="*" ip_interface="SYS_CLK">
         <associated_board_interfaces>
	   <associated_board_interface name="sys_diff_clock" order="0"/>
         </associated_board_interfaces>
     </ip>
     <ip vendor="xilinx.com" library="ip" name="mig_7series" version="*" ip_interface="ddr3">
       <associated_board_interfaces>
	 <associated_board_interface name="ddr3_sdram_a" order="0"/>
	 <associated_board_interface name="ddr3_sdram_b" order="1"/>
       </associated_board_interfaces>
     </ip>     
  </ip_associated_rule>
</ip_associated_rules>
</board>


