##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for adc_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. adc_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (adc_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (adc_IntClock:R vs. adc_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1               | Frequency: 42.80 MHz   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK             | Frequency: 132.72 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                    | Target: 24.00 MHz  | 
Clock: adc_IntClock          | Frequency: 29.77 MHz   | Target: 1.60 MHz   | 
Clock: adc_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          59970       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     adc_IntClock   41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
adc_IntClock  CyBUS_CLK      41666.7          34301       N/A              N/A         N/A              N/A         N/A              N/A         
adc_IntClock  adc_IntClock   625000           591414      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
C1(0)_PAD  17414         Clock_1:R         
C2(0)_PAD  16311         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 42.80 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19133
-------------------------------------   ----- 
End-of-path arrival time (ps)           19133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4351   7851  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11201  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2802  14003  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19133  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19133  59970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 132.72 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_14/main_0
Capture Clock  : Net_14/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. adc_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell97   1250   1250  34132  RISE       1
Net_14/main_0                     macrocell96   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell96         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for adc_IntClock
******************************************
Clock: adc_IntClock
Frequency: 29.77 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 591414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30076
-------------------------------------   ----- 
End-of-path arrival time (ps)           30076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell42  11383  30076  591414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell97   1250   1250  34132  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell97   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. adc_IntClock:R)
**************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_14/main_0
Capture Clock  : Net_14/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. adc_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell97   1250   1250  34132  RISE       1
Net_14/main_0                     macrocell96   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell96         0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19133
-------------------------------------   ----- 
End-of-path arrival time (ps)           19133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4351   7851  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11201  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2802  14003  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19133  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19133  59970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (adc_IntClock:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34301p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (adc_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14/q                               macrocell96   1250   1250  34301  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell97   2606   3856  34301  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1


5.5::Critical Path Report for (adc_IntClock:R vs. adc_IntClock:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 591414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30076
-------------------------------------   ----- 
End-of-path arrival time (ps)           30076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell42  11383  30076  591414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_14/main_0
Capture Clock  : Net_14/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. adc_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell97   1250   1250  34132  RISE       1
Net_14/main_0                     macrocell96   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell96         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \adc:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \adc:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. adc_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell97   1250   1250  34132  RISE       1
\adc:bSAR_SEQ:nrq_reg\/main_0     macrocell98   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:nrq_reg\/clock_0                             macrocell98         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell97   1250   1250  34132  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell97   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34301p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (adc_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14/q                               macrocell96   1250   1250  34301  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell97   2606   3856  34301  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:Sync:genblk1[0]:INST\/out
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\adc:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34808  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell97   2329   3349  34808  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19133
-------------------------------------   ----- 
End-of-path arrival time (ps)           19133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4351   7851  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11201  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2802  14003  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19133  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19133  59970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4351   7851  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11201  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2802  14003  63270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 63300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13974
-------------------------------------   ----- 
End-of-path arrival time (ps)           13974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4351   7851  59970  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11201  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2773  13974  63300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66980p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell21     1250   1250  63680  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2609   3859  63680  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7209  63680  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3084  10293  66980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10292
-------------------------------------   ----- 
End-of-path arrival time (ps)           10292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell21     1250   1250  63680  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2609   3859  63680  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7209  63680  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3083  10292  66981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1203\/main_5
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 67378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12445
-------------------------------------   ----- 
End-of-path arrival time (ps)           12445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell12   1250   1250  67378  RISE       1
\enc:Net_1203_split\/main_2   macrocell11   5559   6809  67378  RISE       1
\enc:Net_1203_split\/q        macrocell11   3350  10159  67378  RISE       1
\enc:Net_1203\/main_5         macrocell21   2286  12445  67378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1251\/main_7
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 67812p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12012
-------------------------------------   ----- 
End-of-path arrival time (ps)           12012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell12   1250   1250  67378  RISE       1
\enc:Net_1251_split\/main_2   macrocell1    5121   6371  67812  RISE       1
\enc:Net_1251_split\/q        macrocell1    3350   9721  67812  RISE       1
\enc:Net_1251\/main_7         macrocell14   2291  12012  67812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14355
-------------------------------------   ----- 
End-of-path arrival time (ps)           14355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59970  RISE       1
\enc:Cnt16:CounterUDB:status_3\/main_0            macrocell5      5178   8678  68478  RISE       1
\enc:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12028  68478  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2327  14355  68478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13472
-------------------------------------   ----- 
End-of-path arrival time (ps)           13472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60196  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60196  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60196  RISE       1
\enc:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3832   7222  69361  RISE       1
\enc:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  10572  69361  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2900  13472  69361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70304p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70304  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70304  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70304  RISE       1
\enc:Cnt16:CounterUDB:status_0\/main_0             macrocell3      3234   6864  70304  RISE       1
\enc:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  10214  70304  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2315  12529  70304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_1
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 71050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11784
-------------------------------------   ----- 
End-of-path arrival time (ps)           11784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell14    1250   1250  68502  RISE       1
\enc:Net_611\/main_1            macrocell8     4247   5497  71050  RISE       1
\enc:Net_611\/q                 macrocell8     3350   8847  71050  RISE       1
\enc:bQuadDec:Stsreg\/status_1  statusicell2   2937  11784  71050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_0
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 71063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell14    1250   1250  68502  RISE       1
\enc:Net_530\/main_1            macrocell7     4234   5484  71063  RISE       1
\enc:Net_530\/q                 macrocell7     3350   8834  71063  RISE       1
\enc:bQuadDec:Stsreg\/status_0  statusicell2   2937  11770  71063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60196  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60196  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60196  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell15     4805   8195  71628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0              macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell14     1250   1250  68502  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4225   5475  71798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71802p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell14     1250   1250  68502  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4221   5471  71802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59970  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell16     4350   7850  71974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0             macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Net_1275\/main_0
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 72072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7752
-------------------------------------   ---- 
End-of-path arrival time (ps)           7752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59970  RISE       1
\enc:Net_1275\/main_0                             macrocell17     4252   7752  72072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59970  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59970  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    7050  10550  72283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1251\/main_2
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 72451p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell12   1250   1250  67378  RISE       1
\enc:Net_1251\/main_2         macrocell14   6122   7372  72451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1251\/main_3
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 72634p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell13   1250   1250  67550  RISE       1
\enc:Net_1251\/main_3         macrocell14   5939   7189  72634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Net_1275\/main_1
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 72638p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  60196  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  60196  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  60196  RISE       1
\enc:Net_1275\/main_1                             macrocell17     3796   7186  72638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell17         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1260\/main_3
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 72842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell25   1250   1250  69217  RISE       1
\enc:Net_1260\/main_3     macrocell22   5732   6982  72842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_1\/main_5
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 72893p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell25   1250   1250  69217  RISE       1
\enc:bQuadDec:state_1\/main_5  macrocell24   5680   6930  72893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_1\/main_0
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 73193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell22   1250   1250  62864  RISE       1
\enc:bQuadDec:state_1\/main_0  macrocell24   5380   6630  73193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_0\/main_0
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 73306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell22   1250   1250  62864  RISE       1
\enc:bQuadDec:state_0\/main_0  macrocell25   5267   6517  73306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:error\/main_5
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 73395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q     macrocell25   1250   1250  69217  RISE       1
\enc:bQuadDec:error\/main_5  macrocell23   5179   6429  73395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1203\/main_0
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 73453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell12   1250   1250  67378  RISE       1
\enc:Net_1203\/main_0         macrocell21   5121   6371  73453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_1
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 73453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell12   1250   1250  67378  RISE       1
\enc:bQuadDec:state_0\/main_1  macrocell25   5121   6371  73453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1251\/main_5
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell24   1250   1250  67959  RISE       1
\enc:Net_1251\/main_5     macrocell14   4974   6224  73600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1203\/main_3
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 73621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell24   1250   1250  67959  RISE       1
\enc:Net_1203\/main_3     macrocell21   4952   6202  73621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_0\/main_4
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 73621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell24   1250   1250  67959  RISE       1
\enc:bQuadDec:state_0\/main_4  macrocell25   4952   6202  73621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1203\/main_1
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 73639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell13   1250   1250  67550  RISE       1
\enc:Net_1203\/main_1         macrocell21   4934   6184  73639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_2
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 73639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell13   1250   1250  67550  RISE       1
\enc:bQuadDec:state_0\/main_2  macrocell25   4934   6184  73639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73887p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70304  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70304  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70304  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/main_0          macrocell18     2306   5936  73887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1251\/main_1
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell22   1250   1250  62864  RISE       1
\enc:Net_1251\/main_1  macrocell14   4624   5874  73949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1251\/main_4
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 74411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell23   1250   1250  68777  RISE       1
\enc:Net_1251\/main_4   macrocell14   4162   5412  74411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_1\/main_3
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 74738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell23   1250   1250  68777  RISE       1
\enc:bQuadDec:state_1\/main_3  macrocell24   3835   5085  74738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1203\/main_4
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 74858p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell25   1250   1250  69217  RISE       1
\enc:Net_1203\/main_4     macrocell21   3715   4965  74858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_0\/main_5
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 74858p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell25   1250   1250  69217  RISE       1
\enc:bQuadDec:state_0\/main_5  macrocell25   3715   4965  74858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1260\/main_0
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 74866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell22   1250   1250  62864  RISE       1
\enc:Net_1260\/main_0  macrocell22   3707   4957  74866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1203\/main_2
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 74876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell23   1250   1250  68777  RISE       1
\enc:Net_1203\/main_2   macrocell21   3697   4947  74876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_0\/main_3
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 74876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell23   1250   1250  68777  RISE       1
\enc:bQuadDec:state_0\/main_3  macrocell25   3697   4947  74876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:error\/main_0
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 74968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q             macrocell22   1250   1250  62864  RISE       1
\enc:bQuadDec:error\/main_0  macrocell23   3605   4855  74968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:error\/main_4
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q     macrocell24   1250   1250  67959  RISE       1
\enc:bQuadDec:error\/main_4  macrocell23   3573   4823  75000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1260\/main_2
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 75004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell24   1250   1250  67959  RISE       1
\enc:Net_1260\/main_2     macrocell22   3569   4819  75004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1251\/main_6
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75129p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell25   1250   1250  69217  RISE       1
\enc:Net_1251\/main_6     macrocell14   3445   4695  75129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:error\/main_1
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell12   1250   1250  67378  RISE       1
\enc:bQuadDec:error\/main_1   macrocell23   3406   4656  75168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:error\/main_2
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75349p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell13   1250   1250  67550  RISE       1
\enc:bQuadDec:error\/main_2   macrocell23   3225   4475  75349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1260\/main_1
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 75657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell23   1250   1250  68777  RISE       1
\enc:Net_1260\/main_1   macrocell22   2916   4166  75657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:error\/main_3
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell23   1250   1250  68777  RISE       1
\enc:bQuadDec:error\/main_3  macrocell23   2914   4164  75659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:Stsreg\/status_2
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 75719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                macrocell22    1250   1250  62864  RISE       1
\enc:bQuadDec:Stsreg\/status_2  statusicell2   5864   7114  75719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Net_1251\/main_0
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1251\/q       macrocell14   1250   1250  68502  RISE       1
\enc:Net_1251\/main_0  macrocell14   2794   4044  75779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell14         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_1\/main_4
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell24   1250   1250  67959  RISE       1
\enc:bQuadDec:state_1\/main_4  macrocell24   2630   3880  75943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_1
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell12   1250   1250  67378  RISE       1
\enc:bQuadDec:state_1\/main_1  macrocell24   2622   3872  75951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75964p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                              macrocell21   1250   1250  63680  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell20   2609   3859  75964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/clock_0              macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell22         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                             macrocell22    1250   1250  62864  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5962   7212  76122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_2
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell13   1250   1250  67550  RISE       1
\enc:bQuadDec:state_1\/main_2  macrocell24   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:Stsreg\/status_3
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 77852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q          macrocell23    1250   1250  68777  RISE       1
\enc:bQuadDec:Stsreg\/status_3  statusicell2   3732   4982  77852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 591414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30076
-------------------------------------   ----- 
End-of-path arrival time (ps)           30076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell42  11383  30076  591414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 591414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30076
-------------------------------------   ----- 
End-of-path arrival time (ps)           30076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell70  11383  30076  591414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 591414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30076
-------------------------------------   ----- 
End-of-path arrival time (ps)           30076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell74  11383  30076  591414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 591414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30076
-------------------------------------   ----- 
End-of-path arrival time (ps)           30076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell80  11383  30076  591414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 591418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30072
-------------------------------------   ----- 
End-of-path arrival time (ps)           30072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell45  11379  30072  591418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 591418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30072
-------------------------------------   ----- 
End-of-path arrival time (ps)           30072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell49  11379  30072  591418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 591418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30072
-------------------------------------   ----- 
End-of-path arrival time (ps)           30072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell72  11379  30072  591418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 591418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30072
-------------------------------------   ----- 
End-of-path arrival time (ps)           30072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell90  11379  30072  591418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 591426p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell37  11370  30064  591426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 591426p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell52  11370  30064  591426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 591426p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell54  11370  30064  591426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 591426p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell57  11370  30064  591426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 591439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30051
-------------------------------------   ----- 
End-of-path arrival time (ps)           30051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell39  11358  30051  591439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 591439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30051
-------------------------------------   ----- 
End-of-path arrival time (ps)           30051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell59  11358  30051  591439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 592467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29023
-------------------------------------   ----- 
End-of-path arrival time (ps)           29023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell77  10329  29023  592467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 592467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29023
-------------------------------------   ----- 
End-of-path arrival time (ps)           29023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell79  10329  29023  592467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 592467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29023
-------------------------------------   ----- 
End-of-path arrival time (ps)           29023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell84  10329  29023  592467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 592467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29023
-------------------------------------   ----- 
End-of-path arrival time (ps)           29023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell88  10329  29023  592467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 592477p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29013
-------------------------------------   ----- 
End-of-path arrival time (ps)           29013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell34  10319  29013  592477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 592477p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29013
-------------------------------------   ----- 
End-of-path arrival time (ps)           29013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell63  10319  29013  592477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 592477p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29013
-------------------------------------   ----- 
End-of-path arrival time (ps)           29013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell92  10319  29013  592477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 593459p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28031
-------------------------------------   ----- 
End-of-path arrival time (ps)           28031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell36   9337  28031  593459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 593459p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28031
-------------------------------------   ----- 
End-of-path arrival time (ps)           28031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell38   9337  28031  593459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 593459p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28031
-------------------------------------   ----- 
End-of-path arrival time (ps)           28031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell76   9337  28031  593459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 593463p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28027
-------------------------------------   ----- 
End-of-path arrival time (ps)           28027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell44   9334  28027  593463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 593463p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28027
-------------------------------------   ----- 
End-of-path arrival time (ps)           28027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell56   9334  28027  593463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 593463p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28027
-------------------------------------   ----- 
End-of-path arrival time (ps)           28027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell75   9334  28027  593463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 593472p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28018
-------------------------------------   ----- 
End-of-path arrival time (ps)           28018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell66   9325  28018  593472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 593472p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28018
-------------------------------------   ----- 
End-of-path arrival time (ps)           28018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell67   9325  28018  593472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 593472p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28018
-------------------------------------   ----- 
End-of-path arrival time (ps)           28018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell68   9325  28018  593472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 593472p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28018
-------------------------------------   ----- 
End-of-path arrival time (ps)           28018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell82   9325  28018  593472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 593475p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28015
-------------------------------------   ----- 
End-of-path arrival time (ps)           28015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell91   9321  28015  593475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 593475p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28015
-------------------------------------   ----- 
End-of-path arrival time (ps)           28015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell93   9321  28015  593475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 593544p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27946
-------------------------------------   ----- 
End-of-path arrival time (ps)           27946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell43   9253  27946  593544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 593544p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27946
-------------------------------------   ----- 
End-of-path arrival time (ps)           27946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell61   9253  27946  593544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 593544p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27946
-------------------------------------   ----- 
End-of-path arrival time (ps)           27946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell81   9253  27946  593544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 593607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27883
-------------------------------------   ----- 
End-of-path arrival time (ps)           27883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell33   9190  27883  593607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 593607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27883
-------------------------------------   ----- 
End-of-path arrival time (ps)           27883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell41   9190  27883  593607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 593607p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27883
-------------------------------------   ----- 
End-of-path arrival time (ps)           27883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell87   9190  27883  593607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 594554p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26936
-------------------------------------   ----- 
End-of-path arrival time (ps)           26936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell40   8243  26936  594554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 594554p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26936
-------------------------------------   ----- 
End-of-path arrival time (ps)           26936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell51   8243  26936  594554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 594554p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26936
-------------------------------------   ----- 
End-of-path arrival time (ps)           26936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell55   8243  26936  594554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 594554p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26936
-------------------------------------   ----- 
End-of-path arrival time (ps)           26936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell78   8243  26936  594554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 595125p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26365
-------------------------------------   ----- 
End-of-path arrival time (ps)           26365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell32   7672  26365  595125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 595125p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26365
-------------------------------------   ----- 
End-of-path arrival time (ps)           26365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell35   7672  26365  595125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 595125p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26365
-------------------------------------   ----- 
End-of-path arrival time (ps)           26365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell65   7672  26365  595125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 595125p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26365
-------------------------------------   ----- 
End-of-path arrival time (ps)           26365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell95   7672  26365  595125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 595678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25812
-------------------------------------   ----- 
End-of-path arrival time (ps)           25812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell46   7119  25812  595678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 595678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25812
-------------------------------------   ----- 
End-of-path arrival time (ps)           25812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell58   7119  25812  595678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 595678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25812
-------------------------------------   ----- 
End-of-path arrival time (ps)           25812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell69   7119  25812  595678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 595678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25812
-------------------------------------   ----- 
End-of-path arrival time (ps)           25812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell71   7119  25812  595678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25377
-------------------------------------   ----- 
End-of-path arrival time (ps)           25377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell50   6684  25377  596113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 596113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25377
-------------------------------------   ----- 
End-of-path arrival time (ps)           25377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell62   6684  25377  596113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 596293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25197
-------------------------------------   ----- 
End-of-path arrival time (ps)           25197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell73   6504  25197  596293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 596293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25197
-------------------------------------   ----- 
End-of-path arrival time (ps)           25197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell86   6504  25197  596293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 596293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25197
-------------------------------------   ----- 
End-of-path arrival time (ps)           25197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell94   6504  25197  596293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 597796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23694
-------------------------------------   ----- 
End-of-path arrival time (ps)           23694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell47   5001  23694  597796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 597796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23694
-------------------------------------   ----- 
End-of-path arrival time (ps)           23694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell64   5001  23694  597796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 597796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23694
-------------------------------------   ----- 
End-of-path arrival time (ps)           23694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell83   5001  23694  597796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 597796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23694
-------------------------------------   ----- 
End-of-path arrival time (ps)           23694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell89   5001  23694  597796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 597813p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23677
-------------------------------------   ----- 
End-of-path arrival time (ps)           23677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell48   4983  23677  597813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 598862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22628
-------------------------------------   ----- 
End-of-path arrival time (ps)           22628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell53   3934  22628  598862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 598862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22628
-------------------------------------   ----- 
End-of-path arrival time (ps)           22628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell60   3934  22628  598862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 598862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22628
-------------------------------------   ----- 
End-of-path arrival time (ps)           22628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q              macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell19   7851   9101  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell19   3350  12451  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2892  15343  591414  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  18693  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell85   3934  22628  598862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell36  13590  14840  606650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell38  13590  14840  606650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell76  13590  14840  606650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606652p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell44  13588  14838  606652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606652p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell56  13588  14838  606652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 606652p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell75  13588  14838  606652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606852p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14638
-------------------------------------   ----- 
End-of-path arrival time (ps)           14638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell44  13388  14638  606852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606852p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14638
-------------------------------------   ----- 
End-of-path arrival time (ps)           14638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell56  13388  14638  606852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 606852p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14638
-------------------------------------   ----- 
End-of-path arrival time (ps)           14638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell75  13388  14638  606852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14630
-------------------------------------   ----- 
End-of-path arrival time (ps)           14630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell91  13380  14630  606860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14630
-------------------------------------   ----- 
End-of-path arrival time (ps)           14630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell93  13380  14630  606860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell36  13245  14495  606995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell38  13245  14495  606995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell76  13245  14495  606995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607013p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14477
-------------------------------------   ----- 
End-of-path arrival time (ps)           14477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell42  13227  14477  607013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607013p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14477
-------------------------------------   ----- 
End-of-path arrival time (ps)           14477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell70  13227  14477  607013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607013p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14477
-------------------------------------   ----- 
End-of-path arrival time (ps)           14477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell74  13227  14477  607013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607013p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14477
-------------------------------------   ----- 
End-of-path arrival time (ps)           14477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell80  13227  14477  607013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14471
-------------------------------------   ----- 
End-of-path arrival time (ps)           14471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell45  13221  14471  607019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14471
-------------------------------------   ----- 
End-of-path arrival time (ps)           14471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell49  13221  14471  607019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14471
-------------------------------------   ----- 
End-of-path arrival time (ps)           14471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell72  13221  14471  607019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14471
-------------------------------------   ----- 
End-of-path arrival time (ps)           14471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell90  13221  14471  607019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell37  13210  14460  607030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell52  13210  14460  607030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell54  13210  14460  607030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607030p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell57  13210  14460  607030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607034p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14456
-------------------------------------   ----- 
End-of-path arrival time (ps)           14456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell39  13206  14456  607034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607034p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14456
-------------------------------------   ----- 
End-of-path arrival time (ps)           14456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell59  13206  14456  607034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607175p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14315
-------------------------------------   ----- 
End-of-path arrival time (ps)           14315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell66  13065  14315  607175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607175p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14315
-------------------------------------   ----- 
End-of-path arrival time (ps)           14315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell67  13065  14315  607175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607175p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14315
-------------------------------------   ----- 
End-of-path arrival time (ps)           14315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell68  13065  14315  607175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607175p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14315
-------------------------------------   ----- 
End-of-path arrival time (ps)           14315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell82  13065  14315  607175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell37  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell52  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell54  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell57  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607540p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell66  12700  13950  607540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607540p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell67  12700  13950  607540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607540p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell68  12700  13950  607540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607540p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell82  12700  13950  607540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607955p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13535
-------------------------------------   ----- 
End-of-path arrival time (ps)           13535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell91  12285  13535  607955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607955p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13535
-------------------------------------   ----- 
End-of-path arrival time (ps)           13535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell93  12285  13535  607955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13471
-------------------------------------   ----- 
End-of-path arrival time (ps)           13471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell45  12221  13471  608019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13471
-------------------------------------   ----- 
End-of-path arrival time (ps)           13471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell49  12221  13471  608019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13471
-------------------------------------   ----- 
End-of-path arrival time (ps)           13471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell72  12221  13471  608019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13471
-------------------------------------   ----- 
End-of-path arrival time (ps)           13471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell90  12221  13471  608019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13408
-------------------------------------   ----- 
End-of-path arrival time (ps)           13408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell45  12158  13408  608082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13408
-------------------------------------   ----- 
End-of-path arrival time (ps)           13408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell49  12158  13408  608082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13408
-------------------------------------   ----- 
End-of-path arrival time (ps)           13408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell72  12158  13408  608082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13408
-------------------------------------   ----- 
End-of-path arrival time (ps)           13408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell90  12158  13408  608082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13395
-------------------------------------   ----- 
End-of-path arrival time (ps)           13395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell39  12145  13395  608095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13395
-------------------------------------   ----- 
End-of-path arrival time (ps)           13395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell59  12145  13395  608095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608261p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13229
-------------------------------------   ----- 
End-of-path arrival time (ps)           13229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell45  11979  13229  608261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608261p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13229
-------------------------------------   ----- 
End-of-path arrival time (ps)           13229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell49  11979  13229  608261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608261p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13229
-------------------------------------   ----- 
End-of-path arrival time (ps)           13229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell72  11979  13229  608261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608261p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13229
-------------------------------------   ----- 
End-of-path arrival time (ps)           13229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell90  11979  13229  608261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell37  11956  13206  608284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell52  11956  13206  608284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell54  11956  13206  608284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell57  11956  13206  608284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608358p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13132
-------------------------------------   ----- 
End-of-path arrival time (ps)           13132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell91  11882  13132  608358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608358p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13132
-------------------------------------   ----- 
End-of-path arrival time (ps)           13132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell93  11882  13132  608358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608359p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13131
-------------------------------------   ----- 
End-of-path arrival time (ps)           13131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell66  11881  13131  608359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608359p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13131
-------------------------------------   ----- 
End-of-path arrival time (ps)           13131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell67  11881  13131  608359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608359p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13131
-------------------------------------   ----- 
End-of-path arrival time (ps)           13131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell68  11881  13131  608359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608359p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13131
-------------------------------------   ----- 
End-of-path arrival time (ps)           13131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell82  11881  13131  608359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell42  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell70  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell74  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell80  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13059
-------------------------------------   ----- 
End-of-path arrival time (ps)           13059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell33  11809  13059  608431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13059
-------------------------------------   ----- 
End-of-path arrival time (ps)           13059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell41  11809  13059  608431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13059
-------------------------------------   ----- 
End-of-path arrival time (ps)           13059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell87  11809  13059  608431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell77  11806  13056  608434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell79  11806  13056  608434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell84  11806  13056  608434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell88  11806  13056  608434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell77  11610  12860  608630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell79  11610  12860  608630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell84  11610  12860  608630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell88  11610  12860  608630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608692p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12798
-------------------------------------   ----- 
End-of-path arrival time (ps)           12798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell40  11548  12798  608692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608692p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12798
-------------------------------------   ----- 
End-of-path arrival time (ps)           12798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell51  11548  12798  608692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608692p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12798
-------------------------------------   ----- 
End-of-path arrival time (ps)           12798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell55  11548  12798  608692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608692p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12798
-------------------------------------   ----- 
End-of-path arrival time (ps)           12798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell78  11548  12798  608692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608700p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12790
-------------------------------------   ----- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell43  11540  12790  608700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608700p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12790
-------------------------------------   ----- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell61  11540  12790  608700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608700p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12790
-------------------------------------   ----- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell81  11540  12790  608700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12693
-------------------------------------   ----- 
End-of-path arrival time (ps)           12693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell37  11443  12693  608797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12693
-------------------------------------   ----- 
End-of-path arrival time (ps)           12693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell52  11443  12693  608797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12693
-------------------------------------   ----- 
End-of-path arrival time (ps)           12693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell54  11443  12693  608797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12693
-------------------------------------   ----- 
End-of-path arrival time (ps)           12693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell57  11443  12693  608797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell42  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell70  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell74  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell80  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608847p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12643
-------------------------------------   ----- 
End-of-path arrival time (ps)           12643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell39  11393  12643  608847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608847p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12643
-------------------------------------   ----- 
End-of-path arrival time (ps)           12643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell59  11393  12643  608847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell44  11213  12463  609027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell56  11213  12463  609027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12463
-------------------------------------   ----- 
End-of-path arrival time (ps)           12463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell75  11213  12463  609027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609068p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell36  11172  12422  609068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609068p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell38  11172  12422  609068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609068p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell76  11172  12422  609068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609072p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12418
-------------------------------------   ----- 
End-of-path arrival time (ps)           12418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell44  11168  12418  609072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609072p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12418
-------------------------------------   ----- 
End-of-path arrival time (ps)           12418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell56  11168  12418  609072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609072p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12418
-------------------------------------   ----- 
End-of-path arrival time (ps)           12418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell75  11168  12418  609072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell45  11167  12417  609073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell49  11167  12417  609073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell72  11167  12417  609073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell90  11167  12417  609073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12413
-------------------------------------   ----- 
End-of-path arrival time (ps)           12413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell42  11163  12413  609077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12413
-------------------------------------   ----- 
End-of-path arrival time (ps)           12413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell70  11163  12413  609077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12413
-------------------------------------   ----- 
End-of-path arrival time (ps)           12413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell74  11163  12413  609077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12413
-------------------------------------   ----- 
End-of-path arrival time (ps)           12413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell80  11163  12413  609077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609080p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12410
-------------------------------------   ----- 
End-of-path arrival time (ps)           12410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell66  11160  12410  609080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609080p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12410
-------------------------------------   ----- 
End-of-path arrival time (ps)           12410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell67  11160  12410  609080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609080p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12410
-------------------------------------   ----- 
End-of-path arrival time (ps)           12410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell68  11160  12410  609080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609080p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12410
-------------------------------------   ----- 
End-of-path arrival time (ps)           12410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell82  11160  12410  609080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609086p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12404
-------------------------------------   ----- 
End-of-path arrival time (ps)           12404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell91  11154  12404  609086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609086p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12404
-------------------------------------   ----- 
End-of-path arrival time (ps)           12404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell93  11154  12404  609086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12398
-------------------------------------   ----- 
End-of-path arrival time (ps)           12398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell39  11148  12398  609092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12398
-------------------------------------   ----- 
End-of-path arrival time (ps)           12398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell59  11148  12398  609092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12384
-------------------------------------   ----- 
End-of-path arrival time (ps)           12384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell37  11134  12384  609106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12384
-------------------------------------   ----- 
End-of-path arrival time (ps)           12384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell52  11134  12384  609106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12384
-------------------------------------   ----- 
End-of-path arrival time (ps)           12384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell54  11134  12384  609106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12384
-------------------------------------   ----- 
End-of-path arrival time (ps)           12384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell57  11134  12384  609106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12369
-------------------------------------   ----- 
End-of-path arrival time (ps)           12369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell39  11119  12369  609121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12369
-------------------------------------   ----- 
End-of-path arrival time (ps)           12369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell59  11119  12369  609121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609136p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12354
-------------------------------------   ----- 
End-of-path arrival time (ps)           12354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell34  11104  12354  609136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609136p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12354
-------------------------------------   ----- 
End-of-path arrival time (ps)           12354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell63  11104  12354  609136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609136p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12354
-------------------------------------   ----- 
End-of-path arrival time (ps)           12354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell92  11104  12354  609136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12298
-------------------------------------   ----- 
End-of-path arrival time (ps)           12298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell33  11048  12298  609192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12298
-------------------------------------   ----- 
End-of-path arrival time (ps)           12298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell41  11048  12298  609192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12298
-------------------------------------   ----- 
End-of-path arrival time (ps)           12298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell87  11048  12298  609192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609252p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell34  10988  12238  609252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609252p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell63  10988  12238  609252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609252p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell92  10988  12238  609252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609322p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12168
-------------------------------------   ----- 
End-of-path arrival time (ps)           12168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell42  10918  12168  609322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609322p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12168
-------------------------------------   ----- 
End-of-path arrival time (ps)           12168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell70  10918  12168  609322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609322p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12168
-------------------------------------   ----- 
End-of-path arrival time (ps)           12168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell74  10918  12168  609322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609322p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12168
-------------------------------------   ----- 
End-of-path arrival time (ps)           12168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell80  10918  12168  609322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609554p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11936
-------------------------------------   ----- 
End-of-path arrival time (ps)           11936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell36  10686  11936  609554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609554p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11936
-------------------------------------   ----- 
End-of-path arrival time (ps)           11936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell38  10686  11936  609554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609554p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11936
-------------------------------------   ----- 
End-of-path arrival time (ps)           11936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell76  10686  11936  609554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell33  10462  11712  609778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell41  10462  11712  609778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell87  10462  11712  609778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell77  10459  11709  609781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell79  10459  11709  609781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell84  10459  11709  609781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell88  10459  11709  609781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell73  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell86  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell94  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609830p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell77  10410  11660  609830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609830p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell79  10410  11660  609830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609830p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell84  10410  11660  609830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609830p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell88  10410  11660  609830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell34  10374  11624  609866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell63  10374  11624  609866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell92  10374  11624  609866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell40  10071  11321  610169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell51  10071  11321  610169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell55  10071  11321  610169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell78  10071  11321  610169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610216p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell48  10024  11274  610216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11257
-------------------------------------   ----- 
End-of-path arrival time (ps)           11257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell33  10007  11257  610233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11257
-------------------------------------   ----- 
End-of-path arrival time (ps)           11257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell41  10007  11257  610233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11257
-------------------------------------   ----- 
End-of-path arrival time (ps)           11257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell87  10007  11257  610233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610348p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11142
-------------------------------------   ----- 
End-of-path arrival time (ps)           11142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell47   9892  11142  610348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610348p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11142
-------------------------------------   ----- 
End-of-path arrival time (ps)           11142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell64   9892  11142  610348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610348p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11142
-------------------------------------   ----- 
End-of-path arrival time (ps)           11142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell83   9892  11142  610348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610348p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11142
-------------------------------------   ----- 
End-of-path arrival time (ps)           11142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell89   9892  11142  610348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610369p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell34   9871  11121  610369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610369p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell63   9871  11121  610369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610369p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell92   9871  11121  610369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell43   9511  10761  610729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell61   9511  10761  610729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell81   9511  10761  610729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610744p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell53   9496  10746  610744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610744p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell60   9496  10746  610744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610744p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell85   9496  10746  610744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell43   9476  10726  610764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell61   9476  10726  610764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell81   9476  10726  610764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell40   9454  10704  610786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell51   9454  10704  610786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell55   9454  10704  610786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell78   9454  10704  610786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell44   9106  10356  611134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell56   9106  10356  611134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell75   9106  10356  611134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611138p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10352
-------------------------------------   ----- 
End-of-path arrival time (ps)           10352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell36   9102  10352  611138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611138p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10352
-------------------------------------   ----- 
End-of-path arrival time (ps)           10352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell38   9102  10352  611138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611138p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10352
-------------------------------------   ----- 
End-of-path arrival time (ps)           10352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell76   9102  10352  611138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611149p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell66   9091  10341  611149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611149p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell67   9091  10341  611149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611149p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell68   9091  10341  611149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611149p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell82   9091  10341  611149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_1
Path End       : \adc:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \adc:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611170p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -4060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           620940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9770
-------------------------------------   ---- 
End-of-path arrival time (ps)           9770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  611170  RISE       1
\adc:bSAR_SEQ:cnt_enable\/main_1      macrocell10    2323   3533  611170  RISE       1
\adc:bSAR_SEQ:cnt_enable\/q           macrocell10    3350   6883  611170  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/enable  count7cell     2887   9770  611170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell45   9060  10310  611180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell49   9060  10310  611180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell72   9060  10310  611180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell90   9060  10310  611180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell42   9060  10310  611180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell70   9060  10310  611180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell74   9060  10310  611180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell80   9060  10310  611180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611208p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10282
-------------------------------------   ----- 
End-of-path arrival time (ps)           10282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell39   9032  10282  611208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611208p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10282
-------------------------------------   ----- 
End-of-path arrival time (ps)           10282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell59   9032  10282  611208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell40   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell51   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell55   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell78   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611446p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell48   8794  10044  611446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell36   8773  10023  611467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell38   8773  10023  611467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell76   8773  10023  611467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611469p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10021
-------------------------------------   ----- 
End-of-path arrival time (ps)           10021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell44   8771  10021  611469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611469p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10021
-------------------------------------   ----- 
End-of-path arrival time (ps)           10021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell56   8771  10021  611469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611469p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10021
-------------------------------------   ----- 
End-of-path arrival time (ps)           10021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell75   8771  10021  611469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell53   8767  10017  611473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell60   8767  10017  611473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell85   8767  10017  611473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell91   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell93   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611504p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell37   8736   9986  611504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611504p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell52   8736   9986  611504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611504p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell54   8736   9986  611504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611504p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell57   8736   9986  611504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611516p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9974
-------------------------------------   ---- 
End-of-path arrival time (ps)           9974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell91   8724   9974  611516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611516p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9974
-------------------------------------   ---- 
End-of-path arrival time (ps)           9974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell93   8724   9974  611516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell43   8636   9886  611604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell61   8636   9886  611604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell81   8636   9886  611604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell66   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell67   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell68   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell82   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9661
-------------------------------------   ---- 
End-of-path arrival time (ps)           9661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell50   8411   9661  611829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9661
-------------------------------------   ---- 
End-of-path arrival time (ps)           9661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell62   8411   9661  611829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell32   8386   9636  611854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell35   8386   9636  611854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell65   8386   9636  611854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell95   8386   9636  611854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611978p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell73   8262   9512  611978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611978p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell86   8262   9512  611978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611978p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell94   8262   9512  611978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9384
-------------------------------------   ---- 
End-of-path arrival time (ps)           9384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell46   8134   9384  612106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9384
-------------------------------------   ---- 
End-of-path arrival time (ps)           9384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell58   8134   9384  612106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9384
-------------------------------------   ---- 
End-of-path arrival time (ps)           9384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell69   8134   9384  612106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9384
-------------------------------------   ---- 
End-of-path arrival time (ps)           9384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell71   8134   9384  612106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612256p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell50   7984   9234  612256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612256p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell62   7984   9234  612256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell32   7973   9223  612267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell35   7973   9223  612267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell65   7973   9223  612267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell30   1250   1250  591970  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell95   7973   9223  612267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell50   7964   9214  612276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell62   7964   9214  612276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell46   7956   9206  612284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell58   7956   9206  612284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell69   7956   9206  612284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell71   7956   9206  612284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell32   7938   9188  612302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell35   7938   9188  612302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell65   7938   9188  612302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell95   7938   9188  612302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612387p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9103
-------------------------------------   ---- 
End-of-path arrival time (ps)           9103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell34   7853   9103  612387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612387p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9103
-------------------------------------   ---- 
End-of-path arrival time (ps)           9103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell63   7853   9103  612387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612387p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9103
-------------------------------------   ---- 
End-of-path arrival time (ps)           9103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell92   7853   9103  612387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell46   7672   8922  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell58   7672   8922  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell69   7672   8922  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell71   7672   8922  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell32   7650   8900  612590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell35   7650   8900  612590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell65   7650   8900  612590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell95   7650   8900  612590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612599p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell33   7641   8891  612599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612599p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell41   7641   8891  612599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612599p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell87   7641   8891  612599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell47   7432   8682  612808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell64   7432   8682  612808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell83   7432   8682  612808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell89   7432   8682  612808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell77   7295   8545  612945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell79   7295   8545  612945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell84   7295   8545  612945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell88   7295   8545  612945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell46   7109   8359  613131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell58   7109   8359  613131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell69   7109   8359  613131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell71   7109   8359  613131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell77   7073   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell79   7073   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell84   7073   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell88   7073   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell33   6886   8136  613354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell41   6886   8136  613354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell87   6886   8136  613354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613974p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell50   6266   7516  613974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613974p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell62   6266   7516  613974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell50   6025   7275  614215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell62   6025   7275  614215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell32   6008   7258  614232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell35   6008   7258  614232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell65   6008   7258  614232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell95   6008   7258  614232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614579p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell34   5661   6911  614579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614579p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell63   5661   6911  614579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614579p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell92   5661   6911  614579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \adc:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  595035  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell28   4881   6821  614669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell73   5462   6712  614778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell86   5462   6712  614778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell94   5462   6712  614778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell53   5461   6711  614779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell60   5461   6711  614779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614779p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell85   5461   6711  614779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell47   5444   6694  614796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell64   5444   6694  614796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell83   5444   6694  614796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell89   5444   6694  614796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \adc:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 614912p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  596263  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell29   4638   6578  614912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell43   5291   6541  614949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell61   5291   6541  614949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell81   5291   6541  614949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614962p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell40   5278   6528  614962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614962p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell51   5278   6528  614962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614962p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell55   5278   6528  614962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614962p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell78   5278   6528  614962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615147p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell48   5093   6343  615147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_1
Path End       : \adc:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \adc:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -5360
------------------------------------------------------   ------ 
End-of-path required time (ps)                           619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  611170  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/load  count7cell     3225   4435  615205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell50   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell62   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615438p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell48   4802   6052  615438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615503p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell46   4737   5987  615503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615503p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell58   4737   5987  615503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615503p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell69   4737   5987  615503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615503p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell71   4737   5987  615503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell53   4615   5865  615625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell60   4615   5865  615625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell85   4615   5865  615625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615884p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5606
-------------------------------------   ---- 
End-of-path arrival time (ps)           5606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell53   4356   5606  615884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615884p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5606
-------------------------------------   ---- 
End-of-path arrival time (ps)           5606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell60   4356   5606  615884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615884p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5606
-------------------------------------   ---- 
End-of-path arrival time (ps)           5606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell85   4356   5606  615884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615890p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell73   4350   5600  615890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615890p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell86   4350   5600  615890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615890p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell94   4350   5600  615890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615973p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell73   4267   5517  615973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615973p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell86   4267   5517  615973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615973p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell94   4267   5517  615973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \adc:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  595907  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell26   3558   5498  615992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell48   4246   5496  615994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \adc:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 615998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  595909  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell27   3552   5492  615998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616007p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell47   4233   5483  616007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616007p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell64   4233   5483  616007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616007p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell83   4233   5483  616007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616007p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell26   1250   1250  592169  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell89   4233   5483  616007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell46   4221   5471  616019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell58   4221   5471  616019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell69   4221   5471  616019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616019p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell71   4221   5471  616019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell32   4213   5463  616027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell35   4213   5463  616027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell65   4213   5463  616027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell31   1250   1250  594259  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell95   4213   5463  616027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616158p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell47   4082   5332  616158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616158p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell64   4082   5332  616158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616158p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell83   4082   5332  616158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616158p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell89   4082   5332  616158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell47   3862   5112  616378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell64   3862   5112  616378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell83   3862   5112  616378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell89   3862   5112  616378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \adc:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  595780  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell30   2799   4739  616751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616834p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell48   3406   4656  616834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616834p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell73   3406   4656  616834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616834p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell86   3406   4656  616834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616834p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell27   1250   1250  592192  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell94   3406   4656  616834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell53   3331   4581  616909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell60   3331   4581  616909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell29   1250   1250  591414  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell85   3331   4581  616909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \adc:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616942p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  595954  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell31   2608   4548  616942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 617129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell40   3111   4361  617129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell51   3111   4361  617129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell55   3111   4361  617129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 617129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell78   3111   4361  617129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 617136p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell43   3104   4354  617136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617136p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell61   3104   4354  617136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617136p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell28   1250   1250  593939  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell81   3104   4354  617136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \adc:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \adc:bSAR_SEQ:EOCSts\/clock
Path slack     : 617324p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
Net_14/q                        macrocell96   1250   1250  617324  RISE       1
\adc:bSAR_SEQ:EOCSts\/status_0  statuscell1   5926   7176  617324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:nrq_reg\/q
Path End       : Net_14/main_1
Capture Clock  : Net_14/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:nrq_reg\/clock_0                             macrocell98         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:nrq_reg\/q  macrocell98   1250   1250  617947  RISE       1
Net_14/main_1             macrocell96   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell96         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_0
Path End       : \adc:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \adc:bSAR_SEQ:EOCSts\/clock
Path slack     : 618474p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  618474  RISE       1
\adc:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3216   4426  618474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_0
Path End       : \adc:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \adc:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618501p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  618474  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3189   4399  618501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_14/clk_en
Capture Clock  : Net_14/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  618474  RISE       1
Net_14/clk_en                     macrocell96    2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell96         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_0
Path End       : \adc:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \adc:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  618474  RISE       1
\adc:bSAR_SEQ:nrq_reg\/clk_en     macrocell98    2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:nrq_reg\/clock_0                             macrocell98         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

