0.6
2018.3
Dec  7 2018
00:33:28
D:/Programs/lab-digital-logic/lab05/lab/lab.sim/sim_1/synth/func/xsim/testbench_func_synth.v,1639103924,verilog,,D:/Programs/lab-digital-logic/lab05/lab/lab.srcs/sim_1/imports/lab05/testbench.v,,glbl;sequence_detection,,,,,,,,
D:/Programs/lab-digital-logic/lab05/lab/lab.srcs/sim_1/imports/lab05/testbench.v,1638945294,verilog,,,,testbench,,,,,,,,
