#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Nov 15 09:44:48 2025
# Process ID: 32516
# Current directory: C:/Users/86159/Desktop/Computer_Architecture/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32204 C:\Users\86159\Desktop\Computer_Architecture\lab3\lab3.xpr
# Log file: C:/Users/86159/Desktop/Computer_Architecture/lab3/vivado.log
# Journal file: C:/Users/86159/Desktop/Computer_Architecture/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.xpr
INFO: [Project 1-313] Project file moved from 'D:/Working/lab3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/86159/lcd_controller/lcd_controller.srcs/sources_1', nor could it be found using path 'D:/../lcd_controller/lcd_controller.srcs/sources_1'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/86159/ma_river_core/ma_river_core.srcs/sources_1', nor could it be found using path 'D:/../ma_river_core/ma_river_core.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/86159/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/86159/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 978.047 ; gain = 236.227
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 15 09:46:01 2025...
or_lab_3/tools.v C:/Users/86159/Desktop/Computer_Architecture/code_for_lab_3/cache.v}
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/cache_trace/cache_trace.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cache_trace'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.566 ; gain = 2.277
export_ip_user_files -of_objects [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/cache_trace/cache_trace.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/cache_trace/cache_trace.xci] -directory C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files -ipstatic_source_dir C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/modelsim} {questa=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/questa} {riviera=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/riviera} {activehdl=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/axi/axi.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi'...
export_ip_user_files -of_objects [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/axi/axi.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/axi/axi.xci] -directory C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files -ipstatic_source_dir C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/modelsim} {questa=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/questa} {riviera=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/riviera} {activehdl=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/mr_bram/mr_bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mr_bram'...
export_ip_user_files -of_objects [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/mr_bram/mr_bram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/mr_bram/mr_bram.xci] -directory C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files -ipstatic_source_dir C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/modelsim} {questa=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/questa} {riviera=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/riviera} {activehdl=C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/axi.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/cache_trace.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/cache_trace.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/cache_checker.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/cache_trace/sim/cache_trace.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_trace
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/axi/sim/axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/axi_bus/sim/axi_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32_1024_td
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_adder_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frac_divider
INFO: [VRFC 10-311] analyzing module f_divider_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fCSA
INFO: [VRFC 10-311] analyzing module double_frac_mul
INFO: [VRFC 10-311] analyzing module f_muler_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_free_prf
INFO: [VRFC 10-311] analyzing module f_prf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sqrter_front
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/float_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_spef
INFO: [VRFC 10-311] analyzing module clz_16
INFO: [VRFC 10-311] analyzing module float_prepare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2458] undeclared symbol inv, assumed default net type wire [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fccu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fu_mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/rename.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rename
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_river_core_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_controller_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/mr_bram/sim/mr_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mr_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/code_for_lab_3/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/imports/new/checker_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checker_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/code_for_lab_3/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache_tagv_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/cache_checker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_checker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1092.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 9be7ad88ad224a16ba95fc7511ab4ddc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9be7ad88ad224a16ba95fc7511ab4ddc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:182]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:195]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:209]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:232]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:441]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/soc_top.sv:458]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rden' [C:/Users/86159/Desktop/Computer_Architecture/code_for_lab_3/cache.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [C:/Users/86159/Desktop/Computer_Architecture/code_for_lab_3/cache.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [C:/Users/86159/Desktop/Computer_Architecture/code_for_lab_3/cache.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'addra' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/cache_checker.sv:117]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 17 for port 'addrb' [C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/cache_checker.sv:120]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rden' [C:/Users/86159/Desktop/Computer_Architecture/code_for_lab_3/cache.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mr_bram
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.font_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.text_bram
Compiling module xil_defaultlib.lcd_controller
Compiling module xil_defaultlib.lcd_controller_0
Compiling module xil_defaultlib.interconnect
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_sd
Compiling module xil_defaultlib.bram_32_1024_sd
Compiling module xil_defaultlib.fetch_default
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.rename
Compiling module xil_defaultlib.gpr_table
Compiling module xil_defaultlib.arf
Compiling module xil_defaultlib.dispatch
Compiling module xil_defaultlib.station
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fu_alu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bram_td
Compiling module xil_defaultlib.bram_32_1024_td
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.fu_mu_default
Compiling module xil_defaultlib.div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_mul
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.fu_mdu
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.commit
Compiling module xil_defaultlib.cp0_group
Compiling module xil_defaultlib.l2_tlb
Compiling module xil_defaultlib.l1_tlb
Compiling module xil_defaultlib.l1_tlb(isdata=1)
Compiling module xil_defaultlib.get_free_prf
Compiling module xil_defaultlib.f_prf
Compiling module xil_defaultlib.float_prepare
Compiling module xil_defaultlib.f_adder_front(info_width=42)
Compiling module xil_defaultlib.fCSA_default
Compiling module xil_defaultlib.double_frac_mul(info_width=70)
Compiling module xil_defaultlib.f_muler_front(info_width=42)
Compiling module xil_defaultlib.frac_divider
Compiling module xil_defaultlib.f_divider_front(info_width=42)
Compiling module xil_defaultlib.f_sqrter_front(info_width=42)
Compiling module xil_defaultlib.float_to_fixed(info_width=42)
Compiling module xil_defaultlib.fixed_to_float(info_width=42)
Compiling module xil_defaultlib.clz_16
Compiling module xil_defaultlib.f_normal(info_width=43)
Compiling module xil_defaultlib.f_round(info_width=42)
Compiling module xil_defaultlib.fu_fpu(info_width=22)
Compiling module xil_defaultlib.check_spef(exp_width=8,frac_widt...
Compiling module xil_defaultlib.check_spef
Compiling module xil_defaultlib.f_comp
Compiling module xil_defaultlib.fu_fccu(info_width=19)
Compiling module xil_defaultlib.f_decoder
Compiling module xil_defaultlib.fpu_top
Compiling module xil_defaultlib.ma_river_core
Compiling module xil_defaultlib.ma_river_core_0
Compiling module xil_defaultlib.checker_wrapper
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bus
Compiling module xil_defaultlib.icache_tagv_table
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.cache_trace
Compiling module xil_defaultlib.cache_checker(SIMULATION=1)
Compiling module xil_defaultlib.soc_top(SIMULATION=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.508 ; gain = 17.863
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 15 09:46:48 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1092.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.u_axi.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.u_checker.ct.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 1167.891 ; gain = 74.914
run all
blk_mem_gen_v8_4_4 collision detected at time: 185000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 185000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 355000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9, B  read address: 9
blk_mem_gen_v8_4_4 collision detected at time: 355000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9, B  read address: 9
blk_mem_gen_v8_4_4 collision detected at time: 535000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 12, B  read address: 12
blk_mem_gen_v8_4_4 collision detected at time: 535000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 12, B  read address: 12
blk_mem_gen_v8_4_4 collision detected at time: 845000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: e3, B  read address: e3
blk_mem_gen_v8_4_4 collision detected at time: 845000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: e3, B  read address: e3
blk_mem_gen_v8_4_4 collision detected at time: 1135000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: fb, B  read address: fb
blk_mem_gen_v8_4_4 collision detected at time: 1135000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: fb, B  read address: fb
blk_mem_gen_v8_4_4 collision detected at time: 1385000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 4a, B  read address: 4a
blk_mem_gen_v8_4_4 collision detected at time: 1385000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 4a, B  read address: 4a
blk_mem_gen_v8_4_4 collision detected at time: 1825000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 39, B  read address: 39
blk_mem_gen_v8_4_4 collision detected at time: 1825000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 39, B  read address: 39
blk_mem_gen_v8_4_4 collision detected at time: 2005000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 2005000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1d, B  read address: 1d
----------blk_mem_gen_v8_4_4 collision detected at time: 5735000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 43, B  read address: 43
blk_mem_gen_v8_4_4 collision detected at time: 5735000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 43, B  read address: 43
---blk_mem_gen_v8_4_4 collision detected at time: 6295000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9c, B  read address: 9c
blk_mem_gen_v8_4_4 collision detected at time: 6295000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9c, B  read address: 9c
------
blk_mem_gen_v8_4_4 collision detected at time: 7005000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 224, B  read address: 224
blk_mem_gen_v8_4_4 collision detected at time: 7005000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 224, B  read address: 224
blk_mem_gen_v8_4_4 collision detected at time: 7645000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 384, B  read address: 384
blk_mem_gen_v8_4_4 collision detected at time: 7645000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 384, B  read address: 384
blk_mem_gen_v8_4_4 collision detected at time: 7775000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 38b, B  read address: 38b
blk_mem_gen_v8_4_4 collision detected at time: 7775000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 38b, B  read address: 38b
   HIT COA Lablk_mem_gen_v8_4_4 collision detected at time: 9655000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3b2, B  read address: 3b2
blk_mem_gen_v8_4_4 collision detected at time: 9655000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3b2, B  read address: 3b2
b3
blk_mem_gen_v8_4_4 collision detected at time: 10065000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3eb, B  read address: 3eb
blk_mem_gen_v8_4_4 collision detected at time: 10065000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3eb, B  read address: 3eb
blk_mem_gen_v8_4_4 collision detected at time: 10505000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 72, B  read address: 72
blk_mem_gen_v8_4_4 collision detected at time: 10505000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 72, B  read address: 72
 Instruction Cache
--blk_mem_gen_v8_4_4 collision detected at time: 13945000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 96, B  read address: 96
blk_mem_gen_v8_4_4 collision detected at time: 13945000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 96, B  read address: 96
-----------------
blk_mem_gen_v8_4_4 collision detected at time: 21605000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3cd, B  read address: 3cd
blk_mem_gen_v8_4_4 collision detected at time: 21605000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3cd, B  read address: 3cd
blk_mem_gen_v8_4_4 collision detected at time: 23275000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: ac, B  read address: ac
blk_mem_gen_v8_4_4 collision detected at time: 23275000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: ac, B  read address: ac
blk_mem_gen_v8_4_4 collision detected at time: 23785000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 26c, B  read address: 26c
blk_mem_gen_v8_4_4 collision detected at time: 23785000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 26c, B  read address: 26c
blk_mem_gen_v8_4_4 collision detected at time: 25105000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 31c, B  read address: 31c
blk_mem_gen_v8_4_4 collision detected at time: 25105000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 31c, B  read address: 31c
blk_mem_gen_v8_4_4 collision detected at time: 25685000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 2b5, B  read address: 2b5
blk_mem_gen_v8_4_4 collision detected at time: 25685000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 2b5, B  read address: 2b5
blk_mem_gen_v8_4_4 collision detected at time: 26395000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 315, B  read address: 315
blk_mem_gen_v8_4_4 collision detected at time: 26395000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 315, B  read address: 315
blk_mem_gen_v8_4_4 collision detected at time: 33665000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 361, B  read address: 361
blk_mem_gen_v8_4_4 collision detected at time: 33665000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 361, B  read address: 361
blk_mem_gen_v8_4_4 collision detected at time: 33825000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 36b, B  read address: 36b
blk_mem_gen_v8_4_4 collision detected at time: 33825000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 36b, B  read address: 36b
blk_mem_gen_v8_4_4 collision detected at time: 38985000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3d7, B  read address: 3d7
blk_mem_gen_v8_4_4 collision detected at time: 38985000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3d7, B  read address: 3d7
blk_mem_gen_v8_4_4 collision detected at time: 40145000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3f6, B  read address: 3f6
blk_mem_gen_v8_4_4 collision detected at time: 40145000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3f6, B  read address: 3f6
blk_mem_gen_v8_4_4 collision detected at time: 50435000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3ae, B  read address: 3ae
blk_mem_gen_v8_4_4 collision detected at time: 50435000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3ae, B  read address: 3ae
blk_mem_gen_v8_4_4 collision detected at time: 50475000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3b1, B  read address: 3b1
blk_mem_gen_v8_4_4 collision detected at time: 50475000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3b1, B  read address: 3b1
blk_mem_gen_v8_4_4 collision detected at time: 61045000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3a6, B  read address: 3a6
blk_mem_gen_v8_4_4 collision detected at time: 61045000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3a6, B  read address: 3a6
blk_mem_gen_v8_4_4 collision detected at time: 97345000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 27f, B  read address: 27f
blk_mem_gen_v8_4_4 collision detected at time: 97345000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 27f, B  read address: 27f
blk_mem_gen_v8_4_4 collision detected at time: 97685000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1ac, B  read address: 1ac
blk_mem_gen_v8_4_4 collision detected at time: 97685000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1ac, B  read address: 1ac
blk_mem_gen_v8_4_4 collision detected at time: 100355000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 221, B  read address: 221
blk_mem_gen_v8_4_4 collision detected at time: 100355000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 221, B  read address: 221
blk_mem_gen_v8_4_4 collision detected at time: 100545000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 256, B  read address: 256
blk_mem_gen_v8_4_4 collision detected at time: 100545000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 256, B  read address: 256
blk_mem_gen_v8_4_4 collision detected at time: 100805000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 23c, B  read address: 23c
blk_mem_gen_v8_4_4 collision detected at time: 100805000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 23c, B  read address: 23c
blk_mem_gen_v8_4_4 collision detected at time: 102375000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 27d, B  read address: 27d
blk_mem_gen_v8_4_4 collision detected at time: 102375000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 27d, B  read address: 27d
blk_mem_gen_v8_4_4 collision detected at time: 115985000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 285, B  read address: 285
blk_mem_gen_v8_4_4 collision detected at time: 115985000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 285, B  read address: 285
blk_mem_gen_v8_4_4 collision detected at time: 116225000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 116225000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 117395000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3a, B  read address: 3a
blk_mem_gen_v8_4_4 collision detected at time: 117395000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3a, B  read address: 3a
blk_mem_gen_v8_4_4 collision detected at time: 117705000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: fc, B  read address: fc
blk_mem_gen_v8_4_4 collision detected at time: 117705000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: fc, B  read address: fc
blk_mem_gen_v8_4_4 collision detected at time: 118125000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 111, B  read address: 111
blk_mem_gen_v8_4_4 collision detected at time: 118125000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 111, B  read address: 111
blk_mem_gen_v8_4_4 collision detected at time: 118275000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 15f, B  read address: 15f
blk_mem_gen_v8_4_4 collision detected at time: 118275000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 15f, B  read address: 15f
blk_mem_gen_v8_4_4 collision detected at time: 118455000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: f7, B  read address: f7
blk_mem_gen_v8_4_4 collision detected at time: 118455000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: f7, B  read address: f7
blk_mem_gen_v8_4_4 collision detected at time: 119305000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 119305000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 122485000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 13e, B  read address: 13e
blk_mem_gen_v8_4_4 collision detected at time: 122485000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 13e, B  read address: 13e
blk_mem_gen_v8_4_4 collision detected at time: 122525000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 141, B  read address: 141
blk_mem_gen_v8_4_4 collision detected at time: 122525000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 141, B  read address: 141
blk_mem_gen_v8_4_4 collision detected at time: 186055000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5e, B  read address: 5e
blk_mem_gen_v8_4_4 collision detected at time: 186055000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 5e, B  read address: 5e
blk_mem_gen_v8_4_4 collision detected at time: 186095000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 61, B  read address: 61
blk_mem_gen_v8_4_4 collision detected at time: 186095000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 61, B  read address: 61
blk_mem_gen_v8_4_4 collision detected at time: 186455000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 7b, B  read address: 7b
blk_mem_gen_v8_4_4 collision detected at time: 186455000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 7b, B  read address: 7b
blk_mem_gen_v8_4_4 collision detected at time: 186895000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 4a, B  read address: 4a
blk_mem_gen_v8_4_4 collision detected at time: 186895000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 4a, B  read address: 4a
blk_mem_gen_v8_4_4 collision detected at time: 187325000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 39, B  read address: 39
blk_mem_gen_v8_4_4 collision detected at time: 187325000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 39, B  read address: 39
blk_mem_gen_v8_4_4 collision detected at time: 187505000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 187505000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 189445000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 43, B  read address: 43
blk_mem_gen_v8_4_4 collision detected at time: 189445000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 43, B  read address: 43
blk_mem_gen_v8_4_4 collision detected at time: 190055000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: a7, B  read address: a7
blk_mem_gen_v8_4_4 collision detected at time: 190055000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: a7, B  read address: a7
blk_mem_gen_v8_4_4 collision detected at time: 191345000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: d2, B  read address: d2
blk_mem_gen_v8_4_4 collision detected at time: 191345000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: d2, B  read address: d2
blk_mem_gen_v8_4_4 collision detected at time: 192275000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: fb, B  read address: fb
blk_mem_gen_v8_4_4 collision detected at time: 192275000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: fb, B  read address: fb
blk_mem_gen_v8_4_4 collision detected at time: 211135000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 239, B  read address: 239
blk_mem_gen_v8_4_4 collision detected at time: 211135000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 239, B  read address: 239
blk_mem_gen_v8_4_4 collision detected at time: 645065000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 185, B  read address: 185
blk_mem_gen_v8_4_4 collision detected at time: 645065000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 185, B  read address: 185
blk_mem_gen_v8_4_4 collision detected at time: 646105000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 646105000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 646485000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3b4, B  read address: 3b4
blk_mem_gen_v8_4_4 collision detected at time: 646485000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3b4, B  read address: 3b4
blk_mem_gen_v8_4_4 collision detected at time: 646775000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 334, B  read address: 334
blk_mem_gen_v8_4_4 collision detected at time: 646775000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 334, B  read address: 334
blk_mem_gen_v8_4_4 collision detected at time: 647085000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3c6, B  read address: 3c6
blk_mem_gen_v8_4_4 collision detected at time: 647085000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3c6, B  read address: 3c6
blk_mem_gen_v8_4_4 collision detected at time: 647375000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 346, B  read address: 346
blk_mem_gen_v8_4_4 collision detected at time: 647375000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 346, B  read address: 346
blk_mem_gen_v8_4_4 collision detected at time: 648565000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3fb, B  read address: 3fb
blk_mem_gen_v8_4_4 collision detected at time: 648565000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3fb, B  read address: 3fb
blk_mem_gen_v8_4_4 collision detected at time: 648855000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 37b, B  read address: 37b
blk_mem_gen_v8_4_4 collision detected at time: 648855000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 37b, B  read address: 37b
blk_mem_gen_v8_4_4 collision detected at time: 649165000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 649165000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 649455000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 649455000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 649765000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1f, B  read address: 1f
blk_mem_gen_v8_4_4 collision detected at time: 649765000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1f, B  read address: 1f
blk_mem_gen_v8_4_4 collision detected at time: 650035000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 39f, B  read address: 39f
blk_mem_gen_v8_4_4 collision detected at time: 650035000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 39f, B  read address: 39f
blk_mem_gen_v8_4_4 collision detected at time: 650545000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 41, B  read address: 41
blk_mem_gen_v8_4_4 collision detected at time: 650545000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 41, B  read address: 41
blk_mem_gen_v8_4_4 collision detected at time: 650895000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 66, B  read address: 66
blk_mem_gen_v8_4_4 collision detected at time: 650895000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 66, B  read address: 66
blk_mem_gen_v8_4_4 collision detected at time: 653695000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1a6, B  read address: 1a6
blk_mem_gen_v8_4_4 collision detected at time: 653695000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1a6, B  read address: 1a6
blk_mem_gen_v8_4_4 collision detected at time: 654805000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 654805000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 655705000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3f1, B  read address: 3f1
blk_mem_gen_v8_4_4 collision detected at time: 655705000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3f1, B  read address: 3f1
blk_mem_gen_v8_4_4 collision detected at time: 660755000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1f, B  read address: 1f
blk_mem_gen_v8_4_4 collision detected at time: 660755000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1f, B  read address: 1f
blk_mem_gen_v8_4_4 collision detected at time: 664355000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 664355000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 669095000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 669095000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 673845000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 673845000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3e, B  read address: 3e
blk_mem_gen_v8_4_4 collision detected at time: 678545000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9c, B  read address: 9c
blk_mem_gen_v8_4_4 collision detected at time: 678545000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9c, B  read address: 9c
blk_mem_gen_v8_4_4 collision detected at time: 679475000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: b1, B  read address: b1
blk_mem_gen_v8_4_4 collision detected at time: 679475000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: b1, B  read address: b1
blk_mem_gen_v8_4_4 collision detected at time: 684125000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 12f, B  read address: 12f
blk_mem_gen_v8_4_4 collision detected at time: 684125000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 12f, B  read address: 12f
blk_mem_gen_v8_4_4 collision detected at time: 690745000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1ab, B  read address: 1ab
blk_mem_gen_v8_4_4 collision detected at time: 690745000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1ab, B  read address: 1ab
blk_mem_gen_v8_4_4 collision detected at time: 692295000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1f4, B  read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 692295000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1f4, B  read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 708095000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: d9, B  read address: d9
blk_mem_gen_v8_4_4 collision detected at time: 708095000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: d9, B  read address: d9
blk_mem_gen_v8_4_4 collision detected at time: 708585000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 708585000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 709095000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: fd, B  read address: fd
blk_mem_gen_v8_4_4 collision detected at time: 709095000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: fd, B  read address: fd
blk_mem_gen_v8_4_4 collision detected at time: 709765000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 8e, B  read address: 8e
blk_mem_gen_v8_4_4 collision detected at time: 709765000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 8e, B  read address: 8e
blk_mem_gen_v8_4_4 collision detected at time: 711245000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 711245000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 711755000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 25b, B  read address: 25b
blk_mem_gen_v8_4_4 collision detected at time: 711755000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 25b, B  read address: 25b
blk_mem_gen_v8_4_4 collision detected at time: 711885000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 263, B  read address: 263
blk_mem_gen_v8_4_4 collision detected at time: 711885000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 263, B  read address: 263
blk_mem_gen_v8_4_4 collision detected at time: 718985000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 2dc, B  read address: 2dc
blk_mem_gen_v8_4_4 collision detected at time: 718985000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 2dc, B  read address: 2dc
blk_mem_gen_v8_4_4 collision detected at time: 719255000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 2e9, B  read address: 2e9
blk_mem_gen_v8_4_4 collision detected at time: 719255000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 2e9, B  read address: 2e9
blk_mem_gen_v8_4_4 collision detected at time: 734905000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 59, B  read address: 59
blk_mem_gen_v8_4_4 collision detected at time: 734905000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 59, B  read address: 59
blk_mem_gen_v8_4_4 collision detected at time: 735215000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: f4, B  read address: f4
blk_mem_gen_v8_4_4 collision detected at time: 735215000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: f4, B  read address: f4
blk_mem_gen_v8_4_4 collision detected at time: 736685000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 736685000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 737305000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 737305000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 804015000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 61, B  read address: 61
blk_mem_gen_v8_4_4 collision detected at time: 804015000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 61, B  read address: 61
blk_mem_gen_v8_4_4 collision detected at time: 805075000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 6c, B  read address: 6c
blk_mem_gen_v8_4_4 collision detected at time: 805075000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 6c, B  read address: 6c
blk_mem_gen_v8_4_4 collision detected at time: 818315000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3c, B  read address: 3c
blk_mem_gen_v8_4_4 collision detected at time: 818315000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3c, B  read address: 3c
blk_mem_gen_v8_4_4 collision detected at time: 819175000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 819175000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 819735000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 84, B  read address: 84
blk_mem_gen_v8_4_4 collision detected at time: 819735000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 84, B  read address: 84
blk_mem_gen_v8_4_4 collision detected at time: 821145000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: bf, B  read address: bf
blk_mem_gen_v8_4_4 collision detected at time: 821145000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: bf, B  read address: bf
blk_mem_gen_v8_4_4 collision detected at time: 821195000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 821195000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 932105000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 14a, B  read address: 14a
blk_mem_gen_v8_4_4 collision detected at time: 932105000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 14a, B  read address: 14a
blk_mem_gen_v8_4_4 collision detected at time: 933665000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 194, B  read address: 194
blk_mem_gen_v8_4_4 collision detected at time: 933665000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 194, B  read address: 194
blk_mem_gen_v8_4_4 collision detected at time: 950305000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 105, B  read address: 105
blk_mem_gen_v8_4_4 collision detected at time: 950305000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 105, B  read address: 105
blk_mem_gen_v8_4_4 collision detected at time: 950695000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 8e, B  read address: 8e
blk_mem_gen_v8_4_4 collision detected at time: 950695000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 8e, B  read address: 8e
blk_mem_gen_v8_4_4 collision detected at time: 951215000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: bb, B  read address: bb
blk_mem_gen_v8_4_4 collision detected at time: 951215000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: bb, B  read address: bb
blk_mem_gen_v8_4_4 collision detected at time: 952075000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1e6, B  read address: 1e6
blk_mem_gen_v8_4_4 collision detected at time: 952075000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1e6, B  read address: 1e6
blk_mem_gen_v8_4_4 collision detected at time: 952135000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1eb, B  read address: 1eb
blk_mem_gen_v8_4_4 collision detected at time: 952135000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1eb, B  read address: 1eb
blk_mem_gen_v8_4_4 collision detected at time: 957195000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: eb, B  read address: eb
blk_mem_gen_v8_4_4 collision detected at time: 957195000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: eb, B  read address: eb
blk_mem_gen_v8_4_4 collision detected at time: 958805000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9f, B  read address: 9f
blk_mem_gen_v8_4_4 collision detected at time: 958805000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 9f, B  read address: 9f
blk_mem_gen_v8_4_4 collision detected at time: 959025000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3d, B  read address: 3d
blk_mem_gen_v8_4_4 collision detected at time: 959025000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3d, B  read address: 3d
blk_mem_gen_v8_4_4 collision detected at time: 959545000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3b4, B  read address: 3b4
blk_mem_gen_v8_4_4 collision detected at time: 959545000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3b4, B  read address: 3b4
blk_mem_gen_v8_4_4 collision detected at time: 960035000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 33d, B  read address: 33d
blk_mem_gen_v8_4_4 collision detected at time: 960035000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 33d, B  read address: 33d
blk_mem_gen_v8_4_4 collision detected at time: 960345000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3cf, B  read address: 3cf
blk_mem_gen_v8_4_4 collision detected at time: 960345000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 3cf, B  read address: 3cf
blk_mem_gen_v8_4_4 collision detected at time: 961915000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 39f, B  read address: 39f
blk_mem_gen_v8_4_4 collision detected at time: 961915000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 39f, B  read address: 39f
blk_mem_gen_v8_4_4 collision detected at time: 962675000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 66, B  read address: 66
blk_mem_gen_v8_4_4 collision detected at time: 962675000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 66, B  read address: 66
blk_mem_gen_v8_4_4 collision detected at time: 963975000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: b1, B  read address: b1
blk_mem_gen_v8_4_4 collision detected at time: 963975000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: b1, B  read address: b1
blk_mem_gen_v8_4_4 collision detected at time: 968615000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 12c, B  read address: 12c
blk_mem_gen_v8_4_4 collision detected at time: 968615000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 12c, B  read address: 12c
blk_mem_gen_v8_4_4 collision detected at time: 975435000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1ab, B  read address: 1ab
blk_mem_gen_v8_4_4 collision detected at time: 975435000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1ab, B  read address: 1ab
blk_mem_gen_v8_4_4 collision detected at time: 976505000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1f4, B  read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 976505000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1f4, B  read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 992305000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: d9, B  read address: d9
blk_mem_gen_v8_4_4 collision detected at time: 992305000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: d9, B  read address: d9
blk_mem_gen_v8_4_4 collision detected at time: 992695000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 992695000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 62, B  read address: 62
blk_mem_gen_v8_4_4 collision detected at time: 994755000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 994755000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: cb, B  read address: cb
blk_mem_gen_v8_4_4 collision detected at time: 1016705000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 59, B  read address: 59
blk_mem_gen_v8_4_4 collision detected at time: 1016705000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 59, B  read address: 59
blk_mem_gen_v8_4_4 collision detected at time: 1018285000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 1018285000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: c3, B  read address: c3
blk_mem_gen_v8_4_4 collision detected at time: 1018925000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 1018925000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 38d, B  read address: 38d
blk_mem_gen_v8_4_4 collision detected at time: 1055325000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: e5, B  read address: e5
blk_mem_gen_v8_4_4 collision detected at time: 1055325000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: e5, B  read address: e5
blk_mem_gen_v8_4_4 collision detected at time: 1055625000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1055625000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1055635000, Instance: tb.soc.your_cache.data_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1055635000, Instance: tb.soc.your_cache.data_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
Accepted
In total 100011 requests:
Total 561 misses, miss rate: 0.56%
Total 105558 cycles, 1.05 cycles per request
You have done well!
-------------------
$finish called at time : 1105945 ns : File "C:/Users/86159/Desktop/Computer_Architecture/lab3/lab3.srcs/sources_1/new/cache_checker.sv" Line 79
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 1174.555 ; gain = 0.000
