# VHDL Assignment

## Submitted by:
1. Anish Subedi
2. Ashish Basaula

## To:
Prashant Adhikari

## Notes:
- Simulation using gtkwave in Ubuntu and XILIT in Windows.
## Project Folder Structure 
VHDL LAB/
|-- Decoder/
|   |-- decoder.vhdl
|   |-- decoder_tb.vhdl
|   |-- decoder_result.vcd
|   |-- decoder_Makefile
|   |-- decoder_readme.md
|-- Demux/
|   |-- demux.vhdl
|   |-- demux_tb.vhdl
|   |-- demux_result.vcd
|   |-- demux_Makefile
|   |-- demux_readme.md
|-- D_Flip_Flop/
|   |-- d_flipflop.vhdl
|   |-- d_flipflop_tb.vhdl
|   |-- d_flipflop_result.vcd
|   |-- d_flipflop_Makefile
|   |-- d_flipflop_readme.md
|-- Full_Adder/
|   |-- full_adder.vhdl
|   |-- full_adder_tb.vhdl
|   |-- full_adder_result.vcd
|   |-- full_adder_Makefile
|   |-- full_adder_readme.md
|-- Full_Adder_Half_Adder/
|   |-- full_adder_half_adder.vhdl
|   |-- full_adder_half_adder_tb.vhdl
|   |-- full_adder_half_adder_result.vcd
|   |-- full_adder_half_adder_Makefile
|   |-- full_adder_half_adder_readme.md
|-- GCD/
|   |-- gcd.vhdl
|   |-- gcd_tb.vhdl
|   |-- gcd_result.vcd
|   |-- gcd_Makefile
|   |-- gcd_readme.md
|-- JK_Flip_Flop/
|   |-- jk_flipflop.vhdl
|   |-- jk_flipflop_tb.vhdl
|   |-- jk_flipflop_result.vcd
|   |-- jk_flipflop_Makefile
|   |-- jk_flipflop_readme.md
|-- LCM/
|   |-- lcm.vhdl
|   |-- lcm_tb.vhdl
|   |-- lcm_result.vcd
|   |-- lcm_Makefile
|   |-- lcm_readme.md
|-- Sequence_101/
|   |-- sequence_101_detector.vhdl
|   |-- sequence_101_detector_tb.vhdl
|   |-- sequence_101_detector_result.vcd
|   |-- sequence_101_detector_Makefile
|   |-- sequence_101_detector_readme.md
|-- Two_Bit_Multiplexer/
|   |-- two_bit_multiplexer.vhdl
|   |-- two_bit_multiplexer_tb.vhdl
|   |-- two_bit_multiplexer_result.vcd
|   |-- two_bit_multiplexer_Makefile
|   |-- two_bit_multiplexer_readme.md
|-- lab_readme.md

