-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max_pooling2d_fix16 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_height : IN STD_LOGIC_VECTOR (6 downto 0);
    input_width : IN STD_LOGIC_VECTOR (5 downto 0);
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_depth : IN STD_LOGIC_VECTOR (5 downto 0);
    output_height : IN STD_LOGIC_VECTOR (4 downto 0);
    output_width : IN STD_LOGIC_VECTOR (4 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of max_pooling2d_fix16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_cast_fu_225_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_cast_reg_483 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_72_cast_fu_229_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_72_cast_reg_488 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_73_cast_fu_233_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_cast_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_cast_fu_237_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_74_cast_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal next_mul3_fu_241_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal next_mul3_reg_503 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal next_mul_fu_246_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal next_mul_reg_508 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_d_3_fu_260_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_d_3_reg_516 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_3_fu_275_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_3_reg_524 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_79_cast_fu_293_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_79_cast_reg_529 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond4_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_307_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp3_reg_534 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_w_3_fu_321_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_w_3_reg_542 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_81_cast1_fu_327_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_81_cast1_reg_547 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond3_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_cast_fu_339_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_82_cast_reg_552 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_52_fu_343_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_557 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal in_h_1_fu_353_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_h_1_reg_565 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_fu_378_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp1_reg_570 : STD_LOGIC_VECTOR (13 downto 0);
    signal exitcond2_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_392_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_575 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal in_w_1_fu_402_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_w_1_reg_583 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_d_reg_130 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_reg_141 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_mul2_reg_153 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_h_reg_165 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond5_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_w_reg_176 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_h_reg_187 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_w_reg_198 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_55_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_58_fu_422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal buffer_fu_70 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer_5_fu_449_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_width_cast3_fu_213_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal output_height_cast2_fu_217_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_width_cast_fu_221_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_height_cast2_fu_217_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal output_width_cast3_fu_213_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_d_cast_fu_251_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_h_cast_fu_266_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond4_fu_270_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_285_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_78_cast1_fu_281_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_fu_297_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_fu_307_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp3_fu_307_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_w_cast_fu_312_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond3_fu_316_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_fu_331_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_85_cast_fu_359_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp4_fu_363_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_369_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp1_fu_378_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp1_fu_378_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_54_fu_383_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_86_cast_fu_408_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp5_fu_412_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_57_fu_417_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_60_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_fu_378_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp3_fu_307_p10 : STD_LOGIC_VECTOR (11 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    in_h_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond_fu_396_p2 = ap_const_lv1_1))) then 
                in_h_reg_187 <= in_h_1_reg_565;
            elsif (((exitcond3_fu_316_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                in_h_reg_187 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    in_w_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_347_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                in_w_reg_198 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                in_w_reg_198 <= in_w_1_reg_583;
            end if; 
        end if;
    end process;

    out_d_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_fu_270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                out_d_reg_130 <= out_d_3_reg_516;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_d_reg_130 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_h_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond5_fu_255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_h_reg_165 <= ap_const_lv4_0;
            elsif (((exitcond3_fu_316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_h_reg_165 <= out_h_3_reg_524;
            end if; 
        end if;
    end process;

    out_w_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_fu_270_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                out_w_reg_176 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (exitcond2_fu_347_p2 = ap_const_lv1_1))) then 
                out_w_reg_176 <= out_w_3_reg_542;
            end if; 
        end if;
    end process;

    phi_mul2_reg_153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_fu_270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_mul2_reg_153 <= next_mul3_reg_503;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul2_reg_153 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_fu_270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_mul_reg_141 <= next_mul_reg_508;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_reg_141 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                buffer_fu_70 <= buffer_5_fu_449_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                in_h_1_reg_565 <= in_h_1_fu_353_p2;
                tmp_52_reg_557 <= tmp_52_fu_343_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                in_w_1_reg_583 <= in_w_1_fu_402_p2;
                tmp_56_reg_575 <= tmp_56_fu_392_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                next_mul3_reg_503 <= next_mul3_fu_241_p2;
                next_mul_reg_508 <= next_mul_fu_246_p2;
                out_d_3_reg_516 <= out_d_3_fu_260_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                out_h_3_reg_524 <= out_h_3_fu_275_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                out_w_3_reg_542 <= out_w_3_fu_321_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_347_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp1_reg_570 <= tmp1_fu_378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_fu_270_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp3_reg_534 <= tmp3_fu_307_p2;
                    tmp_79_cast_reg_529(4 downto 1) <= tmp_79_cast_fu_293_p1(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    tmp_72_cast_reg_488(6 downto 0) <= tmp_72_cast_fu_229_p1(6 downto 0);
                    tmp_73_cast_reg_493(5 downto 0) <= tmp_73_cast_fu_233_p1(5 downto 0);
                    tmp_74_cast_reg_498(5 downto 0) <= tmp_74_cast_fu_237_p1(5 downto 0);
                    tmp_cast_reg_483(6 downto 0) <= tmp_cast_fu_225_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_316_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    tmp_81_cast1_reg_547(3 downto 0) <= tmp_81_cast1_fu_327_p1(3 downto 0);
                    tmp_82_cast_reg_552(4 downto 1) <= tmp_82_cast_fu_339_p1(4 downto 1);
            end if;
        end if;
    end process;
    tmp_cast_reg_483(8 downto 7) <= "00";
    tmp_72_cast_reg_488(13 downto 7) <= "0000000";
    tmp_73_cast_reg_493(7 downto 6) <= "00";
    tmp_74_cast_reg_498(11 downto 6) <= "000000";
    tmp_79_cast_reg_529(0) <= '0';
    tmp_79_cast_reg_529(8 downto 5) <= "0000";
    tmp_81_cast1_reg_547(11 downto 4) <= "00000000";
    tmp_82_cast_reg_552(0) <= '0';
    tmp_82_cast_reg_552(13 downto 5) <= "000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, exitcond4_fu_270_p2, ap_CS_fsm_state4, exitcond3_fu_316_p2, ap_CS_fsm_state5, exitcond2_fu_347_p2, ap_CS_fsm_state6, exitcond_fu_396_p2, exitcond5_fu_255_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_255_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond4_fu_270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((exitcond3_fu_316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (exitcond2_fu_347_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond_fu_396_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond5_fu_255_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_255_p2 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond5_fu_255_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond5_fu_255_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buffer_5_fu_449_p3 <= 
        input_r_q0 when (or_cond6_fu_443_p2(0) = '1') else 
        buffer_fu_70;
    exitcond2_fu_347_p2 <= "1" when (in_h_reg_187 = ap_const_lv2_2) else "0";
    exitcond3_fu_316_p1 <= output_width;
    exitcond3_fu_316_p2 <= "1" when (out_w_cast_fu_312_p1 = exitcond3_fu_316_p1) else "0";
    exitcond4_fu_270_p1 <= output_height;
    exitcond4_fu_270_p2 <= "1" when (out_h_cast_fu_266_p1 = exitcond4_fu_270_p1) else "0";
    exitcond5_fu_255_p2 <= "1" when (out_d_cast_fu_251_p1 = output_depth) else "0";
    exitcond_fu_396_p2 <= "1" when (in_w_reg_198 = ap_const_lv2_2) else "0";
    in_h_1_fu_353_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(in_h_reg_187));
    in_w_1_fu_402_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(in_w_reg_198));
    input_r_address0 <= tmp_58_fu_422_p1(14 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        input_width_cast_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_width),7));

    next_mul3_fu_241_p2 <= std_logic_vector(unsigned(phi_mul2_reg_153) + unsigned(tmp_73_cast_reg_493));
    next_mul_fu_246_p2 <= std_logic_vector(unsigned(phi_mul_reg_141) + unsigned(tmp_cast_reg_483));
    or_cond6_fu_443_p2 <= (tmp_62_fu_437_p2 or tmp_61_fu_431_p2);
    out_d_3_fu_260_p2 <= std_logic_vector(unsigned(out_d_reg_130) + unsigned(ap_const_lv5_1));
    out_d_cast_fu_251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_reg_130),6));
    out_h_3_fu_275_p2 <= std_logic_vector(unsigned(out_h_reg_165) + unsigned(ap_const_lv4_1));
    out_h_cast_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_h_reg_165),5));
    out_w_3_fu_321_p2 <= std_logic_vector(unsigned(out_w_reg_176) + unsigned(ap_const_lv4_1));
    out_w_cast_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_reg_176),5));
    output_height_cast2_fu_217_p0 <= output_height;
        output_height_cast2_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(output_height_cast2_fu_217_p0),6));

    output_r_address0 <= tmp_55_fu_387_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= buffer_fu_70;

    output_r_we0_assign_proc : process(ap_CS_fsm_state5, exitcond2_fu_347_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (exitcond2_fu_347_p2 = ap_const_lv1_1))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_width_cast3_fu_213_p0 <= output_width;
        output_width_cast3_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(output_width_cast3_fu_213_p0),6));

    tmp1_fu_378_p0 <= tmp1_fu_378_p00(9 - 1 downto 0);
    tmp1_fu_378_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_369_p2),14));
    tmp1_fu_378_p1 <= tmp_72_cast_reg_488(7 - 1 downto 0);
    tmp1_fu_378_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_fu_378_p0) * unsigned(tmp1_fu_378_p1), 14));
    tmp2_fu_297_p2 <= std_logic_vector(unsigned(tmp_78_cast1_fu_281_p1) + unsigned(phi_mul2_reg_153));
    tmp3_fu_307_p0 <= tmp_74_cast_reg_498(6 - 1 downto 0);
    tmp3_fu_307_p1 <= tmp3_fu_307_p10(8 - 1 downto 0);
    tmp3_fu_307_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_fu_297_p2),12));
    tmp3_fu_307_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp3_fu_307_p0) * unsigned(tmp3_fu_307_p1), 12));
    tmp4_fu_363_p2 <= std_logic_vector(unsigned(phi_mul_reg_141) + unsigned(tmp_85_cast_fu_359_p1));
    tmp5_fu_412_p2 <= std_logic_vector(unsigned(tmp1_reg_570) + unsigned(tmp_86_cast_fu_408_p1));
    tmp_52_fu_343_p1 <= in_h_reg_187(1 - 1 downto 0);
    tmp_53_fu_331_p3 <= (out_w_reg_176 & ap_const_lv1_0);
    tmp_54_fu_383_p2 <= std_logic_vector(unsigned(tmp3_reg_534) + unsigned(tmp_81_cast1_reg_547));
    tmp_55_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_383_p2),64));
    tmp_56_fu_392_p1 <= in_w_reg_198(1 - 1 downto 0);
    tmp_57_fu_417_p2 <= std_logic_vector(unsigned(tmp5_fu_412_p2) + unsigned(tmp_82_cast_reg_552));
    tmp_58_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_417_p2),64));
    tmp_60_fu_427_p2 <= (tmp_56_reg_575 or tmp_52_reg_557);
    tmp_61_fu_431_p2 <= (tmp_60_fu_427_p2 xor ap_const_lv1_1);
    tmp_62_fu_437_p2 <= "1" when (signed(buffer_fu_70) < signed(input_r_q0)) else "0";
    tmp_72_cast_fu_229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_width_cast_fu_221_p1),14));
    tmp_73_cast_fu_233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(output_height_cast2_fu_217_p1),8));
    tmp_74_cast_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(output_width_cast3_fu_213_p1),12));
    tmp_78_cast1_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_h_reg_165),8));
    tmp_79_cast_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_285_p3),9));
    tmp_81_cast1_fu_327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_reg_176),12));
    tmp_82_cast_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_331_p3),14));
    tmp_85_cast_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_h_reg_187),9));
    tmp_86_cast_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_w_reg_198),14));
    tmp_cast_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_height),9));
    tmp_fu_369_p2 <= std_logic_vector(unsigned(tmp4_fu_363_p2) + unsigned(tmp_79_cast_reg_529));
    tmp_s_fu_285_p3 <= (out_h_reg_165 & ap_const_lv1_0);
end behav;
