// Seed: 2973449973
module module_0 (
    input  wire id_0,
    input  wand id_1,
    output tri  id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    input  wire id_5,
    input  tri  id_6,
    input  tri0 id_7
);
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd14
) (
    output wor id_0,
    output tri0 _id_1,
    output tri id_2,
    input supply0 id_3,
    input wire id_4,
    input tri id_5,
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9,
    output wand id_10,
    output uwire id_11,
    output wire id_12,
    input supply0 id_13,
    output wire id_14,
    input uwire id_15,
    input supply1 id_16,
    output supply1 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri1 id_20,
    input tri1 id_21,
    output uwire id_22
);
  wire id_24;
  logic [id_1 : 'd0] id_25;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_5,
      id_13,
      id_8,
      id_19,
      id_21
  );
endmodule
