Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  3 10:37:58 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.470        0.000                      0                 2134        0.127        0.000                      0                 2134        4.500        0.000                       0                  1054  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
in_100MHzClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
in_100MHzClock        0.470        0.000                      0                 2134        0.127        0.000                      0                 2134        4.500        0.000                       0                  1054  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  in_100MHzClock
  To Clock:  in_100MHzClock

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 6.445ns (67.602%)  route 3.089ns (32.398%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[1]
                         net (fo=1, routed)           0.692    14.832    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_104
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124    14.956 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[18]_i_1/O
                         net (fo=1, routed)           0.000    14.956    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[18]_i_1_n_0
    SLICE_X10Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.693    15.115    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[18]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X10Y46         FDRE (Setup_fdre_C_D)        0.079    15.426    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[18]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 6.445ns (67.906%)  route 3.046ns (32.094%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[2]
                         net (fo=1, routed)           0.649    14.790    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_103
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[19]_i_1/O
                         net (fo=1, routed)           0.000    14.914    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[19]_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.692    15.114    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[19]/C
                         clock pessimism              0.308    15.423    
                         clock uncertainty           -0.035    15.387    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.029    15.416    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[19]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -14.914    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 6.445ns (68.135%)  route 3.014ns (31.865%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[8]
                         net (fo=1, routed)           0.617    14.758    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_97
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.882 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[25]_i_1/O
                         net (fo=1, routed)           0.000    14.882    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[25]_i_1_n_0
    SLICE_X15Y47         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.693    15.115    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/C
                         clock pessimism              0.283    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.031    15.394    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.458ns  (logic 6.445ns (68.143%)  route 3.013ns (31.857%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[12]
                         net (fo=1, routed)           0.616    14.757    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_93
    SLICE_X15Y48         LUT3 (Prop_lut3_I2_O)        0.124    14.881 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[29]_i_1/O
                         net (fo=1, routed)           0.000    14.881    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[29]_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.693    15.115    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/C
                         clock pessimism              0.283    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.032    15.395    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 6.445ns (68.330%)  route 2.987ns (31.670%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[7]
                         net (fo=1, routed)           0.590    14.731    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_98
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124    14.855 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[24]_i_1/O
                         net (fo=1, routed)           0.000    14.855    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[24]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.693    15.115    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.032    15.379    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                         -14.855    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 6.445ns (67.891%)  route 3.048ns (32.109%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[4]
                         net (fo=1, routed)           0.651    14.792    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_101
    SLICE_X12Y45         LUT3 (Prop_lut3_I2_O)        0.124    14.916 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[21]_i_1/O
                         net (fo=1, routed)           0.000    14.916    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[21]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.692    15.114    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]/C
                         clock pessimism              0.283    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)        0.079    15.441    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[21]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 6.445ns (68.026%)  route 3.029ns (31.974%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[14]
                         net (fo=1, routed)           0.632    14.773    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_91
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.124    14.897 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[31]_i_2/O
                         net (fo=1, routed)           0.000    14.897    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[31]_i_2_n_0
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.693    15.115    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/C
                         clock pessimism              0.283    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)        0.079    15.442    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 6.445ns (68.073%)  route 3.023ns (31.927%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[13]
                         net (fo=1, routed)           0.626    14.767    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_92
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.124    14.891 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[30]_i_1/O
                         net (fo=1, routed)           0.000    14.891    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[30]_i_1_n_0
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.693    15.115    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/C
                         clock pessimism              0.283    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)        0.077    15.440    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -14.891    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 6.445ns (69.001%)  route 2.895ns (30.999%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[0]
                         net (fo=1, routed)           0.499    14.639    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_105
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124    14.763 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[17]_i_1/O
                         net (fo=1, routed)           0.000    14.763    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[17]_i_1_n_0
    SLICE_X11Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.693    15.115    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[17]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.029    15.376    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[17]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -14.763    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 6.445ns (69.129%)  route 2.878ns (30.871%))
  Logic Levels:           7  (DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.820     5.423    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[5]/Q
                         net (fo=4, routed)           0.609     6.488    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg_n_0_[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.612 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23/O
                         net (fo=1, routed)           0.298     6.910    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_23_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.034 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=1, routed)           0.493     7.527    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/seed_reg[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18/O
                         net (fo=32, routed)          0.607     8.258    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_18_n_0
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/_i_9/O
                         net (fo=1, routed)           0.388     8.770    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    12.621 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    12.623    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    14.141 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[6]
                         net (fo=1, routed)           0.481    14.622    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_99
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124    14.746 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[23]_i_1/O
                         net (fo=1, routed)           0.000    14.746    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed[23]_i_1_n_0
    SLICE_X11Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        1.693    15.115    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.032    15.379    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                  0.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/activatePulse_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/lastState_reg/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.070%)  route 0.400ns (73.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.599     1.518    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/activatePulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  reactionTimerProcessor/stateTestProcessor/activatePulse_reg/Q
                         net (fo=6, routed)           0.400     2.059    reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/activatePulse_reg
    SLICE_X3Y48          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/lastState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.948     2.113    reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/lastState_reg/C
                         clock pessimism             -0.250     1.862    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.070     1.932    reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/lastState_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 startButtonDebouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startButtonDebouncer/pipeline_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.600     1.519    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y86          FDSE                                         r  startButtonDebouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDSE (Prop_fdse_C_Q)         0.141     1.660 r  startButtonDebouncer/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.065     1.726    startButtonDebouncer/pipeline[0]
    SLICE_X0Y86          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.872     2.037    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y86          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDSE (Hold_fdse_C_D)         0.075     1.594    startButtonDebouncer/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.815%)  route 0.112ns (44.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.669     1.589    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[26]/Q
                         net (fo=1, routed)           0.112     1.842    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][25]
    SLICE_X2Y46          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.947     2.112    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[26]/C
                         clock pessimism             -0.483     1.629    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.076     1.705    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.598     1.517    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[14]/Q
                         net (fo=1, routed)           0.087     1.745    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[14]
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[14]_i_1/O
                         net (fo=1, routed)           0.000     1.790    reactionTimerProcessor/stateIdleProcessor_n_17
    SLICE_X6Y83          FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.867     2.032    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[14]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120     1.650    reactionTimerProcessor/out_ssdOutput_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.669     1.589    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/Q
                         net (fo=1, routed)           0.089     1.819    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[26]_0[14]
    SLICE_X6Y46          LUT3 (Prop_lut3_I2_O)        0.045     1.864 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[15]_i_1/O
                         net (fo=1, routed)           0.000     1.864    reactionTimerProcessor/statePrepareProcessor/out_delay0_in[15]
    SLICE_X6Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.946     2.111    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.121     1.723    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.599     1.518    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[10]/Q
                         net (fo=1, routed)           0.091     1.750    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg_n_0_[10]
    SLICE_X6Y65          LUT3 (Prop_lut3_I0_O)        0.045     1.795 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[10]_i_1/O
                         net (fo=1, routed)           0.000     1.795    reactionTimerProcessor/stateTestProcessor/tickCounterDivider_n_19
    SLICE_X6Y65          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.868     2.033    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[10]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.121     1.652    reactionTimerProcessor/stateTestProcessor/out_result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.641     1.561    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[27]/Q
                         net (fo=2, routed)           0.066     1.768    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg_n_0_[27]
    SLICE_X19Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1[28]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.917     2.082    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[28]/C
                         clock pessimism             -0.508     1.574    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.091     1.665    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.669     1.589    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/Q
                         net (fo=1, routed)           0.116     1.846    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][24]
    SLICE_X3Y46          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.947     2.112    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[25]/C
                         clock pessimism             -0.483     1.629    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.066     1.695    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.597     1.516    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y82          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[13]/Q
                         net (fo=2, routed)           0.071     1.728    reactionTimerProcessor/stateIdleProcessor/Q[13]
    SLICE_X4Y82          LUT4 (Prop_lut4_I2_O)        0.045     1.773 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[13]_i_1/O
                         net (fo=1, routed)           0.000     1.773    reactionTimerProcessor/stateIdleProcessor_n_18
    SLICE_X4Y82          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.866     2.031    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y82          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[13]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X4Y82          FDSE (Hold_fdse_C_D)         0.091     1.620    reactionTimerProcessor/out_ssdOutput_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.595     1.514    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y80          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[31]/Q
                         net (fo=2, routed)           0.115     1.771    reactionTimerProcessor/stateIdleProcessor/Q[31]
    SLICE_X2Y80          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1053, routed)        0.867     2.032    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[31]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.063     1.615    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in_100MHzClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76     clock1kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y78     clock1kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y45    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/nextDetector/lastState_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y46     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y46     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/idleAnimeReset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     reactionTimerProcessor/resultBusyDetector/lastState_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/out_audioPwmWave_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76     reactionTimerProcessor/stateResultProcessor/idleCounter/out_pulseOut_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/lastState_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73     reactionTimerProcessor/stateResultProcessor/out_reactionTimeValid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     reactionTimerProcessor/stateResultProcessor/testResultDigitReadyDetector/lastState_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/testOutput_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     clock1kHz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y80     clock1kHz/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y46     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y46     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y45     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y46     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y46     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y82     reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y45     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y45     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y45     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y46     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[24]/C



