git clone --depth 1 --no-tags https://github.com/YKengo1224/tremor_extraction_system_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650481160
git clone --depth 1 --no-tags https://github.com/sharathk227/Router-1X3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649827901
git clone --depth 1 --no-tags https://github.com/GiantDwarfRen/CSE140_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649877478
git clone --depth 1 --no-tags https://github.com/monty6400/NumEx1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644286170
git clone --depth 1 --no-tags https://github.com/Jaco-bB-rown/Final-Project-ECE-111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647538481
git clone --depth 1 --no-tags https://github.com/cheepakeepa/ECE_111_Bitcoin_Miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647538173
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/Teenage-Mixing-Ninja-Turtles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655958440
git clone --depth 1 --no-tags https://github.com/Fazail333/Dsd-lab-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647115138
git clone --depth 1 --no-tags https://github.com/MoonLoone/alu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646831191
git clone --depth 1 --no-tags https://github.com/CLA10LAW10/SSD_Keypad_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639529826
git clone --depth 1 --no-tags https://github.com/geoneill12/CPE521_Branch_Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645191495
git clone --depth 1 --no-tags https://github.com/lenguyen8888/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646005655
git clone --depth 1 --no-tags https://github.com/AlphaLyrae0/UVM_RAL_DPI_C_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646335434
git clone --depth 1 --no-tags https://github.com/troykerim/ECE-524-Lab-4-Intro-to-VGA-PMOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646595862
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Half-Adder-using-SV-Day-050-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646936132
git clone --depth 1 --no-tags https://github.com/philiprbrenan/zero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637583348
git clone --depth 1 --no-tags https://github.com/csnewman/juna.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652222287
git clone --depth 1 --no-tags https://github.com/testguruai/riscv-cva6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643149663
git clone --depth 1 --no-tags https://github.com/dewostator/verilog_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654613832
git clone --depth 1 --no-tags https://github.com/cleverever/nand_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656252825
git clone --depth 1 --no-tags https://github.com/bittervivek/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630837241
git clone --depth 1 --no-tags https://github.com/tommy73594/MCDF_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654845621
git clone --depth 1 --no-tags https://github.com/princemahi2001/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655996382
git clone --depth 1 --no-tags https://github.com/rbride/SystemVerilog_Practice_Problems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655465630
git clone --depth 1 --no-tags https://github.com/Temix707/ROI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656592074
git clone --depth 1 --no-tags https://github.com/ArmanGhafarnia/RISC-V-multi-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652995292
git clone --depth 1 --no-tags https://github.com/pp-cyril/Verification-of-AXI-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653056604
git clone --depth 1 --no-tags https://github.com/Bhoomi-sravanthi/D15_UP-DOWN-COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640214814
git clone --depth 1 --no-tags https://github.com/hyungmin2/FlexKA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638825601
git clone --depth 1 --no-tags https://github.com/qyley/limber-generic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638854144
git clone --depth 1 --no-tags https://github.com/AliMaher15/tinyalu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641909567
git clone --depth 1 --no-tags https://github.com/stefana17/AM2940.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640552028
git clone --depth 1 --no-tags https://github.com/flaviens/cva6_yosys_issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643294245
git clone --depth 1 --no-tags https://github.com/Asrithamanju12/SV_Project_Spring_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651293802
git clone --depth 1 --no-tags https://github.com/anmandaisuki/HDL_Source_Storage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654088785
git clone --depth 1 --no-tags https://github.com/Vassardog77/SHA256_optimizations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636009518
git clone --depth 1 --no-tags https://github.com/lelewel4/Fibonacci-search-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637379428
git clone --depth 1 --no-tags https://github.com/sxwkl2/friendly-enigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633776208
git clone --depth 1 --no-tags https://github.com/karthik-0710/Design-and-verification-of-D-Flip-Flop-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634741725
git clone --depth 1 --no-tags https://github.com/2011eric/DCLAB-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633924030
git clone --depth 1 --no-tags https://github.com/thinhngo11/hdlGPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635588370
git clone --depth 1 --no-tags https://github.com/sarakane6090/lpddr2_nios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638485490
git clone --depth 1 --no-tags https://github.com/Bhoomi-sravanthi/D02_Full-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637645833
git clone --depth 1 --no-tags https://github.com/ZVasilii/VerilogRISCV_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639703818
git clone --depth 1 --no-tags https://github.com/juanprrr/jpena_cornputer_architecture_1_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641776934
git clone --depth 1 --no-tags https://github.com/cjstange/perceptron_tiny_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634413768
git clone --depth 1 --no-tags https://github.com/njayawar/ModifiedTetrisV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633611549
git clone --depth 1 --no-tags https://github.com/robmarano/cpu_hdl_catalog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632264294
git clone --depth 1 --no-tags https://github.com/TeoThatsMe/2940.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632416398
git clone --depth 1 --no-tags https://github.com/Totoro742/jos_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633753092
git clone --depth 1 --no-tags https://github.com/mukesh891/google_riscv_dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633738137
git clone --depth 1 --no-tags https://github.com/0TulipRose0/ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635362332
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/silly-synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656699919
git clone --depth 1 --no-tags https://github.com/6Kotnk/async_main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636176005
git clone --depth 1 --no-tags https://github.com/GProCPU/Lexington.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641784635
git clone --depth 1 --no-tags https://github.com/nikhilj6644/MAC_8x8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629239120
git clone --depth 1 --no-tags https://github.com/xiaotianbc/dht11_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629583111
git clone --depth 1 --no-tags https://github.com/pabmars2/riscV_pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630087361
git clone --depth 1 --no-tags https://github.com/akiki19950827/gen_hdl_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630832178
git clone --depth 1 --no-tags https://github.com/bushbecky/Kotsu2Risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988404
git clone --depth 1 --no-tags https://github.com/tamirsh123/BSc_EE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640305384
git clone --depth 1 --no-tags https://github.com/gajendra17/prep_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638162386
git clone --depth 1 --no-tags https://github.com/ayanjdeka/SLC-3.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642272550
git clone --depth 1 --no-tags https://github.com/AydoganArslantash/fbu-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644813807
git clone --depth 1 --no-tags https://github.com/motasem-rafati/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646552443
git clone --depth 1 --no-tags https://github.com/CLA10LAW10/FSM_Digital_Lock_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639530426
git clone --depth 1 --no-tags https://github.com/transistasis/nexys4ddr-mig-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639425771
git clone --depth 1 --no-tags https://github.com/aniruddhavaidya21/SegwayProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638100805
git clone --depth 1 --no-tags https://github.com/cam-br0wn/vliw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640020978
git clone --depth 1 --no-tags https://github.com/ChungKee/Learning_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643092590
git clone --depth 1 --no-tags https://github.com/suchuankai/PE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634572792
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/BCD-to-7-Segment-using-SV-Day-072-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656299871
git clone --depth 1 --no-tags https://github.com/UjvalMadhu/System-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656422189
git clone --depth 1 --no-tags https://github.com/Tahsin2020/LED-Dance-Cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657413761
git clone --depth 1 --no-tags https://github.com/twinter145/NoStallsMP3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650286162
git clone --depth 1 --no-tags https://github.com/tsnlab/2023-nipa-opensource-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650400116
git clone --depth 1 --no-tags https://github.com/AmirEfi/MultiCycle-Processor-of-RISC-V-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650574225
git clone --depth 1 --no-tags https://github.com/nightlanding/dsc_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655673373
git clone --depth 1 --no-tags https://github.com/zhengxuan-luan/ebi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630437276
git clone --depth 1 --no-tags https://github.com/rafaelcollege123/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630675337
git clone --depth 1 --no-tags https://github.com/0TulipRose0/APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635322420
git clone --depth 1 --no-tags https://github.com/aribrin/140L_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635043413
git clone --depth 1 --no-tags https://github.com/VictorClements/Branch_Predictor_CPE404Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634131671
git clone --depth 1 --no-tags https://github.com/Pranav1723/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636706818
git clone --depth 1 --no-tags https://github.com/sid-anand98/Synchronous-FIFO-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653998690
git clone --depth 1 --no-tags https://github.com/CharAznable97/cheriot_zcu102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653064724
git clone --depth 1 --no-tags https://github.com/TDIE/BCD_UVM_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647487684
git clone --depth 1 --no-tags https://github.com/ying-project/fpga-dsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647807548
git clone --depth 1 --no-tags https://github.com/hazemMondy/decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654734614
git clone --depth 1 --no-tags https://github.com/EfrenML/MipsPipelineV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654279901
git clone --depth 1 --no-tags https://github.com/Parsifal22/Systolic-Array-Output-Stationary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654120278
git clone --depth 1 --no-tags https://github.com/HACK-EVENT/hackatdac19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652769279
git clone --depth 1 --no-tags https://github.com/dylanzflores/Resume-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646029609
git clone --depth 1 --no-tags https://github.com/mrowaha/mips-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649082871
git clone --depth 1 --no-tags https://github.com/NP95/p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634706718
git clone --depth 1 --no-tags https://github.com/dsa-shua/FPGA-Based-Arcade-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654974265
git clone --depth 1 --no-tags https://github.com/CSCE689-SP23/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635187695
git clone --depth 1 --no-tags https://github.com/abbmir/alu.proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640724996
git clone --depth 1 --no-tags https://github.com/guilherme-ls/Dual-Slope-Analog-to-Digital-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655680601
