{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604333481187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604333481187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 19:11:21 2020 " "Processing started: Mon Nov 02 19:11:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604333481187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333481187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAN -c CAN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAN -c CAN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333481187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604333481451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604333481451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCAL_ADDRESS local_address can_top.v(15) " "Verilog HDL Declaration information at can_top.v(15): object \"LOCAL_ADDRESS\" differs only in case from object \"local_address\" in the same scope" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_top.v 1 1 " "Found 1 design units, including 1 entities, in source file can_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_top " "Found entity 1: can_top" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604333487753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333487753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate " "Found entity 1: baud_rate" {  } { { "baud_rate.v" "" { Text "C:/hdl_projects/CAN/baud_rate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604333487754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333487754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_DATA can_tx.v(23) " "Verilog HDL Declaration information at can_tx.v(23): object \"tx_data\" differs only in case from object \"TX_DATA\" in the same scope" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_tx " "Found entity 1: can_tx" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604333487755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/can_rx.v " "Can't analyze file -- file output_files/can_rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file can_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_crc " "Found entity 1: can_crc" {  } { { "can_crc.v" "" { Text "C:/hdl_projects/CAN/can_crc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604333487755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file can_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_clk " "Found entity 1: can_clk" {  } { { "can_clk.v" "" { Text "C:/hdl_projects/CAN/can_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604333487755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_message_type RX_MESSAGE_TYPE can_rx.v(151) " "Verilog HDL Declaration information at can_rx.v(151): object \"rx_message_type\" differs only in case from object \"RX_MESSAGE_TYPE\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_address_local RX_ADDRESS_LOCAL can_rx.v(152) " "Verilog HDL Declaration information at can_rx.v(152): object \"rx_address_local\" differs only in case from object \"RX_ADDRESS_LOCAL\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_address_remote RX_ADDRESS_REMOTE can_rx.v(153) " "Verilog HDL Declaration information at can_rx.v(153): object \"rx_address_remote\" differs only in case from object \"RX_ADDRESS_REMOTE\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_handshaking_p RX_HANDSHAKING_P can_rx.v(154) " "Verilog HDL Declaration information at can_rx.v(154): object \"rx_handshaking_p\" differs only in case from object \"RX_HANDSHAKING_P\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_atribute_reserved RX_ATRIBUTE_RESERVED can_rx.v(155) " "Verilog HDL Declaration information at can_rx.v(155): object \"rx_atribute_reserved\" differs only in case from object \"RX_ATRIBUTE_RESERVED\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_expand_count RX_EXPAND_COUNT can_rx.v(156) " "Verilog HDL Declaration information at can_rx.v(156): object \"rx_expand_count\" differs only in case from object \"RX_EXPAND_COUNT\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_cmd_data_sign RX_CMD_DATA_SIGN can_rx.v(157) " "Verilog HDL Declaration information at can_rx.v(157): object \"rx_cmd_data_sign\" differs only in case from object \"RX_CMD_DATA_SIGN\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_dlc RX_DLC can_rx.v(158) " "Verilog HDL Declaration information at can_rx.v(158): object \"rx_dlc\" differs only in case from object \"RX_DLC\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_data RX_DATA can_rx.v(26) " "Verilog HDL Declaration information at can_rx.v(26): object \"rx_data\" differs only in case from object \"RX_DATA\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_crc RX_CRC can_rx.v(159) " "Verilog HDL Declaration information at can_rx.v(159): object \"rx_crc\" differs only in case from object \"RX_CRC\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_rx " "Found entity 1: can_rx" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604333487755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_test.v 1 1 " "Found 1 design units, including 1 entities, in source file can_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_test " "Found entity 1: can_test" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604333487755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmramif.v 1 1 " "Found 1 design units, including 1 entities, in source file pmramif.v" { { "Info" "ISGN_ENTITY_NAME" "1 PMRAMIF " "Found entity 1: PMRAMIF" {  } { { "pmramif.v" "" { Text "C:/hdl_projects/CAN/pmramif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604333487755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_lost_arbitrage can_top.v(261) " "Verilog HDL Implicit Net warning at can_top.v(261): created implicit net for \"tx_lost_arbitrage\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_acknowledged can_top.v(262) " "Verilog HDL Implicit Net warning at can_top.v(262): created implicit net for \"tx_acknowledged\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "can_clk_sync can_top.v(296) " "Verilog HDL Implicit Net warning at can_top.v(296): created implicit net for \"can_clk_sync\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "remote_adress can_top.v(303) " "Verilog HDL Implicit Net warning at can_top.v(303): created implicit net for \"remote_adress\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_wr can_test.v(38) " "Verilog HDL Implicit Net warning at can_test.v(38): created implicit net for \"data_wr\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_wr can_test.v(39) " "Verilog HDL Implicit Net warning at can_test.v(39): created implicit net for \"addr_wr\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_en can_test.v(40) " "Verilog HDL Implicit Net warning at can_test.v(40): created implicit net for \"wr_en\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_done can_test.v(41) " "Verilog HDL Implicit Net warning at can_test.v(41): created implicit net for \"wr_done\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_busy can_test.v(42) " "Verilog HDL Implicit Net warning at can_test.v(42): created implicit net for \"wr_busy\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "can_test " "Elaborating entity \"can_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_send can_test.v(17) " "Verilog HDL or VHDL warning at can_test.v(17): object \"tx_send\" assigned a value but never read" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_done 0 can_test.v(41) " "Net \"wr_done\" at can_test.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_busy 0 can_test.v(42) " "Net \"wr_busy\" at can_test.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_rx_rx can_test.v(12) " "Output port \"test_rx_rx\" at can_test.v(12) has no driver" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_sample can_test.v(15) " "Output port \"test_sample\" at can_test.v(15) has no driver" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_top can_top:can_top_inst " "Elaborating entity \"can_top\" for hierarchy \"can_top:can_top_inst\"" {  } { { "can_test.v" "can_top_inst" { Text "C:/hdl_projects/CAN/can_test.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_atribute can_top.v(83) " "Verilog HDL or VHDL warning at can_top.v(83): object \"tx_atribute\" assigned a value but never read" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_reg can_top.v(91) " "Verilog HDL or VHDL warning at can_top.v(91): object \"rx_data_reg\" assigned a value but never read" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 can_top.v(72) " "Verilog HDL assignment warning at can_top.v(72): truncated value with size 4 to match size of target (3)" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "can_top.v(150) " "Verilog HDL Case Statement warning at can_top.v(150): case item expression covers a value already covered by a previous case item" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 150 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr can_top.v(32) " "Output port \"data_wr\" at can_top.v(32) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr_wr can_top.v(33) " "Output port \"addr_wr\" at can_top.v(33) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_en can_top.v(34) " "Output port \"wr_en\" at can_top.v(34) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_clk_can can_top.v(50) " "Output port \"test_clk_can\" at can_top.v(50) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bit_stuffed can_top.v(55) " "Output port \"bit_stuffed\" at can_top.v(55) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_last_bit can_top.v(56) " "Output port \"test_last_bit\" at can_top.v(56) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 "|can_test|can_top:can_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_tx can_top:can_top_inst\|can_tx:can_tx_instance " "Elaborating entity \"can_tx\" for hierarchy \"can_top:can_top_inst\|can_tx:can_tx_instance\"" {  } { { "can_top.v" "can_tx_instance" { Text "C:/hdl_projects/CAN/can_top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_crc can_top:can_top_inst\|can_tx:can_tx_instance\|can_crc:can_crc_instance " "Elaborating entity \"can_crc\" for hierarchy \"can_top:can_top_inst\|can_tx:can_tx_instance\|can_crc:can_crc_instance\"" {  } { { "can_tx.v" "can_crc_instance" { Text "C:/hdl_projects/CAN/can_tx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_rx can_top:can_top_inst\|can_rx:can_rx_instance " "Elaborating entity \"can_rx\" for hierarchy \"can_top:can_top_inst\|can_rx:can_rx_instance\"" {  } { { "can_top.v" "can_rx_instance" { Text "C:/hdl_projects/CAN/can_top.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_adress can_rx.v(90) " "Verilog HDL warning at can_rx.v(90): object local_adress used but never assigned" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_message_type can_rx.v(151) " "Verilog HDL or VHDL warning at can_rx.v(151): object \"rx_message_type\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_address_local can_rx.v(152) " "Verilog HDL or VHDL warning at can_rx.v(152): object \"rx_address_local\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_handshaking_p can_rx.v(154) " "Verilog HDL or VHDL warning at can_rx.v(154): object \"rx_handshaking_p\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_atribute_reserved can_rx.v(155) " "Verilog HDL or VHDL warning at can_rx.v(155): object \"rx_atribute_reserved\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_expand_count can_rx.v(156) " "Verilog HDL or VHDL warning at can_rx.v(156): object \"rx_expand_count\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_cmd_data_sign can_rx.v(157) " "Verilog HDL or VHDL warning at can_rx.v(157): object \"rx_cmd_data_sign\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_dlc can_rx.v(158) " "Verilog HDL or VHDL warning at can_rx.v(158): object \"rx_dlc\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_crc can_rx.v(159) " "Verilog HDL or VHDL warning at can_rx.v(159): object \"rx_crc\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_stuff_bit can_rx.v(167) " "Verilog HDL or VHDL warning at can_rx.v(167): object \"bit_stuff_bit\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604333487803 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "local_adress 0 can_rx.v(90) " "Net \"local_adress\" at can_rx.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604333487818 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "remote_address can_rx.v(21) " "Output port \"remote_address\" at can_rx.v(21) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487818 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "handshake can_rx.v(22) " "Output port \"handshake\" at can_rx.v(22) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487818 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "expand_count can_rx.v(23) " "Output port \"expand_count\" at can_rx.v(23) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487818 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cmd_data_sign can_rx.v(24) " "Output port \"cmd_data_sign\" at can_rx.v(24) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487818 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dlc can_rx.v(25) " "Output port \"dlc\" at can_rx.v(25) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604333487818 "|can_test|can_top:can_top_inst|can_rx:can_rx_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_clk can_top:can_top_inst\|can_clk:can_clk_instance " "Elaborating entity \"can_clk\" for hierarchy \"can_top:can_top_inst\|can_clk:can_clk_instance\"" {  } { { "can_top.v" "can_clk_instance" { Text "C:/hdl_projects/CAN/can_top.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PMRAMIF PMRAMIF:PMRAMIF_inst " "Elaborating entity \"PMRAMIF\" for hierarchy \"PMRAMIF:PMRAMIF_inst\"" {  } { { "can_test.v" "PMRAMIF_inst" { Text "C:/hdl_projects/CAN/can_test.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487881 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "local_adress can_rx_instance " "Port \"local_adress\" does not exist in macrofunction \"can_rx_instance\"" {  } { { "can_top.v" "can_rx_instance" { Text "C:/hdl_projects/CAN/can_top.v" 319 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487966 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "remote_adress can_rx_instance " "Port \"remote_adress\" does not exist in macrofunction \"can_rx_instance\"" {  } { { "can_top.v" "can_rx_instance" { Text "C:/hdl_projects/CAN/can_top.v" 319 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604333487966 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604333487981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/hdl_projects/CAN/output_files/CAN.map.smsg " "Generated suppressed messages file C:/hdl_projects/CAN/output_files/CAN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333488003 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604333488066 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 02 19:11:28 2020 " "Processing ended: Mon Nov 02 19:11:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604333488066 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604333488066 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604333488066 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333488066 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 43 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 43 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604333488720 ""}
