# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 18:24:56  April 09, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		uart_test_impl1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY uart_test_impl1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:24:56  APRIL 09, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

#============================================================
# KEY
#============================================================
# Use KEY0 push button as reset
set_location_assignment PIN_AA14 -to btn_reset

# Use KEY1 as send back 
set_location_assignment PIN_AA15 -to btn_send_back

#============================================================
# CLOCK
#============================================================
set_location_assignment PIN_AF14 -to clk_i

#============================================================
# LED
#============================================================
set_location_assignment PIN_V16 -to LEDG[0]
set_location_assignment PIN_W16 -to LEDG[1]
set_location_assignment PIN_V17 -to LEDG[2]
set_location_assignment PIN_V18 -to LEDG[3]
set_location_assignment PIN_W17 -to LEDG[4]
set_location_assignment PIN_W19 -to LEDG[5]
set_location_assignment PIN_Y19 -to LEDG[6]
set_location_assignment PIN_W20 -to LEDG[7]

#============================================================
# SEG7
#============================================================
set_location_assignment PIN_AH28 -to seven_seg[6]
set_location_assignment PIN_AG28 -to seven_seg[5]
set_location_assignment PIN_AF28 -to seven_seg[4]
set_location_assignment PIN_AG27 -to seven_seg[3]
set_location_assignment PIN_AE28 -to seven_seg[2]
set_location_assignment PIN_AE27 -to seven_seg[1]
set_location_assignment PIN_AE26 -to seven_seg[0]

#============================================================
# RS232
#============================================================
# Use 4 pins from GPIO_0 for: TX, RX and VCC, GND 
# Look at the "schematic diagram" of DE1-SoC board to see exactly, which ones these are!
#                            ...
#                    VCC---|-o o-|---GND 
#                          | o o | 
#                          | o o | 
#                          | o o | 
#                          | o o |    
# PIN_AG18 (GPIO_0 [34])---|-o o-|---PIN_AJ21 (GPIO_0 [35])
# "rx" of top-level         -----    "tx" of top-level
# connects to "TX" of                connects to "RX" of
# USB-2-UART converter!              USB-2-UART converter!
#
set_location_assignment PIN_AG18 -to rx
set_location_assignment PIN_AJ21 -to tx


set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name BOARD "DE1-SoC Board"
set_global_assignment -name VHDL_FILE 3_uart_tx.vhd
set_global_assignment -name VHDL_FILE 3_uart_rx.vhd
set_global_assignment -name VHDL_FILE 3_mod_m.vhd
set_global_assignment -name VHDL_FILE 3_fifo.vhd
set_global_assignment -name VHDL_FILE 2_uart.vhd
set_global_assignment -name VHDL_FILE 2_debounce.vhd
set_global_assignment -name VHDL_FILE 1_top_level.vhd
set_global_assignment -name QIP_FILE my_altpll.qip
set_global_assignment -name SIP_FILE my_altpll.sip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top