# vsim -coverage -l register_initial_check.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit register_initial_check.ucdb; log -r /*;run -all" 
# Start time: 21:05:48 on Apr 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../rtl/timer_top.v(89): (vopt-2685) [TFMPC] - Too few port connections for 'i_inst'.  Expected 7, found 6.
# ** Warning: ../rtl/timer_top.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'clear'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# coverage save -onexit register_initial_check.ucdb
#  log -r /*
# run -all
# ============================================================================================
# |                           REGISTER INITIAL VALUE CHECK                          |
# ============================================================================================
# ============================================================================================
# |                                      FAIL CASE                                           |
# ============================================================================================
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ========================[ TEST: TDR0 CHECK (0x00) ]=======================
# 
#  t =        435   [FAIL]:  tim_rdata = 32'hxxxxxxxx. EXPECTED: tim_rdata = 32'h00000100   
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ==========================[ TEST: TDR0 (0x04) ]============================
# 
#  t =        785   [FAIL]:  tim_rdata = 32'hxxxxxxxx. EXPECTED: tim_rdata = 32'h00000000   
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TDR1 (0x04) ]===========================
# 
#  t =       1135   [FAIL]:  tim_rdata = 32'hxxxxxxxx. EXPECTED: tim_rdata = 32'h00000000   
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TCMP0 (0x1C) ]===========================
# 
#  t =       1485   [FAIL]:  tim_rdata = 32'hxxxxxxxx. EXPECTED: tim_rdata = 32'hffffffff   
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TCMP1 (0x10) ]===========================
# 
#  t =       1835   [FAIL]:  tim_rdata = 32'hxxxxxxxx. EXPECTED: tim_rdata = 32'hffffffff   
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TIER (0x14) ]============================
# 
#  t =       2185   [FAIL]:  tim_rdata = 32'hxxxxxxxx. EXPECTED: tim_rdata = 32'h00000000   
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TISR (0x18) ]===========================
# 
#  t =       2535   [FAIL]:  tim_rdata = 32'hxxxxxxxx. EXPECTED: tim_rdata = 32'h00000000   
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===============================[ RESERVED ]================================
# 
#  t =       2885   [FAIL]:  tim_rdata = 32'hxxxxxxxx. EXPECTED: tim_rdata = 32'h00000000   
# ============================================================================================
# |                                      SUCCESS CASE                                        |
# ============================================================================================
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ========================[ TEST: TDR0 CHECK (0x00) ]=======================
# 
#  t =       3235   [PASS]:  tim_rdata = 32'h00000100                                       
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ==========================[ TEST: TDR0 (0x04) ]============================
# 
#  t =       3585   [PASS]:  tim_rdata = 32'h00000000                                       
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TDR1 (0x04) ]===========================
# 
#  t =       3935   [PASS]:  tim_rdata = 32'h00000000                                       
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TCMP0 (0x1C) ]===========================
# 
#  t =       4285   [PASS]:  tim_rdata = 32'hffffffff                                       
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TCMP1 (0x10) ]===========================
# 
#  t =       4635   [PASS]:  tim_rdata = 32'hffffffff                                       
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TIER (0x14) ]============================
# 
#  t =       4985   [PASS]:  tim_rdata = 32'h00000000                                       
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===========================[ TEST: TISR (0x18) ]===========================
# 
#  t =       5335   [PASS]:  tim_rdata = 32'h00000000                                       
# 
# =================================================================================
# =======================[ REGISTER INITIAL VALUE CHECK  ]=========================
# =================================================================================
# 
# ===============================[ RESERVED ]================================
# 
#  t =       5685   [PASS]:  tim_rdata = 32'h00000000                                       
# ** Note: $finish    : ../tb/test_bench.v(50)
#    Time: 5885 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 21:05:49 on Apr 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
