//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_10,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_11
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<41>;
	.reg .b32 	%r<118>;
	.reg .f32 	%f<74>;
	.reg .b64 	%rd<61>;
	.loc	1 19 0                          // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_0];
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_1];
$L__tmp0:
	.loc	1 21 28                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:21:33
	shl.b32 	%r71, %r1, 9;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_2];
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_3];
	.loc	1 22 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:22:36
	mov.u32 	%r72, %tid.x;
	shl.b32 	%r73, %r72, 2;
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_4];
	and.b32  	%r74, %r73, 508;
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_5];
	.loc	1 22 23                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:22:23
	or.b32  	%r75, %r71, %r74;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_6];
	or.b32  	%r76, %r75, 1;
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_7];
	or.b32  	%r77, %r75, 2;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_8];
	or.b32  	%r78, %r75, 3;
	ld.param.u64 	%rd5, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_9];
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_10];
	.loc	1 25 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:25:19
	shr.s32 	%r80, %r75, 31;
	shr.u32 	%r81, %r80, 26;
	add.s32 	%r82, %r75, %r81;
	shr.s32 	%r83, %r82, 6;
	.loc	1 24 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:24:19
	and.b32  	%r84, %r82, -64;
	sub.s32 	%r85, %r75, %r84;
	bfe.s32 	%r86, %r1, 22, 1;
	shr.u32 	%r87, %r86, 26;
	add.s32 	%r88, %r76, %r87;
	and.b32  	%r89, %r88, 16777152;
	sub.s32 	%r90, %r76, %r89;
	add.s32 	%r91, %r77, %r87;
	and.b32  	%r92, %r91, 16777152;
	sub.s32 	%r93, %r77, %r92;
	add.s32 	%r94, %r78, %r87;
	and.b32  	%r95, %r94, 16777152;
	sub.s32 	%r96, %r78, %r95;
	.loc	1 26 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:26:19
	shr.u32 	%r97, %r86, 18;
	add.s32 	%r98, %r75, %r97;
	shr.s32 	%r99, %r98, 14;
	.loc	1 27 27                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:27:27
	shr.s32 	%r100, %r82, 31;
	shr.u32 	%r101, %r100, 24;
	add.s32 	%r102, %r83, %r101;
	and.b32  	%r103, %r102, -256;
	sub.s32 	%r104, %r83, %r103;
	.loc	1 28 21                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:28:21
	shr.u32 	%r105, %r86, 22;
	add.s32 	%r106, %r75, %r105;
	shr.s32 	%r107, %r106, 10;
	.loc	1 28 29                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:28:29
	shr.u32 	%r108, %r107, 28;
	add.s32 	%r109, %r107, %r108;
	and.b32  	%r110, %r109, -16;
	sub.s32 	%r111, %r107, %r110;
	.loc	1 30 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:30:31
	mul.wide.s32 	%rd31, %r85, 4;
	add.s64 	%rd1, %rd26, %rd31;
	mov.pred 	%p1, -1;
	.loc	1 30 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:30:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 31 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:31:31
	add.s64 	%rd2, %rd27, %rd31;
	.loc	1 31 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:31:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r6, %r7, %r8, %r9 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r6;
	mov.b32 	%f2, %r7;
	mov.b32 	%f3, %r8;
	mov.b32 	%f4, %r9;
	.loc	1 32 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:32:31
	add.s64 	%rd3, %rd28, %rd31;
	.loc	1 32 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:32:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r10, %r11, %r12, %r13 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 33 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:33:31
	add.s64 	%rd4, %rd29, %rd31;
	.loc	1 33 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:33:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r14, %r15, %r16, %r17 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 34 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:34:20
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.b32 { %r18 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 40 18                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:40:18
	setp.lt.s32 	%p6, %r85, 48;
	.loc	1 41 39                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:39
	mad.lo.s32 	%r112, %r83, 48, %r85;
	.loc	1 41 30                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:30
	mul.wide.s32 	%rd32, %r112, 4;
	add.s64 	%rd6, %rd22, %rd32;
	mov.b32 	%r23, 0;
	.loc	1 41 45                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:45
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd6 + 0 ];
	@!%p6 mov.u32 %r19, %r23;
	@!%p6 mov.u32 %r20, %r23;
	@!%p6 mov.u32 %r21, %r23;
	@!%p6 mov.u32 %r22, %r23;
	// end inline asm
	.loc	1 42 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:42:19
	setp.gt.s32 	%p11, %r85, 47;
	.loc	1 45 40                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:40
	shl.b32 	%r113, %r85, 8;
	shl.b32 	%r114, %r90, 8;
	shl.b32 	%r115, %r93, 8;
	shl.b32 	%r116, %r96, 8;
	.loc	1 45 59                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:59
	shl.b32 	%r117, %r99, 12;
	.loc	1 45 30                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:30
	cvt.s64.s32 	%rd33, %r117;
	cvt.s64.s32 	%rd34, %r113;
	cvt.s64.s32 	%rd35, %r104;
	add.s64 	%rd36, %rd35, %rd34;
	add.s64 	%rd37, %rd36, %rd33;
	shl.b64 	%rd38, %rd37, 2;
	add.s64 	%rd39, %rd23, %rd38;
	add.s64 	%rd7, %rd39, -49152;
	cvt.s64.s32 	%rd40, %r114;
	add.s64 	%rd41, %rd35, %rd40;
	add.s64 	%rd42, %rd41, %rd33;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd23, %rd43;
	add.s64 	%rd8, %rd44, -49152;
	cvt.s64.s32 	%rd45, %r115;
	add.s64 	%rd46, %rd35, %rd45;
	add.s64 	%rd47, %rd46, %rd33;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd23, %rd48;
	add.s64 	%rd9, %rd49, -49152;
	cvt.s64.s32 	%rd50, %r116;
	add.s64 	%rd51, %rd35, %rd50;
	add.s64 	%rd52, %rd51, %rd33;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd54, %rd23, %rd53;
	add.s64 	%rd10, %rd54, -49152;
	.loc	1 45 64                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:64
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r27 }, [ %rd7 + 0 ];
	@!%p11 mov.u32 %r27, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r29 }, [ %rd8 + 0 ];
	@!%p11 mov.u32 %r29, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r31 }, [ %rd9 + 0 ];
	@!%p11 mov.u32 %r31, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r33 }, [ %rd10 + 0 ];
	@!%p11 mov.u32 %r33, %r23;
	// end inline asm
	.loc	1 46 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:46:31
	add.s64 	%rd55, %rd24, %rd38;
	add.s64 	%rd11, %rd55, -49152;
	add.s64 	%rd56, %rd24, %rd43;
	add.s64 	%rd12, %rd56, -49152;
	add.s64 	%rd57, %rd24, %rd48;
	add.s64 	%rd13, %rd57, -49152;
	add.s64 	%rd58, %rd24, %rd53;
	add.s64 	%rd14, %rd58, -49152;
	.loc	1 46 65                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:46:65
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r35 }, [ %rd11 + 0 ];
	@!%p11 mov.u32 %r35, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r37, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r37 }, [ %rd12 + 0 ];
	@!%p11 mov.u32 %r37, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r39 }, [ %rd13 + 0 ];
	@!%p11 mov.u32 %r39, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r41 }, [ %rd14 + 0 ];
	@!%p11 mov.u32 %r41, %r23;
	// end inline asm
	.loc	1 47 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:47:31
	mul.wide.s32 	%rd59, %r111, 4;
	add.s64 	%rd15, %rd25, %rd59;
	.loc	1 47 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:47:36
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r43 }, [ %rd15 + 0 ];
	@!%p11 mov.u32 %r43, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r45, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r45 }, [ %rd15 + 0 ];
	@!%p11 mov.u32 %r45, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r47, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r47 }, [ %rd15 + 0 ];
	@!%p11 mov.u32 %r47, %r23;
	// end inline asm
	// begin inline asm
	mov.u32 %r49, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r49 }, [ %rd15 + 0 ];
	@!%p11 mov.u32 %r49, %r23;
	// end inline asm
	.loc	1 55 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:55:20
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 56 27                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:56:27
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 46 65                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:46:65
	mov.b32 	%f13, %r41;
	mov.b32 	%f14, %r39;
	mov.b32 	%f15, %r37;
	mov.b32 	%f16, %r35;
	.loc	1 47 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:47:36
	mov.b32 	%f17, %r49;
	mov.b32 	%f18, %r47;
	mov.b32 	%f19, %r45;
	mov.b32 	%f20, %r43;
	.loc	1 45 64                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:64
	mov.b32 	%f21, %r33;
	mov.b32 	%f22, %r31;
	mov.b32 	%f23, %r29;
	mov.b32 	%f24, %r27;
	.loc	1 34 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:34:20
	mov.b32 	%f25, %r18;
	.loc	1 58 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:58:20
	mov.b32 	%r53, %f9;
	mov.b32 	%r52, 1065353216;
	// begin inline asm
	div.full.f32 %r51, %r52, %r53;
	// end inline asm
	mov.b32 	%f26, %r51;
	mov.b32 	%r56, %f10;
	// begin inline asm
	div.full.f32 %r54, %r52, %r56;
	// end inline asm
	mov.b32 	%f27, %r54;
	mov.b32 	%r59, %f11;
	// begin inline asm
	div.full.f32 %r57, %r52, %r59;
	// end inline asm
	mov.b32 	%f28, %r57;
	mov.b32 	%r62, %f12;
	// begin inline asm
	div.full.f32 %r60, %r52, %r62;
	// end inline asm
	mov.b32 	%f29, %r60;
	.loc	1 41 45                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:45
	mov.b32 	%f30, %r19;
	mov.b32 	%f31, %r20;
	mov.b32 	%f32, %r21;
	mov.b32 	%f33, %r22;
	.loc	1 49 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:49:19
	fma.rn.f32 	%f34, %f16, %f20, %f24;
	fma.rn.f32 	%f35, %f15, %f19, %f23;
	fma.rn.f32 	%f36, %f14, %f18, %f22;
	fma.rn.f32 	%f37, %f13, %f17, %f21;
	.loc	1 52 33                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:52:33
	selp.f32 	%f38, %f33, %f37, %p6;
	selp.f32 	%f39, %f32, %f36, %p6;
	selp.f32 	%f40, %f31, %f35, %p6;
	selp.f32 	%f41, %f30, %f34, %p6;
	.loc	1 30 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:30:36
	mov.b32 	%f42, %r5;
	mov.b32 	%f43, %r4;
	mov.b32 	%f44, %r3;
	mov.b32 	%f45, %r2;
	.loc	1 53 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:53:20
	sub.f32 	%f46, %f41, %f45;
	sub.f32 	%f47, %f40, %f44;
	sub.f32 	%f48, %f39, %f43;
	sub.f32 	%f49, %f38, %f42;
	.loc	1 33 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:33:36
	mov.b32 	%f50, %r17;
	mov.b32 	%f51, %r16;
	mov.b32 	%f52, %r15;
	mov.b32 	%f53, %r14;
	.loc	1 32 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:32:36
	mov.b32 	%f54, %r13;
	mov.b32 	%f55, %r12;
	mov.b32 	%f56, %r11;
	mov.b32 	%f57, %r10;
	.loc	1 61 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:61:20
	mul.f32 	%f58, %f49, %f29;
	mul.f32 	%f59, %f48, %f28;
	mul.f32 	%f60, %f47, %f27;
	mul.f32 	%f61, %f46, %f26;
	.loc	1 63 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:63:20
	fma.rn.f32 	%f62, %f61, %f57, %f53;
	fma.rn.f32 	%f63, %f60, %f56, %f52;
	fma.rn.f32 	%f64, %f59, %f55, %f51;
	fma.rn.f32 	%f65, %f58, %f54, %f50;
	.loc	1 65 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:65:20
	setp.gt.f32 	%p37, %f65, 0f00000000;
	setp.gt.f32 	%p38, %f64, 0f00000000;
	setp.gt.f32 	%p39, %f63, 0f00000000;
	setp.gt.f32 	%p40, %f62, 0f00000000;
	.loc	1 66 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:66:20
	mul.f32 	%f66, %f62, %f25;
	mul.f32 	%f67, %f63, %f25;
	mul.f32 	%f68, %f64, %f25;
	mul.f32 	%f69, %f65, %f25;
	.loc	1 67 35                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:67:35
	selp.f32 	%f70, %f62, %f66, %p40;
	selp.f32 	%f71, %f63, %f67, %p39;
	selp.f32 	%f72, %f64, %f68, %p38;
	selp.f32 	%f73, %f65, %f69, %p37;
	.loc	1 68 25                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:68:25
	mul.wide.s32 	%rd60, %r75, 4;
	add.s64 	%rd19, %rd30, %rd60;
	.loc	1 68 37                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:68:37
	mov.b32 	%r63, %f41;
	mov.b32 	%r64, %f40;
	mov.b32 	%r65, %f39;
	mov.b32 	%r66, %f38;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd19 + 0 ], { %r63, %r64, %r65, %r66 };
	// end inline asm
	.loc	1 69 28                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:69:28
	add.s64 	%rd20, %rd21, %rd60;
	.loc	1 69 40                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:69:40
	mov.b32 	%r67, %f70;
	mov.b32 	%r68, %f71;
	mov.b32 	%r69, %f72;
	mov.b32 	%r70, %f73;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd20 + 0 ], { %r67, %r68, %r69, %r70 };
	// end inline asm
	.loc	1 69 4                          // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:69:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/zd/czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 122
.b8 100
.b8 102
.b8 122
.b8 50
.b8 108
.b8 121
.b8 110
.b8 109
.b8 119
.b8 108
.b8 97
.b8 98
.b8 109
.b8 98
.b8 115
.b8 119
.b8 101
.b8 97
.b8 98
.b8 99
.b8 101
.b8 109
.b8 52
.b8 103
.b8 120
.b8 55
.b8 101
.b8 104
.b8 52
.b8 115
.b8 112
.b8 122
.b8 105
.b8 105
.b8 51
.b8 120
.b8 54
.b8 102
.b8 98
.b8 111
.b8 110
.b8 112
.b8 98
.b8 98
.b8 109
.b8 122
.b8 109
.b8 100
.b8 116
.b8 109
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 122
.b8 100
.b8 0
	}
	.section	.debug_macinfo	{	}
