
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041929                       # Number of seconds simulated
sim_ticks                                 41929332000                       # Number of ticks simulated
final_tick                                41929332000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102332                       # Simulator instruction rate (inst/s)
host_op_rate                                   186535                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42907260                       # Simulator tick rate (ticks/s)
host_mem_usage                                2213196                       # Number of bytes of host memory used
host_seconds                                   977.21                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     182283316                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             36416                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             72832                       # Number of bytes read from this memory
system.physmem.bytes_read::total               109248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        36416                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36416                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                569                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1138                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1707                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               868509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1737018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2605527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          868509                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             868509                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              868509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1737018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2605527                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1600.813548                       # Cycle average of tags in use
system.l2.total_refs                           322729                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1693                       # Sample count of references to valid blocks.
system.l2.avg_refs                         190.625517                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           817.593763                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             555.454556                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             227.765229                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.199608                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.135609                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.055607                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.390824                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                32387                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               145011                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  177398                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           148589                       # number of Writeback hits
system.l2.Writeback_hits::total                148589                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               3972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3972                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 32387                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                148983                       # number of demand (read+write) hits
system.l2.demand_hits::total                   181370                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                32387                       # number of overall hits
system.l2.overall_hits::cpu.data               148983                       # number of overall hits
system.l2.overall_hits::total                  181370                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                569                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                233                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   802                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 905                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 569                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1138                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1707                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                569                       # number of overall misses
system.l2.overall_misses::cpu.data               1138                       # number of overall misses
system.l2.overall_misses::total                  1707                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30509000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     12639000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        43148000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     47456000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      47456000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      60095000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         90604000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30509000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     60095000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        90604000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            32956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           145244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              178200                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       148589                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            148589                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4877                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             32956                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            150121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               183077                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            32956                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           150121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              183077                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.017265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.001604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004501                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.185565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.185565                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.017265                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.007581                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009324                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.017265                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.007581                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009324                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53618.629174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54244.635193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53800.498753                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52437.569061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52437.569061                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53618.629174                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52807.557118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53077.914470                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53618.629174                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52807.557118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53077.914470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           233                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              802                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            905                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1707                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1707                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23571000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      9794000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     33365000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     36444500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36444500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     46238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     69809500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     46238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     69809500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.017265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.001604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004501                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.185565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.185565                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.017265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009324                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.017265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009324                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41425.307557                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42034.334764                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41602.244389                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40270.165746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40270.165746                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41425.307557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40631.370826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40896.016403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41425.307557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40631.370826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40896.016403                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                24556251                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24556251                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            143450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15253464                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14507591                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.110140                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  584                       # Number of system calls
system.cpu.numCycles                         83858665                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           18448616                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      103784592                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    24556251                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14507591                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      54844337                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1364543                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                9161538                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           137                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  17694348                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 21209                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           83675361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.251285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.772682                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 29055812     34.72%     34.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   685877      0.82%     35.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9855814     11.78%     47.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  8331819      9.96%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 35746039     42.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             83675361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.292829                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.237613                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21688118                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6243926                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  51650773                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2871833                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1220711                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              188048704                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1220711                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23319466                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1838635                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9629                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  51467285                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5819635                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              187600481                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   734                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2907610                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  2725                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           219884053                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             462416458                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        462330522                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             85936                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             213746981                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  6137040                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                601                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            602                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10195646                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20785038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10460778                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50807                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            39499                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  186957341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 666                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 184481103                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             81552                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4392029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     10716850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             81                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      83675361                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.204724                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.235526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11143775     13.32%     13.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13804003     16.50%     29.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15324835     18.31%     48.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            33583562     40.14%     88.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9819186     11.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        83675361                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2683854     99.32%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 18323      0.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             65383      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             153745902     83.34%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26253      0.01%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20242359     10.97%     94.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10401206      5.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              184481103                       # Type of FU issued
system.cpu.iq.rate                           2.199905                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2702177                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014647                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          455333972                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         191315273                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    184123579                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               87320                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              35117                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        34424                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              187065093                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   52804                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            96621                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       736031                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       125780                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10096                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1220711                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  314313                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 27642                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           186958007                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               145                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20785038                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10460778                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                599                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2192                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            354                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         138237                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6717                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               144954                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             184283960                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              20212090                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            197139                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30606767                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 23710390                       # Number of branches executed
system.cpu.iew.exec_stores                   10394677                       # Number of stores executed
system.cpu.iew.exec_rate                     2.197554                       # Inst execution rate
system.cpu.iew.wb_sent                      184215601                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     184158003                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 135734255                       # num instructions producing a value
system.cpu.iew.wb_consumers                 197110207                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.196052                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.688621                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         4674870                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            143469                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     82454650                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.210710                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.707578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     23568533     28.58%     28.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10365439     12.57%     41.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5928148      7.19%     48.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10308539     12.50%     60.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     32283991     39.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     82454650                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              182283316                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30384004                       # Number of memory references committed
system.cpu.commit.loads                      20049007                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23684781                       # Number of branches committed
system.cpu.commit.fp_insts                      34057                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 182188836                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              32283991                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    237128845                       # The number of ROB reads
system.cpu.rob.rob_writes                   375137235                       # The number of ROB writes
system.cpu.timesIdled                           44942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          183304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     182283316                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.838587                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.838587                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.192483                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.192483                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                359340247                       # number of integer regfile reads
system.cpu.int_regfile_writes               215774964                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     54340                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23935                       # number of floating regfile writes
system.cpu.misc_regfile_reads                90853598                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  32541                       # number of replacements
system.cpu.icache.tagsinuse                408.773202                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17661169                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  32956                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 535.901475                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     408.773202                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.798385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.798385                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17661169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17661169                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17661169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17661169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17661169                       # number of overall hits
system.cpu.icache.overall_hits::total        17661169                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        33179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33179                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        33179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        33179                       # number of overall misses
system.cpu.icache.overall_misses::total         33179                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    459349000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    459349000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    459349000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    459349000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    459349000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    459349000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17694348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17694348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17694348                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17694348                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17694348                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17694348                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001875                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001875                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001875                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001875                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001875                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001875                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13844.570361                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13844.570361                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13844.570361                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13844.570361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13844.570361                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13844.570361                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          223                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32956                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32956                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32956                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32956                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32956                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32956                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    387432000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    387432000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    387432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    387432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    387432000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    387432000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001863                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001863                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001863                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001863                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11756.038354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11756.038354                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11756.038354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11756.038354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11756.038354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11756.038354                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 149609                       # number of replacements
system.cpu.dcache.tagsinuse                506.875333                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 30114431                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 150121                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 200.601055                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             2381234000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     506.875333                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.989991                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.989991                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     19784313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19784313                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10330118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10330118                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      30114431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30114431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     30114431                       # number of overall hits
system.cpu.dcache.overall_hits::total        30114431                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       282848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        282848                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4879                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       287727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         287727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       287727                       # number of overall misses
system.cpu.dcache.overall_misses::total        287727                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2991115500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2991115500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    101976500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101976500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3093092000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3093092000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3093092000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3093092000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20067161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20067161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10334997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10334997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     30402158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30402158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     30402158                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30402158                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014095                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000472                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009464                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10574.992576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10574.992576                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20901.106784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20901.106784                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 10750.092970                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10750.092970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 10750.092970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10750.092970                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.181818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       148589                       # number of writebacks
system.cpu.dcache.writebacks::total            148589                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       137603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       137603                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       137606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       137606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       137606                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       137606                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       145245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       145245                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4876                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       150121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       150121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       150121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       150121                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1608459000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1608459000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     92160500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92160500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1700619500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1700619500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1700619500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1700619500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004938                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11074.109264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11074.109264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18900.840853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18900.840853                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11328.325151                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11328.325151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11328.325151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11328.325151                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
