static inline void T_1 F_1 ( void ) {\r\nF_2 ( L_1 , V_1 , V_2 ) ;\r\n}\r\nstatic inline void F_3 ( const T_2 * V_3 , unsigned char V_4 , T_3 V_5 ) {\r\nF_4 ( F_5 ( V_5 ) , V_3 -> V_6 + V_4 ) ;\r\n}\r\nstatic inline T_3 F_6 ( const T_2 * V_3 , unsigned char V_4 ) {\r\nreturn F_7 ( F_8 ( V_3 -> V_6 + V_4 ) ) ;\r\n}\r\nstatic inline void F_9 ( const T_2 * V_3 , unsigned char V_4 , T_4 V_5 ) {\r\nF_10 ( F_11 ( V_5 ) , V_3 -> V_6 + V_4 ) ;\r\n}\r\nstatic inline T_4 F_12 ( const T_2 * V_3 , unsigned char V_4 ) {\r\nreturn F_13 ( F_14 ( V_3 -> V_6 + V_4 ) ) ;\r\n}\r\nstatic inline void F_15 ( const T_2 * V_3 , unsigned char V_4 , void * V_7 , T_3 V_8 ) {\r\nF_16 ( V_3 -> V_6 + V_4 , V_7 , V_8 ) ;\r\n}\r\nstatic inline void F_17 ( const T_2 * V_3 , unsigned char V_4 , void * V_7 , T_3 V_8 ) {\r\nF_18 ( V_3 -> V_6 + V_4 , V_7 , V_8 ) ;\r\n}\r\nstatic inline void F_19 ( const T_2 * V_3 , T_5 * V_7 , T_3 V_5 ) {\r\nF_3 ( V_3 , V_9 , ( V_7 - ( T_5 * ) 0 ) * sizeof( T_5 ) ) ;\r\nF_3 ( V_3 , V_10 , V_5 ) ;\r\n}\r\nstatic inline T_3 F_20 ( const T_2 * V_3 , T_5 * V_7 ) {\r\nF_3 ( V_3 , V_11 , ( V_7 - ( T_5 * ) 0 ) * sizeof( T_5 ) ) ;\r\nreturn F_6 ( V_3 , V_10 ) ;\r\n}\r\nstatic inline void F_21 ( const T_2 * V_3 , T_3 V_7 , T_3 V_5 ) {\r\nF_3 ( V_3 , V_9 , ( T_3 ) V_7 | 0x80000000 ) ;\r\nF_3 ( V_3 , V_10 , V_5 ) ;\r\n}\r\nstatic inline T_3 F_22 ( const T_2 * V_3 , T_3 V_7 ) {\r\nF_3 ( V_3 , V_11 , ( T_3 ) V_7 | 0x80000000 ) ;\r\nreturn F_6 ( V_3 , V_10 ) ;\r\n}\r\nstatic inline void F_23 ( T_2 * V_3 , T_4 V_12 ) {\r\nF_9 ( V_3 , V_13 , V_14 | V_12 ) ;\r\nreturn;\r\n}\r\nstatic void F_24 ( T_2 * V_3 ) {\r\nwhile ( F_12 ( V_3 , V_13 ) & V_14 )\r\n;\r\nreturn;\r\n}\r\nstatic inline void F_25 ( T_2 * V_3 , T_4 V_12 ) {\r\nF_9 ( V_3 , V_13 , V_12 ) ;\r\nreturn;\r\n}\r\nstatic void F_26 ( T_2 * V_3 ) {\r\nwhile ( F_12 ( V_3 , V_13 ) & V_15 )\r\n;\r\nreturn;\r\n}\r\nstatic inline void F_27 ( T_2 * V_3 , T_4 V_16 ) {\r\nF_3 ( V_3 , V_17 , V_16 ) ;\r\nreturn;\r\n}\r\nstatic inline void F_28 ( T_2 * V_3 , short V_18 , T_6 V_19 , T_4 V_20 ) {\r\nF_9 ( V_3 , V_21 ,\r\nV_18 * V_22 | V_19 ) ;\r\nF_9 ( V_3 , V_23 , V_20 ) ;\r\nreturn;\r\n}\r\nstatic inline void F_29 ( char * V_24 , unsigned int V_25 , struct V_26 * V_27 ) {\r\n#ifdef F_30\r\nunsigned int V_28 ;\r\nunsigned char * V_5 = V_27 -> V_5 ;\r\nF_31 ( V_29 , L_2 , V_24 , V_25 ) ;\r\nfor ( V_28 = 0 ; V_28 < V_27 -> V_8 && V_28 < 256 ; V_28 ++ )\r\nF_32 ( V_29 , L_3 , V_5 [ V_28 ] ) ;\r\nF_33 ( V_29 , L_4 ) ;\r\n#else\r\n( void ) V_24 ;\r\n( void ) V_25 ;\r\n( void ) V_27 ;\r\n#endif\r\nreturn;\r\n}\r\nstatic inline void F_34 ( T_2 * V_3 ) {\r\n#ifdef F_30\r\nF_35 ( V_30 , L_5 , F_6 ( V_3 , V_31 ) ) ;\r\nF_35 ( V_30 , L_6 , F_12 ( V_3 , V_32 ) ) ;\r\nF_35 ( V_30 , L_7 , F_12 ( V_3 , V_33 ) ) ;\r\nF_35 ( V_30 , L_8 , F_12 ( V_3 , V_34 ) ) ;\r\nF_35 ( V_30 , L_9 , F_6 ( V_3 , V_35 ) ) ;\r\nF_35 ( V_30 , L_10 , F_6 ( V_3 , V_36 ) ) ;\r\n#else\r\n( void ) V_3 ;\r\n#endif\r\nreturn;\r\n}\r\nstatic inline void F_36 ( T_2 * V_3 ) {\r\n#ifdef F_30\r\nunsigned int V_28 ;\r\nF_31 ( V_30 , L_11 ) ;\r\nfor ( V_28 = 0 ; V_28 < 0x10 ; ++ V_28 )\r\nF_32 ( V_30 , L_12 , F_22 ( V_3 , V_28 ) ) ;\r\nF_33 ( V_30 , L_4 ) ;\r\n#else\r\n( void ) V_3 ;\r\n#endif\r\nreturn;\r\n}\r\nstatic inline int F_37 ( T_4 * V_12 , const short V_37 , const int V_38 ) {\r\nunsigned short V_39 = 10 - V_40 ;\r\nif ( 0 <= V_37 && V_37 < 1 << V_40 && 0 <= V_38 && V_38 < 1 << V_39 ) {\r\n* V_12 = V_37 << V_39 | V_38 ;\r\nreturn * V_12 ? 0 : - V_41 ;\r\n}\r\nreturn - V_41 ;\r\n}\r\nstatic inline T_4 F_38 ( T_3 V_42 ) {\r\nreturn V_42 & V_43 ;\r\n}\r\nstatic inline T_4 F_39 ( T_3 V_42 ) {\r\nreturn ( V_42 >> V_44 ) & V_45 ;\r\n}\r\nstatic int F_40 ( const T_2 * V_3 , T_3 V_46 , T_7 V_47 ,\r\nT_4 * V_48 , unsigned int * V_49 )\r\n{\r\nconst unsigned long V_50 = F_41 ( V_51 , & V_3 -> V_52 ) ? V_53 : V_54 ;\r\nT_3 div = V_55 ;\r\nT_3 V_56 ;\r\nunsigned long V_57 = V_50 ;\r\nunsigned int V_58 = 0 ;\r\nF_35 ( V_59 | V_60 , L_13 , V_50 , V_46 ,\r\nV_47 == V_61 ? L_14 : V_47 == V_62 ? L_15 : L_16 ) ;\r\nif ( ! V_46 ) {\r\nF_35 ( V_59 | V_63 , L_17 ) ;\r\nreturn - V_41 ;\r\n}\r\nwhile ( V_58 < V_64 + V_55 && ( V_57 % 2 == 0 ) ) {\r\nV_57 = V_57 >> 1 ;\r\n++ V_58 ;\r\n}\r\nif ( V_57 <= ( V_46 << ( V_64 + V_55 - V_58 ) ) ) {\r\nswitch ( V_47 ) {\r\ncase V_62 :\r\nV_56 = F_42 ( V_50 , V_46 << div ) ;\r\nif ( ! V_56 )\r\nV_56 = 1 ;\r\nbreak;\r\ncase V_65 :\r\nV_56 = F_43 ( V_50 , V_46 << div ) ;\r\nif ( ! V_56 )\r\nV_56 = 1 ;\r\nbreak;\r\ndefault:\r\nV_56 = V_50 / ( V_46 << div ) ;\r\nif ( ! V_56 )\r\nreturn - V_41 ;\r\n}\r\nF_35 ( V_59 , L_18 , V_56 , div ) ;\r\ngoto V_66;\r\n}\r\nwhile ( div < V_67 ) {\r\ndiv ++ ;\r\nif ( V_57 <= ( V_46 << ( V_64 + div - V_58 ) ) ) {\r\nswitch ( V_47 ) {\r\ncase V_62 :\r\nV_56 = F_42 ( V_50 , V_46 << div ) ;\r\nbreak;\r\ncase V_65 :\r\nV_56 = F_43 ( V_50 , V_46 << div ) ;\r\nbreak;\r\ndefault:\r\nV_56 = V_50 / ( V_46 << div ) ;\r\n}\r\nF_35 ( V_59 , L_19 , V_56 , div ) ;\r\ngoto V_66;\r\n}\r\n}\r\nif ( V_47 == V_62 )\r\nreturn - V_41 ;\r\nV_56 = 1 << V_64 ;\r\nF_35 ( V_59 , L_20 , V_56 , div ) ;\r\nV_66:\r\nif ( div > V_67 || ( ! V_56 ) || V_56 > 1 << V_64 ) {\r\nF_35 ( V_59 , L_21 ,\r\ndiv , V_56 ) ;\r\nreturn - V_41 ;\r\n} else {\r\nif ( V_48 )\r\n* V_48 = ( div << V_68 ) | ( V_56 - 1 ) ;\r\nif ( V_49 ) {\r\n* V_49 = F_42 ( V_50 , V_56 << div ) ;\r\nF_35 ( V_59 , L_22 , * V_49 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int F_44 ( const T_2 * V_3 , T_3 V_46 , T_7 V_47 , unsigned int V_69 ,\r\nT_4 * V_70 , unsigned int * V_49 ) {\r\nunsigned int V_71 ;\r\nF_35 ( V_59 | V_60 , L_23 ,\r\nV_46 , ( V_47 == V_61 ) ? L_14 : ( V_47 == V_62 ) ? L_15 : L_16 , V_69 ) ;\r\nif ( ! V_49 )\r\nV_49 = & V_71 ;\r\nif ( F_40 ( V_3 , V_46 , V_65 , V_70 , V_49 ) )\r\nreturn - 1 ;\r\nif ( V_46 - V_69 <= * V_49 && * V_49 <= V_46 + V_69 )\r\nreturn 0 ;\r\nelse\r\nreturn F_40 ( V_3 , V_46 , V_47 , V_70 , V_49 ) ;\r\n}\r\nstatic int F_45 ( T_2 * V_3 , T_4 V_12 ) {\r\nunsigned long V_52 ;\r\nT_3 V_72 ;\r\nT_4 V_73 = V_74 ;\r\nT_8 * V_75 = & V_76 -> V_77 [ V_12 ] ;\r\nF_35 ( V_60 , L_24 , V_12 ) ;\r\nF_46 ( & V_3 -> V_78 , V_52 ) ;\r\nV_72 = F_20 ( V_3 , & V_75 -> V_79 ) & V_80 ;\r\nF_47 ( & V_3 -> V_78 , V_52 ) ;\r\nif ( V_72 != V_81 ) {\r\nF_35 ( V_63 | V_82 , L_25 ) ;\r\nreturn - V_83 ;\r\n}\r\nif ( V_3 -> V_84 ) {\r\nV_73 = V_3 -> V_85 [ -- V_3 -> V_84 ] ;\r\nF_35 ( V_82 , L_26 , V_73 ) ;\r\nif ( V_73 == V_81 || V_73 == V_74 ) {\r\nF_35 ( V_63 | V_82 , L_27 ) ;\r\nV_73 = V_74 ;\r\n}\r\n} else {\r\nF_35 ( V_82 , L_28 ) ;\r\n}\r\nF_46 ( & V_3 -> V_78 , V_52 ) ;\r\nF_19 ( V_3 , & V_75 -> V_79 ,\r\nV_73 | V_86 | V_87 ) ;\r\nif ( V_73 != V_74 )\r\nF_19 ( V_3 , & V_75 -> V_88 , V_73 ) ;\r\nF_47 ( & V_3 -> V_78 , V_52 ) ;\r\nF_35 ( V_60 , L_29 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_48 ( struct V_26 * V_27 ) {\r\nif ( F_49 ( V_27 ) -> V_89 -> V_90 ) {\r\nF_49 ( V_27 ) -> V_89 -> V_90 ( F_49 ( V_27 ) -> V_89 , V_27 ) ;\r\n} else {\r\nF_50 ( V_27 ) ;\r\n}\r\n}\r\nstatic void F_51 ( T_2 * V_3 , T_4 V_25 ) {\r\nunsigned long V_52 ;\r\nT_3 V_20 ;\r\nT_3 V_91 , V_92 ;\r\nT_8 * V_75 = & V_76 -> V_77 [ V_25 ] ;\r\nint V_93 = 0 ;\r\nF_46 ( & V_3 -> V_78 , V_52 ) ;\r\nV_20 = F_20 ( V_3 , & V_75 -> V_79 ) & V_80 ;\r\nF_47 ( & V_3 -> V_78 , V_52 ) ;\r\nif ( V_20 == V_81 ) {\r\nF_35 ( V_82 , L_30 , V_25 ) ;\r\nreturn;\r\n}\r\nif ( V_20 == V_74 )\r\nV_93 = 1 ;\r\nF_46 ( & V_3 -> V_78 , V_52 ) ;\r\nfor (; ; ) {\r\nF_19 ( V_3 , & V_75 -> V_79 , V_81 ) ;\r\nif ( ( F_20 ( V_3 , & V_75 -> V_79 ) & V_80 ) == V_81 )\r\nbreak;\r\nV_93 = 0 ;\r\n}\r\nif ( V_93 ) {\r\nF_47 ( & V_3 -> V_78 , V_52 ) ;\r\nreturn;\r\n}\r\nF_24 ( V_3 ) ;\r\nfor (; ; ) {\r\nT_4 V_94 = V_25 ^ ( V_95 / 2 ) ;\r\nF_25 ( V_3 , V_94 ) ;\r\nF_26 ( V_3 ) ;\r\nV_91 = F_20 ( V_3 , & V_75 -> V_88 ) ;\r\nF_25 ( V_3 , V_25 ) ;\r\nF_26 ( V_3 ) ;\r\nF_23 ( V_3 , V_25 ) ;\r\nF_24 ( V_3 ) ;\r\nF_25 ( V_3 , V_94 ) ;\r\nF_26 ( V_3 ) ;\r\nV_92 = F_20 ( V_3 , & V_75 -> V_88 ) ;\r\nF_35 ( V_82 | V_96 , L_31 , V_91 , V_92 ) ;\r\nif ( V_91 == V_92 ) {\r\nV_3 -> V_85 [ V_3 -> V_84 ++ ] = ( T_4 ) V_91 ;\r\nbreak;\r\n}\r\n}\r\n#if 0\r\n{\r\nrx_q_entry * wr_ptr = &memmap->rx_q_entries[rd_regw (dev, RX_QUEUE_WR_PTR_OFF)];\r\nrx_q_entry * rd_ptr = dev->rx_q_entry;\r\nPRINTD (DBG_VCC|DBG_RX, "rd_ptr = %u, wr_ptr = %u", rd_ptr, wr_ptr);\r\nwhile (rd_ptr != wr_ptr) {\r\nu32 x = rd_mem (dev, (HDW *) rd_ptr);\r\nif (vc == rx_q_entry_to_rx_channel (x)) {\r\nx |= SIMONS_DODGEY_MARKER;\r\nPRINTD (DBG_RX|DBG_VCC|DBG_WARN, "marking a frame as dodgey");\r\nwr_mem (dev, (HDW *) rd_ptr, x);\r\n}\r\nif (rd_ptr == dev->rx_q_wrap)\r\nrd_ptr = dev->rx_q_reset;\r\nelse\r\nrd_ptr++;\r\n}\r\n}\r\n#endif\r\nF_47 ( & V_3 -> V_78 , V_52 ) ;\r\nreturn;\r\n}\r\nstatic void F_52 ( T_2 * V_3 , int V_97 ) {\r\nunsigned int V_98 ;\r\nint V_99 = 0 ;\r\n#ifndef F_53\r\nV_99 = 1 ;\r\nwhile ( V_99 ) {\r\n#endif\r\nV_98 = V_3 -> V_98 ;\r\n#if 0\r\nspin_count = 0;\r\nwhile (rd_regl (dev, MASTER_RX_COUNT_REG_OFF)) {\r\nPRINTD (DBG_RX|DBG_WARN, "RX error: other PCI Bus Master RX still in progress!");\r\nif (++spin_count > 10) {\r\nPRINTD (DBG_RX|DBG_ERR, "spun out waiting PCI Bus Master RX completion");\r\nwr_regl (dev, MASTER_RX_COUNT_REG_OFF, 0);\r\nclear_bit (rx_busy, &dev->flags);\r\nhrz_kfree_skb (dev->rx_skb);\r\nreturn;\r\n}\r\n}\r\n#endif\r\nif ( V_98 ) {\r\nif ( V_98 <= V_100 ) {\r\nF_35 ( V_96 | V_101 , L_32 ) ;\r\nV_99 = 1 ;\r\n}\r\nif ( V_98 <= V_102 ) {\r\nF_35 ( V_96 | V_101 , L_33 ) ;\r\nV_3 -> V_98 = 0 ;\r\n} else {\r\nF_35 ( V_96 | V_101 , L_34 ) ;\r\nV_3 -> V_98 = V_98 - V_102 ;\r\nV_98 = V_102 ;\r\n}\r\n} else {\r\n#if 0\r\nunsigned int rx_regions = dev->rx_regions;\r\n#else\r\nunsigned int V_103 = 0 ;\r\n#endif\r\nif ( V_103 ) {\r\n#if 0\r\ndev->rx_addr = dev->rx_iovec->iov_base;\r\nrx_bytes = dev->rx_iovec->iov_len;\r\n++dev->rx_iovec;\r\ndev->rx_regions = rx_regions - 1;\r\nif (rx_bytes <= MAX_PIO_COUNT) {\r\nPRINTD (DBG_RX|DBG_BUS, "(pio)");\r\npio_instead = 1;\r\n}\r\nif (rx_bytes <= MAX_TRANSFER_COUNT) {\r\nPRINTD (DBG_RX|DBG_BUS, "(full region)");\r\ndev->rx_bytes = 0;\r\n} else {\r\nPRINTD (DBG_RX|DBG_BUS, "(start multi region)");\r\ndev->rx_bytes = rx_bytes - MAX_TRANSFER_COUNT;\r\nrx_bytes = MAX_TRANSFER_COUNT;\r\n}\r\n#endif\r\n} else {\r\nstruct V_26 * V_27 = V_3 -> V_104 ;\r\nF_23 ( V_3 , V_3 -> V_105 ) ;\r\nF_29 ( L_35 , V_3 -> V_105 , V_27 ) ;\r\nF_35 ( V_96 | V_106 , L_36 , V_27 -> V_5 , V_27 -> V_8 ) ;\r\n{\r\nstruct V_107 * V_89 = F_49 ( V_27 ) -> V_89 ;\r\nF_54 ( & V_89 -> V_108 -> V_109 ) ;\r\nF_55 ( V_27 ) ;\r\nV_89 -> V_110 ( V_89 , V_27 ) ;\r\n}\r\n}\r\n}\r\nif ( V_98 ) {\r\nif ( V_99 ) {\r\nif ( V_97 )\r\nF_3 ( V_3 , V_111 , 0 ) ;\r\nF_17 ( V_3 , V_112 , V_3 -> V_113 , V_98 ) ;\r\n} else {\r\nF_3 ( V_3 , V_114 , F_56 ( V_3 -> V_113 ) ) ;\r\nF_3 ( V_3 , V_111 , V_98 ) ;\r\n}\r\nV_3 -> V_113 += V_98 ;\r\n} else {\r\nif ( V_97 )\r\nF_3 ( V_3 , V_111 , 0 ) ;\r\nF_57 ( V_3 ) ;\r\nF_58 ( V_115 , & V_3 -> V_52 ) ;\r\nF_35 ( V_96 , L_37 , V_3 ) ;\r\n}\r\n#ifdef F_53\r\nif ( V_99 )\r\nreturn F_52 ( V_3 , 0 ) ;\r\nreturn;\r\n#else\r\nV_97 = 0 ;\r\n}\r\nreturn;\r\n#endif\r\n}\r\nstatic void F_59 ( T_2 * V_3 ) {\r\nif ( F_41 ( V_115 , & V_3 -> V_52 ) ) {\r\nF_52 ( V_3 , 1 ) ;\r\n} else {\r\nF_35 ( V_96 | V_63 , L_38 ) ;\r\nF_3 ( V_3 , V_111 , 0 ) ;\r\n}\r\nreturn;\r\n}\r\nstatic int F_60 ( T_2 * V_3 ) {\r\nF_35 ( V_116 , L_39 , V_3 , V_3 -> V_52 ) ;\r\nF_61 ( V_3 -> V_117 , ( ! F_62 ( V_118 , & V_3 -> V_52 ) ) ) ;\r\nF_35 ( V_116 , L_40 , V_3 , V_3 -> V_52 ) ;\r\nif ( F_63 ( V_119 ) )\r\nreturn - 1 ;\r\nF_35 ( V_116 , L_41 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_64 ( T_2 * V_3 ) {\r\nF_58 ( V_118 , & V_3 -> V_52 ) ;\r\nF_35 ( V_116 , L_42 , V_3 ) ;\r\nF_65 ( & V_3 -> V_117 ) ;\r\n}\r\nstatic void F_66 ( T_2 * const V_3 , int V_97 ) {\r\nunsigned int V_120 ;\r\nint V_121 = 0 ;\r\nint V_99 = 0 ;\r\n#ifndef F_53\r\nV_99 = 1 ;\r\nwhile ( V_99 ) {\r\n#endif\r\nV_120 = V_3 -> V_120 ;\r\n#if 0\r\nspin_count = 0;\r\nwhile (rd_regl (dev, MASTER_TX_COUNT_REG_OFF)) {\r\nPRINTD (DBG_TX|DBG_WARN, "TX error: other PCI Bus Master TX still in progress!");\r\nif (++spin_count > 10) {\r\nPRINTD (DBG_TX|DBG_ERR, "spun out waiting PCI Bus Master TX completion");\r\nwr_regl (dev, MASTER_TX_COUNT_REG_OFF, 0);\r\ntx_release (dev);\r\nhrz_kfree_skb (dev->tx_skb);\r\nreturn;\r\n}\r\n}\r\n#endif\r\nif ( V_120 ) {\r\nif ( ! F_41 ( V_51 , & V_3 -> V_52 ) || V_120 <= V_100 ) {\r\nF_35 ( V_116 | V_101 , L_32 ) ;\r\nV_99 = 1 ;\r\n}\r\nif ( V_120 <= V_102 ) {\r\nF_35 ( V_116 | V_101 , L_33 ) ;\r\nif ( ! V_3 -> V_122 ) {\r\nV_121 = 1 ;\r\n}\r\nV_3 -> V_120 = 0 ;\r\n} else {\r\nF_35 ( V_116 | V_101 , L_34 ) ;\r\nV_3 -> V_120 = V_120 - V_102 ;\r\nV_120 = V_102 ;\r\n}\r\n} else {\r\nunsigned int V_123 = V_3 -> V_123 ;\r\nif ( V_123 ) {\r\nV_3 -> V_124 = V_3 -> V_122 -> V_125 ;\r\nV_120 = V_3 -> V_122 -> V_126 ;\r\n++ V_3 -> V_122 ;\r\nV_3 -> V_123 = V_123 - 1 ;\r\nif ( ! F_41 ( V_51 , & V_3 -> V_52 ) || V_120 <= V_100 ) {\r\nF_35 ( V_116 | V_101 , L_32 ) ;\r\nV_99 = 1 ;\r\n}\r\nif ( V_120 <= V_102 ) {\r\nF_35 ( V_116 | V_101 , L_43 ) ;\r\nV_3 -> V_120 = 0 ;\r\n} else {\r\nF_35 ( V_116 | V_101 , L_44 ) ;\r\nV_3 -> V_120 = V_120 - V_102 ;\r\nV_120 = V_102 ;\r\n}\r\n} else {\r\nstruct V_26 * V_27 = V_3 -> V_127 ;\r\nV_3 -> V_122 = NULL ;\r\nF_54 ( & F_49 ( V_27 ) -> V_89 -> V_108 -> V_128 ) ;\r\nF_48 ( V_27 ) ;\r\n}\r\n}\r\nif ( V_120 ) {\r\nif ( V_99 ) {\r\nif ( V_97 )\r\nF_3 ( V_3 , V_129 , 0 ) ;\r\nF_15 ( V_3 , V_112 , V_3 -> V_124 , V_120 ) ;\r\nif ( V_121 )\r\nF_3 ( V_3 , V_130 , F_67 ( V_3 -> V_127 -> V_8 ) ) ;\r\n} else {\r\nF_3 ( V_3 , V_131 , F_56 ( V_3 -> V_124 ) ) ;\r\nif ( V_121 )\r\nF_3 ( V_3 , V_132 , F_67 ( V_3 -> V_127 -> V_8 ) ) ;\r\nF_3 ( V_3 , V_129 ,\r\nV_121\r\n? V_120 | V_133\r\n: V_120 ) ;\r\n}\r\nV_3 -> V_124 += V_120 ;\r\n} else {\r\nif ( V_97 )\r\nF_3 ( V_3 , V_129 , 0 ) ;\r\nF_57 ( V_3 ) ;\r\nF_64 ( V_3 ) ;\r\n}\r\n#ifdef F_53\r\nif ( V_99 )\r\nreturn F_66 ( V_3 , 0 ) ;\r\nreturn;\r\n#else\r\nV_97 = 0 ;\r\n}\r\nreturn;\r\n#endif\r\n}\r\nstatic void F_68 ( T_2 * V_3 ) {\r\nif ( F_41 ( V_118 , & V_3 -> V_52 ) ) {\r\nF_66 ( V_3 , 1 ) ;\r\n} else {\r\nF_35 ( V_116 | V_63 , L_45 ) ;\r\nF_3 ( V_3 , V_129 , 0 ) ;\r\n}\r\nreturn;\r\n}\r\nstatic T_3 F_69 ( T_2 * V_3 ) {\r\nT_3 V_134 ;\r\nF_70 ( & V_3 -> V_78 ) ;\r\nV_134 = F_20 ( V_3 , & V_3 -> V_135 -> V_136 ) ;\r\nif ( V_3 -> V_135 == V_3 -> V_137 )\r\nV_3 -> V_135 = V_3 -> V_138 ;\r\nelse\r\nV_3 -> V_135 ++ ;\r\nF_9 ( V_3 , V_139 , V_3 -> V_135 - V_3 -> V_138 ) ;\r\nF_71 ( & V_3 -> V_78 ) ;\r\nreturn V_134 ;\r\n}\r\nstatic void F_72 ( T_2 * V_3 ) {\r\nT_3 V_134 ;\r\nT_3 V_140 ;\r\nT_4 V_141 ;\r\nT_4 V_105 ;\r\nF_35 ( V_60 , L_46 ) ;\r\nif ( F_62 ( V_115 , & V_3 -> V_52 ) ) {\r\nF_35 ( V_96 , L_47 ) ;\r\nreturn;\r\n}\r\nF_35 ( V_96 , L_48 , V_3 ) ;\r\nF_73 ( V_3 ) ;\r\nV_134 = F_69 ( V_3 ) ;\r\nV_141 = F_38 ( V_134 ) ;\r\nV_105 = F_39 ( V_134 ) ;\r\nF_24 ( V_3 ) ;\r\nF_25 ( V_3 , V_105 ) ;\r\nF_35 ( V_96 , L_49 , V_134 ) ;\r\nV_140 = V_134 & ( V_142 | V_143 | V_144 ) ;\r\nif ( ! V_141 ) {\r\nF_74 ( V_145 , L_50 ) ;\r\nV_140 &= ~ V_143 ;\r\n}\r\nif ( V_140 & V_144 ) {\r\nF_35 ( V_96 | V_63 , L_51 ) ;\r\n}\r\nif ( V_140 == ( V_142 | V_143 ) ) {\r\nstruct V_107 * V_107 ;\r\nF_35 ( V_96 , L_52 , V_105 , V_141 ) ;\r\nV_107 = V_3 -> V_146 [ V_105 ] ;\r\nif ( V_107 ) {\r\nif ( V_107 -> V_147 . V_148 . V_149 != V_150 ) {\r\nif ( V_141 <= V_107 -> V_147 . V_148 . V_151 ) {\r\nstruct V_26 * V_27 = F_75 ( V_107 , V_141 , V_152 ) ;\r\nif ( V_27 ) {\r\nV_3 -> V_104 = V_27 ;\r\nV_3 -> V_105 = V_105 ;\r\nF_76 ( V_27 , V_141 ) ;\r\nF_49 ( V_27 ) -> V_89 = V_107 ;\r\nV_3 -> V_98 = V_141 ;\r\nV_3 -> V_113 = V_27 -> V_5 ;\r\nF_35 ( V_96 , L_53 ,\r\nV_27 -> V_5 , V_141 ) ;\r\nF_52 ( V_3 , 0 ) ;\r\nreturn;\r\n} else {\r\nF_35 ( V_106 | V_153 , L_54 ) ;\r\n}\r\n} else {\r\nF_74 ( V_154 , L_55 , V_105 ) ;\r\n}\r\n} else {\r\nF_74 ( V_155 , L_56 ) ;\r\n}\r\n} else {\r\nF_35 ( V_153 | V_82 | V_96 , L_57 ) ;\r\n}\r\n} else {\r\n}\r\nF_57 ( V_3 ) ;\r\nF_23 ( V_3 , V_105 ) ;\r\nF_58 ( V_115 , & V_3 -> V_52 ) ;\r\nreturn;\r\n}\r\nstatic T_9 F_77 ( int V_97 , void * V_156 )\r\n{\r\nT_2 * V_3 = V_156 ;\r\nT_3 V_157 ;\r\nunsigned int V_158 ;\r\nF_35 ( V_60 , L_58 , V_156 ) ;\r\nV_158 = 0 ;\r\nwhile ( ( V_157 = F_6 ( V_3 , V_36 )\r\n& V_159 ) ) {\r\nif ( V_157 & V_160 ) {\r\n++ V_158 ;\r\nF_35 ( V_161 | V_101 | V_96 , L_59 ) ;\r\nF_59 ( V_3 ) ;\r\n}\r\nif ( V_157 & V_162 ) {\r\n++ V_158 ;\r\nF_35 ( V_161 | V_101 | V_116 , L_60 ) ;\r\nF_68 ( V_3 ) ;\r\n}\r\nif ( V_157 & V_163 ) {\r\n++ V_158 ;\r\nF_35 ( V_161 | V_96 , L_61 ) ;\r\nF_72 ( V_3 ) ;\r\n}\r\n}\r\nif ( V_158 ) {\r\nF_35 ( V_161 , L_62 , V_158 ) ;\r\n} else {\r\nF_35 ( V_161 | V_153 , L_63 , V_157 ) ;\r\n}\r\nF_35 ( V_161 | V_60 , L_64 , V_156 ) ;\r\nif ( V_158 )\r\nreturn V_164 ;\r\nreturn V_165 ;\r\n}\r\nstatic void F_78 ( unsigned long V_166 ) {\r\nT_2 * V_3 = ( T_2 * ) V_166 ;\r\nV_3 -> V_167 += F_12 ( V_3 , V_168 ) ;\r\nV_3 -> V_169 += F_12 ( V_3 , V_170 ) ;\r\nV_3 -> V_171 += F_12 ( V_3 , V_172 ) ;\r\nV_3 -> V_173 += F_12 ( V_3 , V_174 ) ;\r\nF_79 ( & V_3 -> V_175 , V_176 + V_177 / 10 ) ;\r\nreturn;\r\n}\r\nstatic short F_80 ( T_2 * V_3 , T_10 * V_89 ) {\r\nunsigned short V_178 ;\r\nshort V_16 = - 1 ;\r\nunsigned int V_179 ;\r\nF_35 ( V_60 | V_116 , L_65 , V_3 ) ;\r\nV_179 = 0 ;\r\nwhile ( ! ( V_178 = F_12 ( V_3 , V_34 ) & V_180 ) ) {\r\nF_35 ( V_116 | V_153 , L_66 ) ;\r\nif ( ++ V_179 > 100 ) {\r\nF_35 ( V_116 | V_63 , L_67 ) ;\r\nreturn - V_83 ;\r\n}\r\n}\r\n{\r\nint V_18 = V_3 -> V_181 ;\r\nint V_182 = 1 ;\r\nwhile ( V_182 ) {\r\nif ( V_178 & ( 1 << V_18 ) ) {\r\nV_16 = V_18 ;\r\nV_182 = 0 ;\r\n}\r\n++ V_18 ;\r\nif ( V_18 == V_183 )\r\nV_18 = 0 ;\r\n}\r\nV_3 -> V_181 = V_18 ;\r\n}\r\n{\r\nT_11 * V_184 = & V_76 -> V_185 [ V_16 ] ;\r\nT_3 V_186 ;\r\nT_3 V_187 ;\r\nT_4 V_12 = V_89 -> V_12 ;\r\nunsigned long V_52 ;\r\nF_46 ( & V_3 -> V_78 , V_52 ) ;\r\nV_3 -> V_188 [ V_16 ] = V_12 ;\r\nF_28 ( V_3 , V_16 , V_189 ,\r\nV_89 -> V_190 ) ;\r\nF_28 ( V_3 , V_16 , V_191 ,\r\nV_89 -> V_192 ) ;\r\n#if 0\r\nif (vcc->tx_xbr_bits == VBR_RATE_TYPE) {\r\nupdate_tx_channel_config (dev, tx_channel, SCR_TIMER_ACCESS,\r\nvcc->tx_scr_bits);\r\nupdate_tx_channel_config (dev, tx_channel, BUCKET_CAPACITY_ACCESS,\r\nvcc->tx_bucket_bits);\r\nupdate_tx_channel_config (dev, tx_channel, BUCKET_FULLNESS_ACCESS,\r\nvcc->tx_bucket_bits);\r\n}\r\n#endif\r\nV_186 = F_20 ( V_3 , & V_184 -> V_88 ) & V_80 ;\r\nV_187 = F_20 ( V_3 , & V_184 -> V_79 ) & V_80 ;\r\nif ( V_186 != V_187 ) {\r\nF_35 ( V_116 | V_63 , L_68 ) ;\r\n}\r\nF_35 ( V_116 , L_69 ,\r\nV_186 , V_187 ) ;\r\nswitch ( V_89 -> V_193 ) {\r\ncase V_194 :\r\nF_35 ( V_59 | V_116 , L_70 ) ;\r\nV_186 |= V_195 ;\r\nV_187 |= V_195 ;\r\nbreak;\r\ncase V_196 :\r\nF_35 ( V_59 | V_116 , L_71 ) ;\r\nV_186 |= V_197 ;\r\nV_187 |= V_197 ;\r\nbreak;\r\ncase V_198 :\r\nV_186 |= V_86 ;\r\nV_187 |= V_86 ;\r\nF_19 ( V_3 , & V_184 -> V_199 , V_200 ) ;\r\nbreak;\r\n}\r\nF_19 ( V_3 , & V_184 -> V_88 , V_186 ) ;\r\nF_19 ( V_3 , & V_184 -> V_79 , V_187 ) ;\r\nF_19 ( V_3 , & V_184 -> V_201 , V_12 ) ;\r\nF_47 ( & V_3 -> V_78 , V_52 ) ;\r\n}\r\nreturn V_16 ;\r\n}\r\nstatic int F_81 ( struct V_107 * V_107 , struct V_26 * V_27 ) {\r\nunsigned int V_179 ;\r\nint V_202 ;\r\nT_2 * V_3 = F_82 ( V_107 -> V_3 ) ;\r\nT_10 * V_89 = F_83 ( V_107 ) ;\r\nT_4 V_12 = V_89 -> V_12 ;\r\nT_3 V_203 ;\r\nshort V_16 ;\r\nF_35 ( V_60 | V_116 , L_72 ,\r\nV_12 , V_27 -> V_5 , V_27 -> V_8 ) ;\r\nF_29 ( L_73 , V_12 , V_27 ) ;\r\nif ( V_107 -> V_147 . V_204 . V_149 == V_150 ) {\r\nF_74 ( V_145 , L_74 , V_12 ) ;\r\nF_48 ( V_27 ) ;\r\nreturn - V_205 ;\r\n}\r\nF_49 ( V_27 ) -> V_89 = V_107 ;\r\nif ( V_27 -> V_8 > V_107 -> V_147 . V_204 . V_151 ) {\r\nF_74 ( V_145 , L_75 ) ;\r\nF_48 ( V_27 ) ;\r\nreturn - V_205 ;\r\n}\r\nif ( ! V_12 ) {\r\nF_35 ( V_63 | V_116 , L_76 ) ;\r\nF_48 ( V_27 ) ;\r\nreturn - V_205 ;\r\n}\r\n#if 0\r\n{\r\nu16 status;\r\npci_read_config_word (dev->pci_dev, PCI_STATUS, &status);\r\nif (status & PCI_STATUS_REC_MASTER_ABORT) {\r\nPRINTD (DBG_BUS|DBG_ERR, "Clearing PCI Master Abort (and cleaning up)");\r\nstatus &= ~PCI_STATUS_REC_MASTER_ABORT;\r\npci_write_config_word (dev->pci_dev, PCI_STATUS, status);\r\nif (test_bit (tx_busy, &dev->flags)) {\r\nhrz_kfree_skb (dev->tx_skb);\r\ntx_release (dev);\r\n}\r\n}\r\n}\r\n#endif\r\n#ifdef F_30\r\nif ( V_12 == 1023 ) {\r\nunsigned int V_28 ;\r\nunsigned short V_206 = 0 ;\r\nchar * V_207 = V_27 -> V_5 ;\r\nif ( * V_207 ++ == 'D' ) {\r\nfor ( V_28 = 0 ; V_28 < 4 ; ++ V_28 )\r\nV_206 = ( V_206 << 4 ) | F_84 ( * V_207 ++ ) ;\r\nF_74 ( V_154 , L_77 , V_208 = V_206 ) ;\r\n}\r\n}\r\n#endif\r\nif ( F_60 ( V_3 ) ) {\r\nF_48 ( V_27 ) ;\r\nreturn - V_209 ;\r\n}\r\nV_203 = ( V_27 -> V_8 + ( V_210 - 1 ) ) / V_211 + 3 ;\r\nV_179 = 0 ;\r\nwhile ( ( V_202 = F_12 ( V_3 , V_212 ) ) < V_203 ) {\r\nF_35 ( V_116 , L_78 ,\r\nV_202 , V_203 ) ;\r\nF_85 () ;\r\nif ( ++ V_179 > 1000 ) {\r\nF_35 ( V_116 | V_63 , L_79 ,\r\nV_202 , V_203 ) ;\r\nF_64 ( V_3 ) ;\r\nF_48 ( V_27 ) ;\r\nreturn - V_209 ;\r\n}\r\n}\r\nif ( V_12 == V_3 -> V_213 ) {\r\nF_35 ( V_116 , L_80 ) ;\r\nV_16 = V_3 -> V_214 ;\r\n} else {\r\nF_35 ( V_116 , L_81 ) ;\r\nfor ( V_16 = 0 ; V_16 < V_183 ; ++ V_16 )\r\nif ( V_3 -> V_188 [ V_16 ] == V_12 ) {\r\nF_35 ( V_116 , L_82 ) ;\r\nbreak;\r\n}\r\nif ( V_16 == V_183 ) {\r\nF_35 ( V_116 , L_83 ) ;\r\nV_16 = F_80 ( V_3 , V_89 ) ;\r\nif ( V_16 < 0 ) {\r\nF_35 ( V_116 | V_63 , L_84 ) ;\r\nF_64 ( V_3 ) ;\r\nreturn V_16 ;\r\n}\r\n}\r\nF_35 ( V_116 , L_85 ) ;\r\nF_27 ( V_3 , V_16 ) ;\r\nV_3 -> V_213 = V_12 ;\r\nV_3 -> V_214 = V_16 ;\r\n}\r\nF_35 ( V_116 , L_86 , V_16 ) ;\r\nF_73 ( V_3 ) ;\r\n{\r\nunsigned int V_215 = V_27 -> V_8 ;\r\nunsigned int V_216 = F_86 ( V_27 ) -> V_217 ;\r\nV_3 -> V_127 = V_27 ;\r\nif ( V_216 ) {\r\nV_3 -> V_123 = V_216 ;\r\nV_3 -> V_122 = NULL ;\r\nV_3 -> V_120 = 0 ;\r\nF_35 ( V_116 | V_101 , L_87 ,\r\nV_27 -> V_5 , V_215 ) ;\r\nF_64 ( V_3 ) ;\r\nF_48 ( V_27 ) ;\r\nreturn - V_205 ;\r\n} else {\r\nV_3 -> V_123 = 0 ;\r\nV_3 -> V_122 = NULL ;\r\nV_3 -> V_120 = V_215 ;\r\nV_3 -> V_124 = V_27 -> V_5 ;\r\nF_35 ( V_116 | V_101 , L_88 ,\r\nV_27 -> V_5 , V_215 ) ;\r\n}\r\nF_66 ( V_3 , 0 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_87 ( const T_2 * V_3 ) {\r\nT_3 V_218 = F_6 ( V_3 , V_31 ) ;\r\nV_218 = V_218 & V_219 ;\r\nF_3 ( V_3 , V_31 , V_218 ) ;\r\nwhile ( V_218 & V_219 )\r\nV_218 = F_6 ( V_3 , V_31 ) ;\r\nF_3 ( V_3 , V_31 , V_218 |\r\nV_220 | V_221 | V_222 | V_223 ) ;\r\nF_88 ( 1000 ) ;\r\nF_3 ( V_3 , V_31 , V_218 ) ;\r\n}\r\nstatic void F_89 ( const T_2 * V_3 , T_3 V_224 )\r\n{\r\nF_3 ( V_3 , V_31 , V_224 ) ;\r\nF_88 ( 5 ) ;\r\n}\r\nstatic void F_90 ( const T_2 * V_3 , T_3 V_224 )\r\n{\r\nF_89 ( V_3 , V_224 & ~ V_225 ) ;\r\nF_89 ( V_3 , V_224 | V_225 ) ;\r\n}\r\nstatic T_4 F_91 ( const T_2 * V_3 , T_4 V_7 )\r\n{\r\nT_3 V_224 = F_6 ( V_3 , V_31 ) ;\r\nconst unsigned int V_226 = 6 ;\r\nconst unsigned int V_227 = 16 ;\r\nunsigned int V_28 ;\r\nT_4 V_228 ;\r\nV_224 &= ~ ( V_229 | V_225 | V_230 ) ;\r\nF_89 ( V_3 , V_224 ) ;\r\nV_224 |= ( V_229 | V_230 ) ;\r\nF_90 ( V_3 , V_224 ) ;\r\nV_224 |= V_230 ;\r\nF_90 ( V_3 , V_224 ) ;\r\nV_224 &= ~ V_230 ;\r\nF_90 ( V_3 , V_224 ) ;\r\nfor ( V_28 = 0 ; V_28 < V_226 ; V_28 ++ ) {\r\nif ( V_7 & ( 1 << ( V_226 - 1 ) ) )\r\nV_224 |= V_230 ;\r\nelse\r\nV_224 &= ~ V_230 ;\r\nF_90 ( V_3 , V_224 ) ;\r\nV_7 = V_7 << 1 ;\r\n}\r\nV_224 &= ~ V_230 ;\r\nV_228 = 0 ;\r\nfor ( V_28 = 0 ; V_28 < V_227 ; V_28 ++ ) {\r\nV_228 = V_228 >> 1 ;\r\nF_90 ( V_3 , V_224 ) ;\r\nif ( F_6 ( V_3 , V_31 ) & V_231 )\r\nV_228 |= ( 1 << ( V_227 - 1 ) ) ;\r\n}\r\nV_224 &= ~ ( V_225 | V_229 ) ;\r\nF_89 ( V_3 , V_224 ) ;\r\nreturn V_228 ;\r\n}\r\nstatic int F_92 ( T_2 * V_3 )\r\n{\r\nint V_232 ;\r\nT_4 V_18 ;\r\nint V_233 ;\r\nT_5 * V_234 ;\r\nT_12 * V_184 ;\r\nT_12 * V_75 ;\r\nT_3 V_224 ;\r\nV_224 = F_6 ( V_3 , V_31 ) ;\r\nF_35 ( V_235 , L_89 , V_224 ) ;\r\nV_232 = V_224 & V_236 ;\r\nif ( V_232 )\r\nF_2 ( V_237 L_90 ) ;\r\nelse\r\nF_2 ( V_237 L_91 ) ;\r\nF_2 ( L_92 ) ;\r\nF_2 ( L_93 ) ;\r\nF_87 ( V_3 ) ;\r\nF_2 ( L_94 ) ;\r\nfor ( V_234 = ( T_5 * ) V_76 ; V_234 < ( T_5 * ) ( V_76 + 1 ) ; ++ V_234 )\r\nF_19 ( V_3 , V_234 , 0 ) ;\r\nF_2 ( L_95 ) ;\r\nfor ( V_18 = 0 ; V_18 < V_183 ; ++ V_18 ) {\r\nT_11 * V_184 = & V_76 -> V_185 [ V_18 ] ;\r\nT_12 * V_238 = & V_76 -> V_239 [ V_18 ] ;\r\nF_19 ( V_3 , & V_184 -> V_88 , F_93 ( V_238 ) ) ;\r\nF_19 ( V_3 , & V_184 -> V_79 , F_93 ( V_238 ) ) ;\r\nF_19 ( V_3 , & V_238 -> V_240 , V_241 ) ;\r\n}\r\nF_2 ( L_96 ) ;\r\nV_184 = V_76 -> V_242 ;\r\nF_19 ( V_3 , & V_76 -> V_243 . V_240 , F_93 ( V_184 ) | V_241 ) ;\r\nfor ( V_233 = 0 ; V_233 < V_244 - 1 ; V_233 ++ ) {\r\nF_19 ( V_3 , & V_184 -> V_240 , F_93 ( V_184 + 1 ) | V_241 ) ;\r\nV_184 ++ ;\r\n}\r\nF_19 ( V_3 , & V_184 -> V_240 , F_93 ( & V_76 -> V_245 ) | V_241 ) ;\r\nF_9 ( V_3 , V_212 , V_244 ) ;\r\nF_2 ( L_97 ) ;\r\nfor ( V_18 = 0 ; V_18 < V_95 ; ++ V_18 ) {\r\nT_8 * V_75 = & V_76 -> V_77 [ V_18 ] ;\r\nF_19 ( V_3 , & V_75 -> V_79 , V_86 | V_81 ) ;\r\n}\r\nF_2 ( L_98 ) ;\r\nV_75 = V_76 -> V_246 ;\r\nF_19 ( V_3 , & V_76 -> V_247 . V_240 , F_93 ( V_75 ) | V_241 ) ;\r\nfor ( V_233 = 0 ; V_233 < V_248 - 1 ; V_233 ++ ) {\r\nF_19 ( V_3 , & V_75 -> V_240 , F_93 ( V_75 + 1 ) | V_241 ) ;\r\nV_75 ++ ;\r\n}\r\nF_19 ( V_3 , & V_75 -> V_240 , F_93 ( & V_76 -> V_249 ) | V_241 ) ;\r\nF_9 ( V_3 , V_250 , V_248 ) ;\r\nF_9 ( V_3 , V_33 ,\r\nV_251 | V_252 | V_253 ) ;\r\nF_9 ( V_3 , V_32 ,\r\nV_254 | V_255 | V_40 ) ;\r\nF_9 ( V_3 , V_256 ,\r\nV_257 | V_258 | V_259 ) ;\r\nF_9 ( V_3 , V_260 ,\r\nF_42 ( V_261 + V_210 , V_211 ) ) ;\r\nF_9 ( V_3 , V_32 , F_12 ( V_3 , V_32 ) | V_262 ) ;\r\nF_2 ( L_99 ) ;\r\nV_224 |= V_263 | V_264 | V_265 | V_266 ;\r\nF_3 ( V_3 , V_31 , V_224 ) ;\r\nif ( V_232 ) {\r\nV_224 |= V_267 ;\r\nF_3 ( V_3 , V_31 , V_224 ) ;\r\nif ( F_22 ( V_3 , 0 ) & 0x00f0 ) {\r\nF_2 ( L_100 ) ;\r\nF_21 ( V_3 , 0x00 , 0x0080 ) ;\r\nF_21 ( V_3 , 0x00 , 0x0000 ) ;\r\nF_21 ( V_3 , 0x63 , F_22 ( V_3 , 0x63 ) | 0x0002 ) ;\r\nF_21 ( V_3 , 0x05 , F_22 ( V_3 , 0x05 ) | 0x0001 ) ;\r\n} else {\r\nF_2 ( L_101 ) ;\r\nF_21 ( V_3 , 0 , F_22 ( V_3 , 0 ) | 0x0001 ) ;\r\nF_21 ( V_3 , 0 , F_22 ( V_3 , 0 ) & ~ 0x0001 ) ;\r\nF_21 ( V_3 , 0 , 0x0002 ) ;\r\nF_21 ( V_3 , 2 , 0x0B80 ) ;\r\n}\r\n} else {\r\nV_224 &= ~ V_267 ;\r\n}\r\nF_2 ( L_102 ) ;\r\nF_94 ( V_3 ) ;\r\nF_57 ( V_3 ) ;\r\nF_2 ( L_103 ) ;\r\n{\r\nT_4 V_268 = 0 ;\r\nint V_28 ;\r\nT_6 * V_269 = V_3 -> V_270 -> V_269 ;\r\nfor ( V_28 = 0 ; V_28 < V_271 ; ++ V_28 ) {\r\nif ( V_28 % 2 == 0 )\r\nV_268 = F_91 ( V_3 , V_28 / 2 + 2 ) ;\r\nelse\r\nV_268 = V_268 >> 8 ;\r\nV_269 [ V_28 ] = V_268 & 0xFF ;\r\nF_2 ( L_104 , V_269 [ V_28 ] ) ;\r\n}\r\n}\r\nF_3 ( V_3 , V_35 , V_159 ) ;\r\nF_2 ( L_105 ) ;\r\nF_2 ( L_106 ) ;\r\nreturn V_232 ;\r\n}\r\nstatic int F_95 ( T_13 V_193 , struct V_272 * V_273 , unsigned int V_274 ) {\r\nF_35 ( V_60 | V_59 , L_107 ) ;\r\nswitch ( V_193 ) {\r\ncase V_194 :\r\nif ( ! ( V_273 -> V_151 ) ) {\r\nF_35 ( V_59 , L_108 ) ;\r\nV_273 -> V_151 = V_275 ;\r\n} else if ( V_273 -> V_151 != V_275 ) {\r\nF_35 ( V_59 | V_63 , L_109 ) ;\r\nreturn - V_41 ;\r\n}\r\nbreak;\r\ncase V_196 :\r\nif ( V_273 -> V_151 == 0 || V_273 -> V_151 > V_276 ) {\r\nF_35 ( V_59 , L_110 , V_273 -> V_151 ? L_111 : L_112 ) ;\r\nV_273 -> V_151 = V_276 ;\r\n}\r\nbreak;\r\ncase V_198 :\r\nif ( V_273 -> V_151 == 0 || V_273 -> V_151 > V_274 ) {\r\nF_35 ( V_59 , L_110 , V_273 -> V_151 ? L_111 : L_112 ) ;\r\nV_273 -> V_151 = V_274 ;\r\n}\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_96 ( struct V_272 * V_273 , unsigned int V_277 ) {\r\nif ( V_273 -> V_278 == V_279 )\r\nF_35 ( V_59 , L_113 ) ;\r\nelse if ( V_273 -> V_278 < 0 )\r\nF_35 ( V_59 , L_114 ) ;\r\nelse if ( V_273 -> V_278 && V_273 -> V_278 > V_277 )\r\nF_35 ( V_59 , L_115 ) ;\r\nelse\r\nif ( ( 0 ) && V_273 -> V_280 == V_279 )\r\nF_35 ( V_59 , L_116 ) ;\r\nelse if ( ( V_273 -> V_280 != V_279 ) && V_273 -> V_280 < 0 )\r\nF_35 ( V_59 , L_117 ) ;\r\nelse if ( V_273 -> V_280 && V_273 -> V_280 != V_279 && V_273 -> V_280 < V_277 )\r\nF_35 ( V_59 , L_118 ) ;\r\nelse {\r\nF_35 ( V_59 , L_119 ) ;\r\nreturn 0 ;\r\n}\r\nF_35 ( V_59 , L_120 ,\r\nV_277 , V_273 -> V_278 , V_273 -> V_277 , V_273 -> V_280 ) ;\r\nreturn - V_41 ;\r\n}\r\nstatic int F_97 ( struct V_107 * V_107 )\r\n{\r\nint error ;\r\nT_4 V_12 ;\r\nstruct V_281 * V_147 ;\r\nstruct V_272 * V_204 ;\r\nstruct V_272 * V_148 ;\r\nT_2 * V_3 = F_82 ( V_107 -> V_3 ) ;\r\nT_10 V_89 ;\r\nT_10 * V_282 ;\r\nshort V_37 = V_107 -> V_37 ;\r\nint V_38 = V_107 -> V_38 ;\r\nF_35 ( V_60 | V_82 , L_121 , V_37 , V_38 ) ;\r\n#ifdef F_98\r\nif ( V_37 == F_98 || V_38 == V_283 ) {\r\nF_74 ( V_155 , L_122 ) ;\r\nreturn - V_41 ;\r\n}\r\n#endif\r\nerror = F_37 ( & V_12 , V_37 , V_38 ) ;\r\nif ( error ) {\r\nF_35 ( V_153 | V_82 , L_123 , V_37 , V_38 ) ;\r\nreturn error ;\r\n}\r\nV_89 . V_12 = V_12 ;\r\nV_89 . V_284 = 0x0 ;\r\nV_147 = & V_107 -> V_147 ;\r\nswitch ( V_147 -> V_193 ) {\r\ncase V_285 :\r\nF_35 ( V_59 | V_82 , L_124 ) ;\r\nV_89 . V_193 = V_194 ;\r\nbreak;\r\ncase V_286 :\r\nF_35 ( V_59 | V_82 , L_125 ) ;\r\nV_89 . V_193 = V_196 ;\r\nbreak;\r\ncase V_287 :\r\nF_35 ( V_59 | V_82 , L_126 ) ;\r\nV_89 . V_193 = V_198 ;\r\nbreak;\r\ndefault:\r\nF_35 ( V_59 | V_82 , L_127 ) ;\r\nreturn - V_41 ;\r\n}\r\nF_35 ( V_59 , L_128 ) ;\r\nV_204 = & V_147 -> V_204 ;\r\nV_89 . V_284 = 0 ;\r\nV_89 . V_190 = V_288 ;\r\nV_89 . V_192 = V_289 ;\r\n#if 0\r\nvcc.tx_scr_bits = CLOCK_DISABLE;\r\nvcc.tx_bucket_bits = 0;\r\n#endif\r\nif ( V_204 -> V_149 != V_150 ) {\r\nerror = F_95 ( V_89 . V_193 , V_204 , V_290 ) ;\r\nif ( error ) {\r\nF_35 ( V_59 , L_129 ) ;\r\nreturn error ;\r\n}\r\nswitch ( V_204 -> V_149 ) {\r\ncase V_291 : {\r\nV_89 . V_284 = 0 ;\r\nF_40 ( V_3 , 1 << 30 , V_65 , & V_89 . V_192 , NULL ) ;\r\nV_89 . V_190 = V_292 ;\r\nbreak;\r\n}\r\n#if 0\r\ncase ATM_ABR: {\r\nvcc.tx_rate = 0;\r\nmake_rate (dev, 1<<30, round_nearest, &vcc.tx_pcr_bits, 0);\r\nvcc.tx_xbr_bits = ABR_RATE_TYPE;\r\nbreak;\r\n}\r\n#endif\r\ncase V_293 : {\r\nint V_277 = F_99 ( V_204 ) ;\r\nT_7 V_47 ;\r\nif ( ! V_277 ) {\r\nV_47 = V_62 ;\r\nF_35 ( V_59 , L_130 ) ;\r\nV_277 = V_3 -> V_294 ;\r\n} else if ( V_277 < 0 ) {\r\nV_47 = V_62 ;\r\nV_277 = - V_277 ;\r\n} else {\r\nV_47 = V_61 ;\r\n}\r\nerror = F_44 ( V_3 , V_277 , V_47 , 10 ,\r\n& V_89 . V_192 , & V_89 . V_284 ) ;\r\nif ( error ) {\r\nF_35 ( V_59 , L_131 ) ;\r\nreturn error ;\r\n}\r\nerror = F_96 ( V_204 , V_89 . V_284 ) ;\r\nif ( error ) {\r\nF_35 ( V_59 , L_132 ) ;\r\nreturn error ;\r\n}\r\nV_89 . V_190 = V_295 ;\r\nbreak;\r\n}\r\n#if 0\r\ncase ATM_VBR: {\r\nint pcr = atm_pcr_goal (txtp);\r\nint scr = pcr/2;\r\nunsigned int mbs = 60;\r\nrounding pr;\r\nrounding sr;\r\nunsigned int bucket;\r\nif (!pcr) {\r\npr = round_nearest;\r\npcr = 1<<30;\r\n} else if (pcr < 0) {\r\npr = round_down;\r\npcr = -pcr;\r\n} else {\r\npr = round_up;\r\n}\r\nerror = make_rate_with_tolerance (dev, pcr, pr, 10,\r\n&vcc.tx_pcr_bits, 0);\r\nif (!scr) {\r\nsr = round_down;\r\nPRINTD (DBG_QOS, "snatching all remaining TX bandwidth");\r\nscr = dev->tx_avail;\r\n} else if (scr < 0) {\r\nsr = round_down;\r\nscr = -scr;\r\n} else {\r\nsr = round_up;\r\n}\r\nerror = make_rate_with_tolerance (dev, scr, sr, 10,\r\n&vcc.tx_scr_bits, &vcc.tx_rate);\r\nif (error) {\r\nPRINTD (DBG_QOS, "could not make rate from TX SCR");\r\nreturn error;\r\n}\r\nif (error) {\r\nPRINTD (DBG_QOS, "TX SCR failed consistency check");\r\nreturn error;\r\n}\r\nbucket = mbs*(pcr-scr)/pcr;\r\nif (bucket*pcr != mbs*(pcr-scr))\r\nbucket += 1;\r\nif (bucket > BUCKET_MAX_SIZE) {\r\nPRINTD (DBG_QOS, "shrinking bucket from %u to %u",\r\nbucket, BUCKET_MAX_SIZE);\r\nbucket = BUCKET_MAX_SIZE;\r\n}\r\nvcc.tx_xbr_bits = VBR_RATE_TYPE;\r\nvcc.tx_bucket_bits = bucket;\r\nbreak;\r\n}\r\n#endif\r\ndefault: {\r\nF_35 ( V_59 , L_133 ) ;\r\nreturn - V_41 ;\r\n}\r\n}\r\n}\r\nF_35 ( V_59 , L_134 ) ;\r\nV_148 = & V_147 -> V_148 ;\r\nV_89 . V_296 = 0 ;\r\nif ( V_148 -> V_149 != V_150 ) {\r\nerror = F_95 ( V_89 . V_193 , V_148 , V_261 ) ;\r\nif ( error ) {\r\nF_35 ( V_59 , L_135 ) ;\r\nreturn error ;\r\n}\r\nswitch ( V_148 -> V_149 ) {\r\ncase V_291 : {\r\nbreak;\r\n}\r\n#if 0\r\ncase ATM_ABR: {\r\nvcc.rx_rate = 0;\r\nbreak;\r\n}\r\n#endif\r\ncase V_293 : {\r\nint V_277 = F_99 ( V_148 ) ;\r\nif ( ! V_277 ) {\r\nF_35 ( V_59 , L_136 ) ;\r\nV_277 = V_3 -> V_297 ;\r\n} else if ( V_277 < 0 ) {\r\nV_277 = - V_277 ;\r\n}\r\nV_89 . V_296 = V_277 ;\r\nerror = F_96 ( V_148 , V_89 . V_296 ) ;\r\nif ( error ) {\r\nF_35 ( V_59 , L_137 ) ;\r\nreturn error ;\r\n}\r\nbreak;\r\n}\r\n#if 0\r\ncase ATM_VBR: {\r\nint scr = 1<<16;\r\nif (!scr) {\r\nPRINTD (DBG_QOS, "snatching all remaining RX bandwidth");\r\nscr = dev->rx_avail;\r\n} else if (scr < 0) {\r\nscr = -scr;\r\n}\r\nvcc.rx_rate = scr;\r\nif (error) {\r\nPRINTD (DBG_QOS, "RX SCR failed consistency check");\r\nreturn error;\r\n}\r\nbreak;\r\n}\r\n#endif\r\ndefault: {\r\nF_35 ( V_59 , L_138 ) ;\r\nreturn - V_41 ;\r\n}\r\n}\r\n}\r\nif ( V_89 . V_193 != V_198 ) {\r\nF_35 ( V_59 , L_139 ) ;\r\nreturn - V_41 ;\r\n}\r\nV_282 = F_100 ( sizeof( T_10 ) , V_298 ) ;\r\nif ( ! V_282 ) {\r\nF_74 ( V_145 , L_140 ) ;\r\nreturn - V_299 ;\r\n}\r\n* V_282 = V_89 ;\r\nerror = 0 ;\r\nF_70 ( & V_3 -> V_300 ) ;\r\nif ( V_89 . V_284 > V_3 -> V_294 ) {\r\nF_35 ( V_59 , L_141 ) ;\r\nerror = - V_301 ;\r\n}\r\nif ( V_89 . V_296 > V_3 -> V_297 ) {\r\nF_35 ( V_59 , L_142 ) ;\r\nerror = - V_301 ;\r\n}\r\nif ( ! error ) {\r\nV_3 -> V_294 -= V_89 . V_284 ;\r\nV_3 -> V_297 -= V_89 . V_296 ;\r\nF_35 ( V_59 | V_82 , L_143 ,\r\nV_89 . V_284 , V_89 . V_296 ) ;\r\n}\r\nF_71 ( & V_3 -> V_300 ) ;\r\nif ( error ) {\r\nF_35 ( V_59 | V_82 , L_144 ) ;\r\nF_101 ( V_282 ) ;\r\nreturn error ;\r\n}\r\nF_102 ( V_302 , & V_107 -> V_52 ) ;\r\nif ( V_148 -> V_149 != V_150 ) {\r\nif ( V_3 -> V_146 [ V_12 ] ) {\r\nF_35 ( V_63 | V_82 , L_145 ) ;\r\nerror = - V_83 ;\r\n}\r\nif ( ! error )\r\nerror = F_45 ( V_3 , V_12 ) ;\r\nif ( error ) {\r\nF_101 ( V_282 ) ;\r\nreturn error ;\r\n}\r\nV_3 -> V_146 [ V_12 ] = V_107 ;\r\n}\r\nV_107 -> V_303 = ( void * ) V_282 ;\r\nF_102 ( V_304 , & V_107 -> V_52 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_103 ( struct V_107 * V_107 ) {\r\nT_2 * V_3 = F_82 ( V_107 -> V_3 ) ;\r\nT_10 * V_89 = F_83 ( V_107 ) ;\r\nT_4 V_12 = V_89 -> V_12 ;\r\nF_35 ( V_82 | V_60 , L_146 ) ;\r\nF_58 ( V_304 , & V_107 -> V_52 ) ;\r\nif ( V_107 -> V_147 . V_204 . V_149 != V_150 ) {\r\nunsigned int V_28 ;\r\nwhile ( F_60 ( V_3 ) )\r\n;\r\nfor ( V_28 = 0 ; V_28 < V_183 ; ++ V_28 )\r\nif ( V_3 -> V_188 [ V_28 ] == V_12 ) {\r\nV_3 -> V_188 [ V_28 ] = - 1 ;\r\nbreak;\r\n}\r\nif ( V_3 -> V_213 == V_12 )\r\nV_3 -> V_214 = - 1 ;\r\nF_64 ( V_3 ) ;\r\n}\r\nif ( V_107 -> V_147 . V_148 . V_149 != V_150 ) {\r\nF_51 ( V_3 , V_12 ) ;\r\nif ( V_107 != V_3 -> V_146 [ V_12 ] )\r\nF_74 ( V_145 , L_147 ,\r\nL_148 ,\r\nV_107 , V_3 -> V_146 [ V_12 ] ) ;\r\nV_3 -> V_146 [ V_12 ] = NULL ;\r\n}\r\nF_70 ( & V_3 -> V_300 ) ;\r\nF_35 ( V_59 | V_82 , L_149 ,\r\nV_89 -> V_284 , V_89 -> V_296 ) ;\r\nV_3 -> V_294 += V_89 -> V_284 ;\r\nV_3 -> V_297 += V_89 -> V_296 ;\r\nF_71 ( & V_3 -> V_300 ) ;\r\nF_101 ( V_89 ) ;\r\nF_58 ( V_302 , & V_107 -> V_52 ) ;\r\n}\r\nstatic int F_104 ( struct V_270 * V_270 , T_14 * V_305 , char * V_306 ) {\r\nT_2 * V_3 = F_82 ( V_270 ) ;\r\nint V_307 = * V_305 ;\r\nF_35 ( V_60 , L_150 ) ;\r\n#if 0\r\nif (!left--) {\r\nunsigned int count = sprintf (page, "vbr buckets:");\r\nunsigned int i;\r\nfor (i = 0; i < TX_CHANS; ++i)\r\ncount += sprintf (page, " %u/%u",\r\nquery_tx_channel_config (dev, i, BUCKET_FULLNESS_ACCESS),\r\nquery_tx_channel_config (dev, i, BUCKET_CAPACITY_ACCESS));\r\ncount += sprintf (page+count, ".\n");\r\nreturn count;\r\n}\r\n#endif\r\nif ( ! V_307 -- )\r\nreturn sprintf ( V_306 ,\r\nL_151 ,\r\nV_3 -> V_167 , V_3 -> V_169 ,\r\nV_3 -> V_171 , V_3 -> V_173 ) ;\r\nif ( ! V_307 -- )\r\nreturn sprintf ( V_306 ,\r\nL_152 ,\r\nF_12 ( V_3 , V_212 ) ,\r\nF_12 ( V_3 , V_250 ) ,\r\nV_3 -> V_84 ) ;\r\nif ( ! V_307 -- )\r\nreturn sprintf ( V_306 ,\r\nL_153 ,\r\nV_3 -> V_294 , V_3 -> V_297 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_105 ( struct V_308 * V_308 ,\r\nconst struct V_309 * V_310 )\r\n{\r\nT_2 * V_3 ;\r\nint V_311 = 0 ;\r\nT_3 V_6 = F_106 ( V_308 , 0 ) ;\r\nT_3 * V_312 = F_107 ( F_106 ( V_308 , 1 ) ) ;\r\nunsigned int V_97 ;\r\nunsigned char V_313 ;\r\nF_35 ( V_60 , L_154 ) ;\r\nif ( F_108 ( V_308 ) )\r\nreturn - V_41 ;\r\nif ( ! F_109 ( V_6 , V_314 , V_237 ) ) {\r\nV_311 = - V_41 ;\r\ngoto V_315;\r\n}\r\nV_3 = F_110 ( sizeof( T_2 ) , V_298 ) ;\r\nif ( ! V_3 ) {\r\nF_35 ( V_63 , L_155 ) ;\r\nV_311 = - V_299 ;\r\ngoto V_316;\r\n}\r\nF_111 ( V_308 , V_3 ) ;\r\nV_97 = V_308 -> V_97 ;\r\nif ( F_112 ( V_97 ,\r\nF_77 ,\r\nV_317 ,\r\nV_237 ,\r\nV_3 ) ) {\r\nF_35 ( V_153 , L_156 ) ;\r\nV_311 = - V_41 ;\r\ngoto V_318;\r\n}\r\nF_35 ( V_235 , L_157 ,\r\nV_6 , V_97 , V_312 ) ;\r\nV_3 -> V_270 = F_113 ( V_237 , & V_308 -> V_3 , & V_319 , - 1 ,\r\nNULL ) ;\r\nif ( ! ( V_3 -> V_270 ) ) {\r\nF_35 ( V_63 , L_158 ) ;\r\nV_311 = - V_41 ;\r\ngoto V_320;\r\n}\r\nF_35 ( V_235 , L_159 ,\r\nV_3 -> V_270 -> V_321 , V_3 , V_3 -> V_270 ) ;\r\nV_3 -> V_270 -> V_303 = ( void * ) V_3 ;\r\nV_3 -> V_308 = V_308 ;\r\nF_114 ( V_308 ) ;\r\nF_115 ( V_308 , V_322 , & V_313 ) ;\r\nif ( V_323 ) {\r\nF_35 ( V_235 , L_160 ,\r\nL_161 , V_313 , V_323 ) ;\r\nF_116 ( V_308 , V_322 , V_323 ) ;\r\n} else if ( V_313 < V_324 ) {\r\nF_74 ( V_154 , L_160 ,\r\nL_162 , V_313 , V_324 ) ;\r\nF_116 ( V_308 , V_322 , V_324 ) ;\r\n}\r\nV_3 -> V_6 = V_6 ;\r\nV_3 -> V_97 = V_97 ;\r\nV_3 -> V_312 = V_312 ;\r\nV_3 -> V_135 = V_3 -> V_138 = & V_76 -> V_325 [ 0 ] ;\r\nV_3 -> V_137 = & V_76 -> V_325 [ V_95 - 1 ] ;\r\nV_3 -> V_213 = - 1 ;\r\nV_3 -> V_214 = - 1 ;\r\nV_3 -> V_181 = 0 ;\r\nV_3 -> V_123 = 0 ;\r\nV_3 -> V_120 = 0 ;\r\nV_3 -> V_127 = NULL ;\r\nV_3 -> V_122 = NULL ;\r\nV_3 -> V_167 = 0 ;\r\nV_3 -> V_169 = 0 ;\r\nV_3 -> V_171 = 0 ;\r\nV_3 -> V_173 = 0 ;\r\nV_3 -> V_84 = 0 ;\r\n{\r\nunsigned int V_28 ;\r\nfor ( V_28 = 0 ; V_28 < V_183 ; ++ V_28 )\r\nV_3 -> V_188 [ V_28 ] = - 1 ;\r\n}\r\nV_3 -> V_52 = 0 ;\r\nif ( F_92 ( V_3 ) ) {\r\nV_3 -> V_294 = V_326 ;\r\nV_3 -> V_297 = V_326 ;\r\nF_102 ( V_51 , & V_3 -> V_52 ) ;\r\n} else {\r\nV_3 -> V_294 = ( ( 25600000 / 8 ) * 26 ) / ( 27 * 53 ) ;\r\nV_3 -> V_297 = ( ( 25600000 / 8 ) * 26 ) / ( 27 * 53 ) ;\r\nF_35 ( V_153 , L_163 ) ;\r\n}\r\nF_117 ( & V_3 -> V_300 ) ;\r\nF_117 ( & V_3 -> V_78 ) ;\r\nF_118 ( & V_3 -> V_117 ) ;\r\nV_3 -> V_270 -> V_327 . V_40 = V_40 ;\r\nV_3 -> V_270 -> V_327 . V_39 = 10 - V_40 ;\r\nF_119 ( & V_3 -> V_175 , F_78 , ( unsigned long ) V_3 ) ;\r\nF_79 ( & V_3 -> V_175 , V_176 ) ;\r\nV_328:\r\nreturn V_311 ;\r\nV_320:\r\nF_120 ( V_3 -> V_97 , V_3 ) ;\r\nV_318:\r\nF_101 ( V_3 ) ;\r\nV_316:\r\nF_121 ( V_6 , V_314 ) ;\r\nV_315:\r\nF_122 ( V_308 ) ;\r\ngoto V_328;\r\n}\r\nstatic void F_123 ( struct V_308 * V_308 )\r\n{\r\nT_2 * V_3 ;\r\nV_3 = F_124 ( V_308 ) ;\r\nF_35 ( V_235 , L_164 , V_3 , V_3 -> V_270 ) ;\r\nF_125 ( & V_3 -> V_175 ) ;\r\nF_87 ( V_3 ) ;\r\nF_126 ( V_3 -> V_270 ) ;\r\nF_120 ( V_3 -> V_97 , V_3 ) ;\r\nF_121 ( V_3 -> V_6 , V_314 ) ;\r\nF_101 ( V_3 ) ;\r\nF_122 ( V_308 ) ;\r\n}\r\nstatic void T_1 F_127 ( void ) {\r\n#ifdef F_30\r\nF_74 ( V_329 , L_165 , V_208 &= V_330 ) ;\r\n#else\r\nif ( V_208 )\r\nF_74 ( V_329 , L_166 ) ;\r\n#endif\r\nif ( V_40 > V_331 )\r\nF_74 ( V_145 , L_167 ,\r\nV_40 = V_331 ) ;\r\nif ( V_290 < 0 || V_290 > V_332 )\r\nF_74 ( V_329 , L_168 ,\r\nV_290 = V_332 ) ;\r\nif ( V_261 < 0 || V_261 > V_333 )\r\nF_74 ( V_329 , L_169 ,\r\nV_261 = V_333 ) ;\r\nreturn;\r\n}\r\nstatic int T_1 F_128 ( void ) {\r\nF_129 ( sizeof( struct V_334 ) != 128 * 1024 / 4 ) ;\r\nF_1 () ;\r\nF_127 () ;\r\nreturn F_130 ( & V_335 ) ;\r\n}\r\nstatic void T_15 F_131 ( void ) {\r\nF_35 ( V_60 , L_170 ) ;\r\nF_132 ( & V_335 ) ;\r\n}
