# VerilogProjects

### Above are my projects that involve Verilog &amp; SystemVerilog.
Projects that I am currently working on:
- 16-bit RISC single cycle CPU.
- 32-bit RISC 5 stage pipelined CPU.
