/*
Developer   - Sriram Venkata Krishna
Date        - 11-08-2025
Platform    - HDL Bits
*/

//006. And Gate

module top_module
    (
        input a, b, 
        output out
    );
    
    assign out = (a & b);

endmodule
