// Seed: 252582257
module module_0;
  logic [1 : -1] id_1, id_2 = id_1;
  logic [-1 'b0 : 1] id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd54,
    parameter id_7 = 32'd99,
    parameter id_9 = 32'd32
) (
    output wire  id_0,
    input  tri   id_1,
    input  uwire _id_2,
    input  tri   id_3
    , _id_7,
    input  wand  id_4,
    output wor   id_5
);
  wire id_8;
  module_0 modCall_1 ();
  wire _id_9[1 : ""];
  logic [7:0][id_9 : -1  >  id_2] id_10;
  assign id_10[{id_7, -1}] = id_7;
endmodule
