<stg><name>lzBooster<255, 16384, 64>_Pipeline_lz_booster</name>


<trans_list>

<trans id="127" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %outValue = alloca i32 1

]]></Node>
<StgValue><ssdm name="outValue"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %nextMatchCh_loc_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nextMatchCh_loc_0

]]></Node>
<StgValue><ssdm name="nextMatchCh_loc_0_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i8 %nextMatchCh_loc_0_read, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln617 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln617"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln617 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i_4 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:2 %icmp_ln617 = icmp_eq  i32 %i_4, i32 %sub_read

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln617 = br i1 %icmp_ln617, void %for.body.split_ifconv, void %for.cond.for.cond.cleanup_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:4 %outValue_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream

]]></Node>
<StgValue><ssdm name="outValue_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:5 %tCh = trunc i32 %outValue_3

]]></Node>
<StgValue><ssdm name="tCh"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:6 %tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_3, i32 8

]]></Node>
<StgValue><ssdm name="tLen"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:7 %tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_3, i32 16

]]></Node>
<StgValue><ssdm name="tOffset"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:11 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_3, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split_ifconv:12 %boostFlag = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="boostFlag"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:3 %i_5 = add i32 %i_4, i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:1 %trunc_ln617 = trunc i32 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln617"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="14">
<![CDATA[
for.body.split_ifconv:8 %zext_ln627 = zext i14 %trunc_ln617

]]></Node>
<StgValue><ssdm name="zext_ln627"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:9 %local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln627

]]></Node>
<StgValue><ssdm name="local_mem_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split_ifconv:10 %store_ln627 = store i8 %tCh, i14 %local_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln627"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln617 = store i32 %i_5, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln617"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.body:1 %outValue_1 = load i32 %outValue

]]></Node>
<StgValue><ssdm name="outValue_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:0 %p_load10 = load i8 %empty

]]></Node>
<StgValue><ssdm name="p_load10"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split_ifconv:2 %specpipeline_ln618 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln618"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:3 %specloopname_ln617 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln617"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
for.body.split_ifconv:13 %skip_len_reg_load = load i16 %skip_len_reg

]]></Node>
<StgValue><ssdm name="skip_len_reg_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:14 %skip_condition = icmp_eq  i16 %skip_len_reg_load, i16 0

]]></Node>
<StgValue><ssdm name="skip_condition"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1">
<![CDATA[
for.body.split_ifconv:15 %matchFlag_reg_load = load i1 %matchFlag_reg

]]></Node>
<StgValue><ssdm name="matchFlag_reg_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:16 %match_len_reg_load = load i8 %match_len_reg

]]></Node>
<StgValue><ssdm name="match_len_reg_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:17 %icmp_ln635 = icmp_ne  i8 %match_len_reg_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln635"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:18 %icmp_ln635_1 = icmp_eq  i8 %tCh, i8 %p_load10

]]></Node>
<StgValue><ssdm name="icmp_ln635_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:19 %and_ln635 = and i1 %icmp_ln635, i1 %matchFlag_reg_load

]]></Node>
<StgValue><ssdm name="and_ln635"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:20 %match_condition = and i1 %and_ln635, i1 %icmp_ln635_1

]]></Node>
<StgValue><ssdm name="match_condition"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:21 %br_ln638 = br i1 %skip_condition, void %if.then32, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32:0 %add_ln639 = add i16 %skip_len_reg_load, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln639"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then32:1 %store_ln639 = store i16 %add_ln639, i16 %skip_len_reg

]]></Node>
<StgValue><ssdm name="store_ln639"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
if.then32:2 %match_loc_reg_load = load i32 %match_loc_reg

]]></Node>
<StgValue><ssdm name="match_loc_reg_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="32">
<![CDATA[
if.then32:3 %trunc_ln662 = trunc i32 %match_loc_reg_load

]]></Node>
<StgValue><ssdm name="trunc_ln662"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="14">
<![CDATA[
if.then32:4 %zext_ln662 = zext i14 %trunc_ln662

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then32:5 %local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662

]]></Node>
<StgValue><ssdm name="local_mem_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then32:6 %local_mem_load = load i14 %local_mem_addr_1

]]></Node>
<StgValue><ssdm name="local_mem_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:0 %br_ln640 = br i1 %match_condition, void %if.else39, void %if.then34

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else39:0 %store_ln645 = store i8 1, i8 %match_len_reg

]]></Node>
<StgValue><ssdm name="store_ln645"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="16">
<![CDATA[
if.else39:1 %zext_ln646 = zext i16 %tOffset

]]></Node>
<StgValue><ssdm name="zext_ln646"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else39:2 %sub_ln646 = sub i32 %i_4, i32 %zext_ln646

]]></Node>
<StgValue><ssdm name="sub_ln646"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="32">
<![CDATA[
if.else39:3 %trunc_ln646 = trunc i32 %sub_ln646

]]></Node>
<StgValue><ssdm name="trunc_ln646"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else39:4 %store_ln646 = store i32 %sub_ln646, i32 %match_loc_reg

]]></Node>
<StgValue><ssdm name="store_ln646"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else39:5 %outFlag = icmp_eq  i32 %i_4, i32 0

]]></Node>
<StgValue><ssdm name="outFlag"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else39:6 %icmp_ln652 = icmp_eq  i8 %tLen, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln652"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else39:7 %br_ln652 = br i1 %icmp_ln652, void %if.then48, void %if.else54

]]></Node>
<StgValue><ssdm name="br_ln652"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="icmp_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then48:0 %store_ln653 = store i1 %boostFlag, i1 %matchFlag_reg

]]></Node>
<StgValue><ssdm name="store_ln653"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="icmp_ln652" val="0"/>
<literal name="boostFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then48:1 %add_ln654 = add i8 %tLen, i8 255

]]></Node>
<StgValue><ssdm name="add_ln654"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="icmp_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then48:2 %select_ln654 = select i1 %boostFlag, i8 0, i8 %add_ln654

]]></Node>
<StgValue><ssdm name="select_ln654"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="icmp_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.then48:3 %br_ln655 = br void %if.end59

]]></Node>
<StgValue><ssdm name="br_ln655"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="icmp_ln652" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.else54:0 %store_ln656 = store i1 0, i1 %matchFlag_reg

]]></Node>
<StgValue><ssdm name="store_ln656"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="icmp_ln652" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
if.else54:1 %br_ln0 = br void %if.end59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="14">
<![CDATA[
if.end59:3 %zext_ln662_2 = zext i14 %trunc_ln646

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end59:4 %local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662_2

]]></Node>
<StgValue><ssdm name="local_mem_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.end59:5 %local_mem_load_2 = load i14 %local_mem_addr_3

]]></Node>
<StgValue><ssdm name="local_mem_load_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end59:6 %store_ln606 = store i32 %outValue_3, i32 %outValue

]]></Node>
<StgValue><ssdm name="store_ln606"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then34:0 %add_ln643 = add i8 %match_len_reg_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln643"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then34:1 %store_ln641 = store i8 %add_ln643, i8 %match_len_reg

]]></Node>
<StgValue><ssdm name="store_ln641"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
if.then34:2 %match_loc_reg_load_1 = load i32 %match_loc_reg

]]></Node>
<StgValue><ssdm name="match_loc_reg_load_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then34:3 %add_ln642 = add i32 %match_loc_reg_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln642"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="32">
<![CDATA[
if.then34:4 %trunc_ln642 = trunc i32 %add_ln642

]]></Node>
<StgValue><ssdm name="trunc_ln642"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then34:5 %store_ln642 = store i32 %add_ln642, i32 %match_loc_reg

]]></Node>
<StgValue><ssdm name="store_ln642"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32">
<![CDATA[
if.then34:6 %outValue_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_1, i8 %add_ln643, i32 8

]]></Node>
<StgValue><ssdm name="outValue_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="14">
<![CDATA[
if.then34:7 %zext_ln662_1 = zext i14 %trunc_ln642

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then34:8 %local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662_1

]]></Node>
<StgValue><ssdm name="local_mem_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then34:9 %local_mem_load_1 = load i14 %local_mem_addr_2

]]></Node>
<StgValue><ssdm name="local_mem_load_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then34:10 %store_ln606 = store i32 %outValue_2, i32 %outValue

]]></Node>
<StgValue><ssdm name="store_ln606"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:0 %p_load = load i8 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:2 %write_ln665 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_out, i32 %outValue_1

]]></Node>
<StgValue><ssdm name="write_ln665"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then32:6 %local_mem_load = load i14 %local_mem_addr_1

]]></Node>
<StgValue><ssdm name="local_mem_load"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.then32:7 %br_ln665 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end59:0 %storemerge = phi i8 %select_ln654, void %if.then48, i8 0, void %if.else54

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
if.end59:1 %storemerge_cast = zext i8 %storemerge

]]></Node>
<StgValue><ssdm name="storemerge_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.end59:2 %store_ln654 = store i16 %storemerge_cast, i16 %skip_len_reg

]]></Node>
<StgValue><ssdm name="store_ln654"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.end59:5 %local_mem_load_2 = load i14 %local_mem_addr_3

]]></Node>
<StgValue><ssdm name="local_mem_load_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end59:7 %br_ln665 = br i1 %outFlag, void %if.then65, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then65:0 %write_ln665 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_1

]]></Node>
<StgValue><ssdm name="write_ln665"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.then65:1 %br_ln665 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then34:9 %local_mem_load_1 = load i14 %local_mem_addr_2

]]></Node>
<StgValue><ssdm name="local_mem_load_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
if.then34:11 %br_ln665 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
for.inc:0 %empty_40 = phi i8 %local_mem_load, void %if.then32, i8 %local_mem_load_2, void %if.then65, i8 %local_mem_load_1, void %if.then34, i8 %local_mem_load_2, void %if.end59

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln662 = store i8 %empty_40, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln662"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.inc:3 %br_ln617 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
