

================================================================
== Vitis HLS Report for 'fft_16pt'
================================================================
* Date:           Sun Aug 31 16:41:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580  |fft_16pt_Pipeline_VITIS_LOOP_165_1  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608  |fft_16pt_Pipeline_VITIS_LOOP_120_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620  |fft_16pt_Pipeline_VITIS_LOOP_171_2  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672  |fft_16pt_Pipeline_VITIS_LOOP_131_2  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700  |fft_16pt_Pipeline_VITIS_LOOP_181_3  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2186|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   32|    5181|   3053|    -|
|Memory           |        0|    -|     768|     20|    0|
|Multiplexer      |        -|    -|       -|    853|    -|
|Register         |        -|    -|    1808|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   32|    7757|   6112|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   14|       7|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608  |fft_16pt_Pipeline_VITIS_LOOP_120_1  |        0|   0|     8|    76|    0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672  |fft_16pt_Pipeline_VITIS_LOOP_131_2  |        2|  16|  2206|  1475|    0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580  |fft_16pt_Pipeline_VITIS_LOOP_165_1  |        0|   0|    12|   100|    0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620  |fft_16pt_Pipeline_VITIS_LOOP_171_2  |        0|   0|   517|    87|    0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700  |fft_16pt_Pipeline_VITIS_LOOP_181_3  |        2|  16|  2438|  1315|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        4|  32|  5181|  3053|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |e_in_real_V_16_U  |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_17_U  |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_16_U  |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_17_U  |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_U     |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_real_V_15_U  |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_imag_V_U     |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_imag_V_15_U  |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_out_real_V_U    |fft_16pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_1_U  |fft_16pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_U    |fft_16pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_1_U  |fft_16pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  64|   2|    0|     4|   32|     1|          128|
    +------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                       |        0| 768|  20|    0|    40|  384|    12|         1280|
    +------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |cpd_imag_V_1_fu_1070_p2          |         +|   0|  0|  39|          32|          32|
    |cpd_imag_V_fu_966_p2             |         +|   0|  0|  39|          32|          32|
    |cpd_real_V_1_fu_1064_p2          |         +|   0|  0|  39|          32|          32|
    |cpd_real_V_fu_960_p2             |         +|   0|  0|  39|          32|          32|
    |r_imag_V_108_fu_825_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_131_fu_748_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_133_fu_764_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_135_fu_839_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_137_fu_867_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_139_fu_942_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_141_fu_991_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_144_fu_1033_p2          |         +|   0|  0|  39|          32|          32|
    |r_imag_V_145_fu_1046_p2          |         +|   0|  0|  39|          32|          32|
    |r_imag_V_147_fu_1095_p2          |         +|   0|  0|  39|          32|          32|
    |r_imag_V_150_fu_1137_p2          |         +|   0|  0|  39|          32|          32|
    |r_imag_V_fu_783_p2               |         +|   0|  0|  39|          32|          32|
    |r_real_V_116_fu_744_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_118_fu_760_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_120_fu_832_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_122_fu_860_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_124_fu_936_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_126_fu_984_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_127_fu_998_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_130_fu_1040_p2          |         +|   0|  0|  39|          32|          32|
    |r_real_V_132_fu_1088_p2          |         +|   0|  0|  39|          32|          32|
    |r_real_V_133_fu_1102_p2          |         +|   0|  0|  39|          32|          32|
    |r_real_V_93_fu_790_p2            |         +|   0|  0|  39|          32|          32|
    |r_real_V_fu_776_p2               |         +|   0|  0|  39|          32|          32|
    |cmd_imag_V_1_fu_1082_p2          |         -|   0|  0|  39|          32|          32|
    |cmd_imag_V_fu_978_p2             |         -|   0|  0|  39|          32|          32|
    |cmd_real_V_1_fu_1076_p2          |         -|   0|  0|  39|          32|          32|
    |cmd_real_V_fu_972_p2             |         -|   0|  0|  39|          32|          32|
    |r_imag_V_106_fu_797_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_107_fu_811_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_132_fu_756_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_134_fu_772_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_136_fu_853_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_138_fu_881_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_140_fu_954_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_142_fu_1005_p2          |         -|   0|  0|  39|          32|          32|
    |r_imag_V_143_fu_1019_p2          |         -|   0|  0|  39|          32|          32|
    |r_imag_V_146_fu_1058_p2          |         -|   0|  0|  39|          32|          32|
    |r_imag_V_148_fu_1109_p2          |         -|   0|  0|  39|          32|          32|
    |r_imag_V_149_fu_1123_p2          |         -|   0|  0|  39|          32|          32|
    |r_real_V_117_fu_752_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_119_fu_768_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_121_fu_846_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_123_fu_874_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_125_fu_948_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_128_fu_1012_p2          |         -|   0|  0|  39|          32|          32|
    |r_real_V_129_fu_1026_p2          |         -|   0|  0|  39|          32|          32|
    |r_real_V_131_fu_1052_p2          |         -|   0|  0|  39|          32|          32|
    |r_real_V_134_fu_1116_p2          |         -|   0|  0|  39|          32|          32|
    |r_real_V_135_fu_1130_p2          |         -|   0|  0|  39|          32|          32|
    |r_real_V_94_fu_804_p2            |         -|   0|  0|  39|          32|          32|
    |r_real_V_95_fu_818_p2            |         -|   0|  0|  39|          32|          32|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|2186|        1793|        1793|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |e_in_imag_V_15_address0  |  14|          3|    1|          3|
    |e_in_imag_V_15_ce0       |  14|          3|    1|          3|
    |e_in_imag_V_15_we0       |   9|          2|    1|          2|
    |e_in_imag_V_16_address0  |  20|          4|    2|          8|
    |e_in_imag_V_16_ce0       |  20|          4|    1|          4|
    |e_in_imag_V_16_we0       |   9|          2|    1|          2|
    |e_in_imag_V_17_address0  |  20|          4|    2|          8|
    |e_in_imag_V_17_ce0       |  20|          4|    1|          4|
    |e_in_imag_V_17_we0       |   9|          2|    1|          2|
    |e_in_imag_V_address0     |  14|          3|    1|          3|
    |e_in_imag_V_ce0          |  14|          3|    1|          3|
    |e_in_imag_V_we0          |   9|          2|    1|          2|
    |e_in_real_V_15_address0  |  14|          3|    1|          3|
    |e_in_real_V_15_ce0       |  14|          3|    1|          3|
    |e_in_real_V_15_we0       |   9|          2|    1|          2|
    |e_in_real_V_16_address0  |  20|          4|    2|          8|
    |e_in_real_V_16_ce0       |  20|          4|    1|          4|
    |e_in_real_V_16_we0       |   9|          2|    1|          2|
    |e_in_real_V_17_address0  |  20|          4|    2|          8|
    |e_in_real_V_17_ce0       |  20|          4|    1|          4|
    |e_in_real_V_17_we0       |   9|          2|    1|          2|
    |e_in_real_V_address0     |  14|          3|    1|          3|
    |e_in_real_V_ce0          |  14|          3|    1|          3|
    |e_in_real_V_we0          |   9|          2|    1|          2|
    |e_out_imag_V_1_address0  |  14|          3|    2|          6|
    |e_out_imag_V_1_ce0       |  14|          3|    1|          3|
    |e_out_imag_V_1_ce1       |   9|          2|    1|          2|
    |e_out_imag_V_1_we0       |   9|          2|    1|          2|
    |e_out_imag_V_1_we1       |   9|          2|    1|          2|
    |e_out_imag_V_address0    |  14|          3|    2|          6|
    |e_out_imag_V_ce0         |  14|          3|    1|          3|
    |e_out_imag_V_ce1         |   9|          2|    1|          2|
    |e_out_imag_V_we0         |   9|          2|    1|          2|
    |e_out_imag_V_we1         |   9|          2|    1|          2|
    |e_out_real_V_1_address0  |  14|          3|    2|          6|
    |e_out_real_V_1_ce0       |  14|          3|    1|          3|
    |e_out_real_V_1_ce1       |   9|          2|    1|          2|
    |e_out_real_V_1_we0       |   9|          2|    1|          2|
    |e_out_real_V_1_we1       |   9|          2|    1|          2|
    |e_out_real_V_address0    |  14|          3|    2|          6|
    |e_out_real_V_ce0         |  14|          3|    1|          3|
    |e_out_real_V_ce1         |   9|          2|    1|          2|
    |e_out_real_V_we0         |   9|          2|    1|          2|
    |e_out_real_V_we1         |   9|          2|    1|          2|
    |in_imag_0_address0       |  14|          3|    2|          6|
    |in_imag_0_ce0            |  14|          3|    1|          3|
    |in_imag_1_address0       |  14|          3|    2|          6|
    |in_imag_1_ce0            |  14|          3|    1|          3|
    |in_imag_2_address0       |  14|          3|    2|          6|
    |in_imag_2_ce0            |  14|          3|    1|          3|
    |in_imag_3_address0       |  14|          3|    2|          6|
    |in_imag_3_ce0            |  14|          3|    1|          3|
    |in_real_0_address0       |  14|          3|    2|          6|
    |in_real_0_ce0            |  14|          3|    1|          3|
    |in_real_1_address0       |  14|          3|    2|          6|
    |in_real_1_ce0            |  14|          3|    1|          3|
    |in_real_2_address0       |  14|          3|    2|          6|
    |in_real_2_ce0            |  14|          3|    1|          3|
    |in_real_3_address0       |  14|          3|    2|          6|
    |in_real_3_ce0            |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 853|        180|   77|        232|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |a_imag_V_36_reg_1470                                        |  32|   0|   32|          0|
    |a_imag_V_reg_1446                                           |  32|   0|   32|          0|
    |a_real_V_41_reg_1464                                        |  32|   0|   32|          0|
    |a_real_V_reg_1440                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |  11|   0|   11|          0|
    |b_imag_V_40_reg_1482                                        |  32|   0|   32|          0|
    |b_imag_V_reg_1458                                           |  32|   0|   32|          0|
    |b_real_V_30_reg_1476                                        |  32|   0|   32|          0|
    |b_real_V_35_reg_1370                                        |  32|   0|   32|          0|
    |b_real_V_reg_1452                                           |  32|   0|   32|          0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start_reg  |   1|   0|    1|          0|
    |in_imag_0_load_6_reg_1380                                   |  32|   0|   32|          0|
    |in_imag_0_load_reg_1340                                     |  32|   0|   32|          0|
    |in_imag_1_load_6_reg_1385                                   |  32|   0|   32|          0|
    |in_imag_1_load_reg_1345                                     |  32|   0|   32|          0|
    |in_imag_2_load_6_reg_1390                                   |  32|   0|   32|          0|
    |in_imag_2_load_reg_1350                                     |  32|   0|   32|          0|
    |in_imag_3_load_6_reg_1395                                   |  32|   0|   32|          0|
    |in_imag_3_load_reg_1355                                     |  32|   0|   32|          0|
    |in_real_0_load_6_reg_1360                                   |  32|   0|   32|          0|
    |in_real_0_load_reg_1320                                     |  32|   0|   32|          0|
    |in_real_1_load_6_reg_1365                                   |  32|   0|   32|          0|
    |in_real_1_load_reg_1325                                     |  32|   0|   32|          0|
    |in_real_2_load_reg_1330                                     |  32|   0|   32|          0|
    |in_real_3_load_6_reg_1375                                   |  32|   0|   32|          0|
    |in_real_3_load_reg_1335                                     |  32|   0|   32|          0|
    |r_imag_V_106_reg_1543                                       |  32|   0|   32|          0|
    |r_imag_V_107_reg_1553                                       |  32|   0|   32|          0|
    |r_imag_V_108_reg_1563                                       |  32|   0|   32|          0|
    |r_imag_V_135_reg_1573                                       |  32|   0|   32|          0|
    |r_imag_V_136_reg_1583                                       |  32|   0|   32|          0|
    |r_imag_V_137_reg_1593                                       |  32|   0|   32|          0|
    |r_imag_V_138_reg_1603                                       |  32|   0|   32|          0|
    |r_imag_V_141_reg_1613                                       |  32|   0|   32|          0|
    |r_imag_V_142_reg_1623                                       |  32|   0|   32|          0|
    |r_imag_V_143_reg_1633                                       |  32|   0|   32|          0|
    |r_imag_V_144_reg_1643                                       |  32|   0|   32|          0|
    |r_imag_V_147_reg_1653                                       |  32|   0|   32|          0|
    |r_imag_V_148_reg_1663                                       |  32|   0|   32|          0|
    |r_imag_V_149_reg_1673                                       |  32|   0|   32|          0|
    |r_imag_V_150_reg_1683                                       |  32|   0|   32|          0|
    |r_imag_V_reg_1533                                           |  32|   0|   32|          0|
    |r_real_V_120_reg_1568                                       |  32|   0|   32|          0|
    |r_real_V_121_reg_1578                                       |  32|   0|   32|          0|
    |r_real_V_122_reg_1588                                       |  32|   0|   32|          0|
    |r_real_V_123_reg_1598                                       |  32|   0|   32|          0|
    |r_real_V_126_reg_1608                                       |  32|   0|   32|          0|
    |r_real_V_127_reg_1618                                       |  32|   0|   32|          0|
    |r_real_V_128_reg_1628                                       |  32|   0|   32|          0|
    |r_real_V_129_reg_1638                                       |  32|   0|   32|          0|
    |r_real_V_132_reg_1648                                       |  32|   0|   32|          0|
    |r_real_V_133_reg_1658                                       |  32|   0|   32|          0|
    |r_real_V_134_reg_1668                                       |  32|   0|   32|          0|
    |r_real_V_135_reg_1678                                       |  32|   0|   32|          0|
    |r_real_V_93_reg_1538                                        |  32|   0|   32|          0|
    |r_real_V_94_reg_1548                                        |  32|   0|   32|          0|
    |r_real_V_95_reg_1558                                        |  32|   0|   32|          0|
    |r_real_V_reg_1528                                           |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |1808|   0| 1808|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      fft_16pt|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      fft_16pt|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      fft_16pt|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      fft_16pt|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      fft_16pt|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      fft_16pt|  return value|
|in_real_0_address0   |  out|    2|   ap_memory|     in_real_0|         array|
|in_real_0_ce0        |  out|    1|   ap_memory|     in_real_0|         array|
|in_real_0_q0         |   in|   32|   ap_memory|     in_real_0|         array|
|in_real_0_address1   |  out|    2|   ap_memory|     in_real_0|         array|
|in_real_0_ce1        |  out|    1|   ap_memory|     in_real_0|         array|
|in_real_0_q1         |   in|   32|   ap_memory|     in_real_0|         array|
|in_real_1_address0   |  out|    2|   ap_memory|     in_real_1|         array|
|in_real_1_ce0        |  out|    1|   ap_memory|     in_real_1|         array|
|in_real_1_q0         |   in|   32|   ap_memory|     in_real_1|         array|
|in_real_1_address1   |  out|    2|   ap_memory|     in_real_1|         array|
|in_real_1_ce1        |  out|    1|   ap_memory|     in_real_1|         array|
|in_real_1_q1         |   in|   32|   ap_memory|     in_real_1|         array|
|in_real_2_address0   |  out|    2|   ap_memory|     in_real_2|         array|
|in_real_2_ce0        |  out|    1|   ap_memory|     in_real_2|         array|
|in_real_2_q0         |   in|   32|   ap_memory|     in_real_2|         array|
|in_real_2_address1   |  out|    2|   ap_memory|     in_real_2|         array|
|in_real_2_ce1        |  out|    1|   ap_memory|     in_real_2|         array|
|in_real_2_q1         |   in|   32|   ap_memory|     in_real_2|         array|
|in_real_3_address0   |  out|    2|   ap_memory|     in_real_3|         array|
|in_real_3_ce0        |  out|    1|   ap_memory|     in_real_3|         array|
|in_real_3_q0         |   in|   32|   ap_memory|     in_real_3|         array|
|in_real_3_address1   |  out|    2|   ap_memory|     in_real_3|         array|
|in_real_3_ce1        |  out|    1|   ap_memory|     in_real_3|         array|
|in_real_3_q1         |   in|   32|   ap_memory|     in_real_3|         array|
|in_imag_0_address0   |  out|    2|   ap_memory|     in_imag_0|         array|
|in_imag_0_ce0        |  out|    1|   ap_memory|     in_imag_0|         array|
|in_imag_0_q0         |   in|   32|   ap_memory|     in_imag_0|         array|
|in_imag_0_address1   |  out|    2|   ap_memory|     in_imag_0|         array|
|in_imag_0_ce1        |  out|    1|   ap_memory|     in_imag_0|         array|
|in_imag_0_q1         |   in|   32|   ap_memory|     in_imag_0|         array|
|in_imag_1_address0   |  out|    2|   ap_memory|     in_imag_1|         array|
|in_imag_1_ce0        |  out|    1|   ap_memory|     in_imag_1|         array|
|in_imag_1_q0         |   in|   32|   ap_memory|     in_imag_1|         array|
|in_imag_1_address1   |  out|    2|   ap_memory|     in_imag_1|         array|
|in_imag_1_ce1        |  out|    1|   ap_memory|     in_imag_1|         array|
|in_imag_1_q1         |   in|   32|   ap_memory|     in_imag_1|         array|
|in_imag_2_address0   |  out|    2|   ap_memory|     in_imag_2|         array|
|in_imag_2_ce0        |  out|    1|   ap_memory|     in_imag_2|         array|
|in_imag_2_q0         |   in|   32|   ap_memory|     in_imag_2|         array|
|in_imag_2_address1   |  out|    2|   ap_memory|     in_imag_2|         array|
|in_imag_2_ce1        |  out|    1|   ap_memory|     in_imag_2|         array|
|in_imag_2_q1         |   in|   32|   ap_memory|     in_imag_2|         array|
|in_imag_3_address0   |  out|    2|   ap_memory|     in_imag_3|         array|
|in_imag_3_ce0        |  out|    1|   ap_memory|     in_imag_3|         array|
|in_imag_3_q0         |   in|   32|   ap_memory|     in_imag_3|         array|
|in_imag_3_address1   |  out|    2|   ap_memory|     in_imag_3|         array|
|in_imag_3_ce1        |  out|    1|   ap_memory|     in_imag_3|         array|
|in_imag_3_q1         |   in|   32|   ap_memory|     in_imag_3|         array|
|out_real_0_address0  |  out|    2|   ap_memory|    out_real_0|         array|
|out_real_0_ce0       |  out|    1|   ap_memory|    out_real_0|         array|
|out_real_0_we0       |  out|    1|   ap_memory|    out_real_0|         array|
|out_real_0_d0        |  out|   32|   ap_memory|    out_real_0|         array|
|out_real_1_address0  |  out|    2|   ap_memory|    out_real_1|         array|
|out_real_1_ce0       |  out|    1|   ap_memory|    out_real_1|         array|
|out_real_1_we0       |  out|    1|   ap_memory|    out_real_1|         array|
|out_real_1_d0        |  out|   32|   ap_memory|    out_real_1|         array|
|out_real_2_address0  |  out|    2|   ap_memory|    out_real_2|         array|
|out_real_2_ce0       |  out|    1|   ap_memory|    out_real_2|         array|
|out_real_2_we0       |  out|    1|   ap_memory|    out_real_2|         array|
|out_real_2_d0        |  out|   32|   ap_memory|    out_real_2|         array|
|out_real_3_address0  |  out|    2|   ap_memory|    out_real_3|         array|
|out_real_3_ce0       |  out|    1|   ap_memory|    out_real_3|         array|
|out_real_3_we0       |  out|    1|   ap_memory|    out_real_3|         array|
|out_real_3_d0        |  out|   32|   ap_memory|    out_real_3|         array|
|out_imag_0_address0  |  out|    2|   ap_memory|    out_imag_0|         array|
|out_imag_0_ce0       |  out|    1|   ap_memory|    out_imag_0|         array|
|out_imag_0_we0       |  out|    1|   ap_memory|    out_imag_0|         array|
|out_imag_0_d0        |  out|   32|   ap_memory|    out_imag_0|         array|
|out_imag_1_address0  |  out|    2|   ap_memory|    out_imag_1|         array|
|out_imag_1_ce0       |  out|    1|   ap_memory|    out_imag_1|         array|
|out_imag_1_we0       |  out|    1|   ap_memory|    out_imag_1|         array|
|out_imag_1_d0        |  out|   32|   ap_memory|    out_imag_1|         array|
|out_imag_2_address0  |  out|    2|   ap_memory|    out_imag_2|         array|
|out_imag_2_ce0       |  out|    1|   ap_memory|    out_imag_2|         array|
|out_imag_2_we0       |  out|    1|   ap_memory|    out_imag_2|         array|
|out_imag_2_d0        |  out|   32|   ap_memory|    out_imag_2|         array|
|out_imag_3_address0  |  out|    2|   ap_memory|    out_imag_3|         array|
|out_imag_3_ce0       |  out|    1|   ap_memory|    out_imag_3|         array|
|out_imag_3_we0       |  out|    1|   ap_memory|    out_imag_3|         array|
|out_imag_3_d0        |  out|   32|   ap_memory|    out_imag_3|         array|
+---------------------+-----+-----+------------+--------------+--------------+

