
*** Running vivado
    with args -log CUSTOM_AXIS_IP_RM_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CUSTOM_AXIS_IP_RM_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Dec 13 09:35:11 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source CUSTOM_AXIS_IP_RM_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 513.715 ; gain = 198.316
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/AXIS_FIFO_CUSTOM_EQ_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/axis_fifo_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/AXIS_FIFO_CUSTOM2_RM_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/AXIS_FIFO_CUSTOM_RM_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:axis_fifo:1.0'. The one found in IP location 'c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/axis_fifo_1_0' will take precedence over the same IP in location c:/Users/hp/Folder_Tugas_VIVADO/ip_repo/AXIS_FIFO_CUSTOM2_RM_1_0
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.cache/ip 
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 578.281 ; gain = 43.652
Command: link_design -top CUSTOM_AXIS_IP_RM_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1591.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1801.227 ; gain = 37.148
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0/CUSTOM_AXIS_IP_RM_zynq_ultra_ps_e_0_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0_board.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0_board.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.xdc:50]
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0/CUSTOM_AXIS_IP_RM_rst_ps8_0_99M_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0_board.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0_board.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_1/bd_f701_psr_aclk_0.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc:184]
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_11/bd_f701_sarn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc:184]
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_12/bd_f701_srn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:79]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:94]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc:94]
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_17/bd_f701_sawn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_18/bd_f701_swn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_18/bd_f701_swn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_19/bd_f701_sbn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_19/bd_f701_sbn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_21/bd_f701_m00arn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_21/bd_f701_m00arn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_22/bd_f701_m00rn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_22/bd_f701_m00rn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_23/bd_f701_m00awn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_23/bd_f701_m00awn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_24/bd_f701_m00wn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_24/bd_f701_m00wn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_25/bd_f701_m00bn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/bd_0/ip/ip_25/bd_f701_m00bn_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/smartconnect.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_smc_0/smartconnect.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_smc/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_axi_dma_0_0/CUSTOM_AXIS_IP_RM_axi_dma_0_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_auto_ds_0/CUSTOM_AXIS_IP_RM_auto_ds_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_auto_ds_0/CUSTOM_AXIS_IP_RM_auto_ds_0_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_auto_ds_1/CUSTOM_AXIS_IP_RM_auto_ds_1_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.gen/sources_1/bd/CUSTOM_AXIS_IP_RM/ip/CUSTOM_AXIS_IP_RM_auto_ds_1/CUSTOM_AXIS_IP_RM_auto_ds_1_clocks.xdc] for cell 'CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 50 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 493 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2661.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 82 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

17 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:39 . Memory (MB): peak = 2661.934 ; gain = 2083.652
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.934 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12de73580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2661.934 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 12de73580

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3017.008 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 12de73580

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3017.008 ; gain = 0.000
Phase 1 Initialization | Checksum: 12de73580

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3017.008 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 12de73580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3017.008 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 12de73580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3017.008 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 12de73580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3017.008 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 112 pins
INFO: [Opt 31-138] Pushed 58 inverter(s) to 1866 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22c697cf2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3017.008 ; gain = 0.000
Retarget | Checksum: 22c697cf2
INFO: [Opt 31-389] Phase Retarget created 93 cells and removed 491 cells
INFO: [Opt 31-1021] In phase Retarget, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13e954f9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3017.008 ; gain = 0.000
Constant propagation | Checksum: 13e954f9b
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 155 cells
INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ca3f99d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3017.008 ; gain = 0.000
Sweep | Checksum: 1ca3f99d3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 51 cells
INFO: [Opt 31-1021] In phase Sweep, 244 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1ca3f99d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3017.008 ; gain = 0.000
BUFG optimization | Checksum: 1ca3f99d3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ca3f99d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3017.008 ; gain = 0.000
Shift Register Optimization | Checksum: 1ca3f99d3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ca3f99d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3017.008 ; gain = 0.000
Post Processing Netlist | Checksum: 1ca3f99d3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ad052d01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3017.008 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3017.008 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ad052d01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3017.008 ; gain = 0.000
Phase 9 Finalization | Checksum: 1ad052d01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3017.008 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              93  |             491  |                                             94  |
|  Constant propagation         |              17  |             155  |                                             94  |
|  Sweep                        |               0  |              51  |                                            244  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            106  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ad052d01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3017.008 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1ad052d01

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 3170.434 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ad052d01

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3170.434 ; gain = 153.426

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ad052d01

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3170.434 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3170.434 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ad052d01

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3170.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3170.434 ; gain = 508.500
INFO: [Vivado 12-24828] Executing command : report_drc -file CUSTOM_AXIS_IP_RM_wrapper_drc_opted.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_drc_opted.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_drc_opted.rpx
Command: report_drc -file CUSTOM_AXIS_IP_RM_wrapper_drc_opted.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_drc_opted.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/impl_1/CUSTOM_AXIS_IP_RM_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 4152.289 ; gain = 981.855
generate_parallel_reports: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 4152.289 ; gain = 981.855
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4152.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/impl_1/CUSTOM_AXIS_IP_RM_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4152.289 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 187604536

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4152.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2c43703

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10bb66fd3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10bb66fd3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10bb66fd3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 16b993087

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1d7acf903

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1d7acf903

Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 11f52b894

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 11f52b894

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 11f52b894

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 190c193c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 190c193c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12704f25c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d58de303

Time (s): cpu = 00:01:36 ; elapsed = 00:02:18 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 477 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 167 nets or LUTs. Breaked 0 LUT, combined 167 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4152.289 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            167  |                   167  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            167  |                   167  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d1dc65a0

Time (s): cpu = 00:01:39 ; elapsed = 00:02:23 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1a5f12f33

Time (s): cpu = 00:01:50 ; elapsed = 00:02:40 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a5f12f33

Time (s): cpu = 00:01:50 ; elapsed = 00:02:40 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224d300b1

Time (s): cpu = 00:02:01 ; elapsed = 00:02:57 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 253959051

Time (s): cpu = 00:02:02 ; elapsed = 00:03:01 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 32d380c96

Time (s): cpu = 00:02:29 ; elapsed = 00:03:47 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2fc202038

Time (s): cpu = 00:02:41 ; elapsed = 00:04:08 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 3.3.2 Slice Area Swap | Checksum: 2fc202038

Time (s): cpu = 00:02:41 ; elapsed = 00:04:09 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 30ce60c75

Time (s): cpu = 00:03:10 ; elapsed = 00:04:44 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2e23644b8

Time (s): cpu = 00:03:11 ; elapsed = 00:04:46 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 28470e247

Time (s): cpu = 00:03:11 ; elapsed = 00:04:46 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2872fe0eb

Time (s): cpu = 00:03:19 ; elapsed = 00:05:10 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2872fe0eb

Time (s): cpu = 00:03:19 ; elapsed = 00:05:10 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 144d09652

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.332 | TNS=-592.418 |
Phase 1 Physical Synthesis Initialization | Checksum: 74e83b14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4152.289 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1689e0e19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 144d09652

Time (s): cpu = 00:03:38 ; elapsed = 00:05:44 . Memory (MB): peak = 4152.289 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-19.166. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2512fc340

Time (s): cpu = 00:03:46 ; elapsed = 00:06:08 . Memory (MB): peak = 4152.289 ; gain = 0.000

Time (s): cpu = 00:03:46 ; elapsed = 00:06:08 . Memory (MB): peak = 4152.289 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2512fc340

Time (s): cpu = 00:03:46 ; elapsed = 00:06:08 . Memory (MB): peak = 4152.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4177.988 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25fd4bdbe

Time (s): cpu = 00:04:02 ; elapsed = 00:06:37 . Memory (MB): peak = 4177.988 ; gain = 25.699

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25fd4bdbe

Time (s): cpu = 00:04:02 ; elapsed = 00:06:37 . Memory (MB): peak = 4177.988 ; gain = 25.699
Phase 4.3 Placer Reporting | Checksum: 25fd4bdbe

Time (s): cpu = 00:04:02 ; elapsed = 00:06:38 . Memory (MB): peak = 4177.988 ; gain = 25.699

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4177.988 ; gain = 0.000

Time (s): cpu = 00:04:02 ; elapsed = 00:06:38 . Memory (MB): peak = 4177.988 ; gain = 25.699
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a94459aa

Time (s): cpu = 00:04:02 ; elapsed = 00:06:38 . Memory (MB): peak = 4177.988 ; gain = 25.699
Ending Placer Task | Checksum: 1e215af7f

Time (s): cpu = 00:04:02 ; elapsed = 00:06:38 . Memory (MB): peak = 4177.988 ; gain = 25.699
93 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:06 ; elapsed = 00:06:47 . Memory (MB): peak = 4177.988 ; gain = 25.699
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file CUSTOM_AXIS_IP_RM_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 4177.988 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file CUSTOM_AXIS_IP_RM_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 4177.988 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file CUSTOM_AXIS_IP_RM_wrapper_utilization_placed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 4177.988 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4177.988 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4177.988 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4177.988 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4177.988 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 4177.988 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4177.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/impl_1/CUSTOM_AXIS_IP_RM_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 4177.988 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 4179.730 ; gain = 1.742
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.00s |  WALL: 11.21s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4179.730 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.116 | TNS=-588.085 |
Phase 1 Physical Synthesis Initialization | Checksum: fc90ffcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4199.359 ; gain = 19.629
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.116 | TNS=-588.085 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: fc90ffcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4199.359 ; gain = 19.629

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.116 | TNS=-588.085 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tdata[11]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tdata[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.085 | TNS=-587.093 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tdata[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_5_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_5
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.078 | TNS=-587.037 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_6_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_6
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.076 | TNS=-586.967 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 66 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.066 | TNS=-586.887 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_3_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_3
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.057 | TNS=-586.815 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 66 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.056 | TNS=-586.318 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_2_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_2
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.040 | TNS=-586.190 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_4_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_4
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.030 | TNS=-586.110 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_1_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_1
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.025 | TNS=-586.070 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 42 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.018 | TNS=-585.846 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 39 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.000 | TNS=-585.270 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tdata[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 66 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.989 | TNS=-584.884 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 66 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.972 | TNS=-584.335 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_6_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_6
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.961 | TNS=-584.290 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_7_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_7
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.946 | TNS=-584.225 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 66 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.931 | TNS=-584.105 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/P[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.931 | TNS=-584.105 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 4201.250 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1a5d7943c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 4201.250 ; gain = 21.520

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.931 | TNS=-584.105 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tdata[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_11_n_0. Critical path length was reduced through logic transformation on cell CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_11_comp.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.905 | TNS=-583.905 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 66 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.904 | TNS=-583.894 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_13_n_0. Critical path length was reduced through logic transformation on cell CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_13_comp.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.902 | TNS=-583.882 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 64 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.900 | TNS=-583.835 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 66 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.893 | TNS=-583.801 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 64 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.886 | TNS=-583.736 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_5_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_5
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.883 | TNS=-583.721 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_n_0. Critical path length was reduced through logic transformation on cell CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_comp.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.880 | TNS=-583.722 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_4_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_4
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.876 | TNS=-583.709 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0. Critical path length was reduced through logic transformation on cell CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.866 | TNS=-583.629 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_9_n_0. Critical path length was reduced through logic transformation on cell CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_9_comp.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.858 | TNS=-583.531 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/P[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tdata[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 66 pins.
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.854 | TNS=-583.526 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_6_n_0.  Re-placed instance CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_6
INFO: [Physopt 32-735] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.850 | TNS=-583.501 |
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.850 | TNS=-583.501 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4201.250 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1a5c3c24e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 4201.250 ; gain = 21.520
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4201.250 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4201.250 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-18.850 | TNS=-583.501 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.266  |          4.584  |            4  |              0  |                    29  |           0  |           2  |  00:00:30  |
|  Total          |          0.266  |          4.584  |            4  |              0  |                    29  |           0  |           3  |  00:00:30  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4201.250 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 29a6deffa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 4201.250 ; gain = 21.520
INFO: [Common 17-83] Releasing license: Implementation
575 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4201.250 ; gain = 23.262
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 4201.250 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4204.156 ; gain = 2.906
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 4204.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4204.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 4204.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4204.156 ; gain = 2.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/impl_1/CUSTOM_AXIS_IP_RM_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4204.156 ; gain = 2.906
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bb0588e1 ConstDB: 0 ShapeSum: 2beb2a7f RouteDB: c0bce1d3
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 4204.156 ; gain = 0.000
Post Restoration Checksum: NetGraph: ccf2f739 | NumContArr: 4085be90 | Constraints: afd35d62 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27ff50dc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 4204.156 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27ff50dc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 4204.156 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27ff50dc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 4204.156 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2d3298990

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 4272.863 ; gain = 68.707

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e7cde732

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 4272.863 ; gain = 68.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.601| TNS=-543.593| WHS=-0.095 | THS=-140.958|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13744
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11417
  Number of Partially Routed Nets     = 2327
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d2259df5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1d2259df5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 17341d352

Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 4291.309 ; gain = 87.152
Phase 4 Initial Routing | Checksum: 20d02b045

Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2967
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.617| TNS=-602.071| WHS=-0.029 | THS=-0.312 |

Phase 5.1 Global Iteration 0 | Checksum: 1daf79a28

Time (s): cpu = 00:01:28 ; elapsed = 00:01:25 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.134| TNS=-588.153| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1fec8e9b9

Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.124| TNS=-587.378| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2ee0ca1b2

Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.095| TNS=-586.903| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 18a0d9cea

Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.118| TNS=-587.529| WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 19d5618f8

Time (s): cpu = 00:01:56 ; elapsed = 00:02:18 . Memory (MB): peak = 4291.309 ; gain = 87.152
Phase 5 Rip-up And Reroute | Checksum: 19d5618f8

Time (s): cpu = 00:01:56 ; elapsed = 00:02:18 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.095| TNS=-586.903| WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.095| TNS=-586.903| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 21c2fadb9

Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 21c2fadb9

Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 4291.309 ; gain = 87.152
Phase 6 Delay and Skew Optimization | Checksum: 21c2fadb9

Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.012| TNS=-584.247| WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2221dc191

Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 4291.309 ; gain = 87.152
Phase 7 Post Hold Fix | Checksum: 2221dc191

Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.06897 %
  Global Horizontal Routing Utilization  = 1.474 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 53.3019%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.3981%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 46.1538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.5769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2221dc191

Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2221dc191

Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2221dc191

Time (s): cpu = 00:02:07 ; elapsed = 00:02:30 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 2221dc191

Time (s): cpu = 00:02:07 ; elapsed = 00:02:30 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 2221dc191

Time (s): cpu = 00:02:07 ; elapsed = 00:02:31 . Memory (MB): peak = 4291.309 ; gain = 87.152

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-19.012| TNS=-584.247| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 2221dc191

Time (s): cpu = 00:02:07 ; elapsed = 00:02:31 . Memory (MB): peak = 4291.309 ; gain = 87.152
Time taken to check if laguna hold fix is required (in secs): 0.001

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.994 | TNS=-583.679 | WHS=0.010 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 2221dc191

Time (s): cpu = 00:02:16 ; elapsed = 00:02:51 . Memory (MB): peak = 4291.309 ; gain = 87.152
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.994 | TNS=-583.679 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -18.906. Path group: clk_pl_0. Processed net: CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0].
INFO: [Physopt 32-952] Improved path group WNS = -18.798. Path group: clk_pl_0. Processed net: CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0].
INFO: [Physopt 32-952] Improved path group WNS = -18.650. Path group: clk_pl_0. Processed net: CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0].
INFO: [Physopt 32-952] Improved path group WNS = -18.388. Path group: clk_pl_0. Processed net: CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/DOUT_A[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tdata[11].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-18.388 | TNS=-564.287 | WHS=0.010 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4291.309 ; gain = 0.000
Phase 14.2 Critical Path Optimization | Checksum: 25fbbc820

Time (s): cpu = 00:02:19 ; elapsed = 00:02:54 . Memory (MB): peak = 4291.309 ; gain = 87.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-18.388 | TNS=-564.287 | WHS=0.010 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 25fbbc820

Time (s): cpu = 00:02:19 ; elapsed = 00:02:55 . Memory (MB): peak = 4291.309 ; gain = 87.152
Total Elapsed time in route_design: 174.926 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 590dd1ec

Time (s): cpu = 00:02:19 ; elapsed = 00:02:55 . Memory (MB): peak = 4291.309 ; gain = 87.152
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 590dd1ec

Time (s): cpu = 00:02:19 ; elapsed = 00:02:56 . Memory (MB): peak = 4291.309 ; gain = 87.152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
607 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:32 ; elapsed = 00:03:13 . Memory (MB): peak = 4291.309 ; gain = 87.152
INFO: [Vivado 12-24828] Executing command : report_drc -file CUSTOM_AXIS_IP_RM_wrapper_drc_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_drc_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_drc_routed.rpx
Command: report_drc -file CUSTOM_AXIS_IP_RM_wrapper_drc_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_drc_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/impl_1/CUSTOM_AXIS_IP_RM_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file CUSTOM_AXIS_IP_RM_wrapper_methodology_drc_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_methodology_drc_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file CUSTOM_AXIS_IP_RM_wrapper_methodology_drc_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_methodology_drc_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/impl_1/CUSTOM_AXIS_IP_RM_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file CUSTOM_AXIS_IP_RM_wrapper_timing_summary_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_timing_summary_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file CUSTOM_AXIS_IP_RM_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file CUSTOM_AXIS_IP_RM_wrapper_route_status.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file CUSTOM_AXIS_IP_RM_wrapper_power_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_power_summary_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_power_routed.rpx
Command: report_power -file CUSTOM_AXIS_IP_RM_wrapper_power_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_power_summary_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
624 Infos, 107 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file CUSTOM_AXIS_IP_RM_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file CUSTOM_AXIS_IP_RM_wrapper_bus_skew_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_bus_skew_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:38 ; elapsed = 00:01:17 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.220 . Memory (MB): peak = 4291.309 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4291.309 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4291.309 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4291.309 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 4291.309 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 4291.309 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Folder_Tugas_VIVADO/KRIA_CUSTOM_AXIS_IP_RM/KRIA_CUSTOM_AXIS_IP_RM.runs/impl_1/CUSTOM_AXIS_IP_RM_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4291.309 ; gain = 0.000

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <CUSTOM_AXIS_IP_RM_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <CUSTOM_AXIS_IP_RM_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force CUSTOM_AXIS_IP_RM_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30 input CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30 input CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0 input CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30 output CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0 output CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30 multiplier stage CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0 multiplier stage CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5)+((~A5)*(~A4)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5)+((~A5)*(~A4)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5)+((~A5)*(~A1)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 42 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./CUSTOM_AXIS_IP_RM_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
656 Infos, 131 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 4291.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 09:52:24 2024...
