{
  "design": {
    "design_info": {
      "boundary_crc": "0x365075F4040AD624",
      "device": "xc7a50tcsg325-2",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "aurora_8b10b_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "util_vector_logic_0": "",
      "util_ds_buf_0": "",
      "clk_wiz_0": "",
      "system_ila_0": "",
      "rst_system_156M": "",
      "spiCore_0": "",
      "system_ila_1": "",
      "trafficGen_0": "",
      "spiControl_0": "",
      "vio_0": ""
    },
    "interface_ports": {
      "TX": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0",
        "port_maps": {
          "TXN": {
            "physical_name": "TX_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TXP": {
            "physical_name": "TX_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "RX": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0",
        "port_maps": {
          "RXN": {
            "physical_name": "RX_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RXP": {
            "physical_name": "RX_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_DIFF_REFCLK": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "GT_DIFF_REFCLK_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "GT_DIFF_REFCLK_clk_n",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "i_miso": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "o_mosi": {
        "direction": "O"
      },
      "o_ss_n": {
        "direction": "O"
      },
      "o_spi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_spiCore_0_0_o_spi_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "xtal_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "aurora_8b10b_0": {
        "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
        "xci_name": "system_aurora_8b10b_0_0",
        "xci_path": "ip\\system_aurora_8b10b_0_0\\system_aurora_8b10b_0_0.xci",
        "inst_hier_path": "aurora_8b10b_0",
        "parameters": {
          "C_DRP_IF": {
            "value": "false"
          },
          "C_LINE_RATE": {
            "value": "3.125"
          },
          "Interface_Mode": {
            "value": "Streaming"
          },
          "SINGLEEND_GTREFCLK": {
            "value": "true"
          },
          "SINGLEEND_INITCLK": {
            "value": "true"
          },
          "SupportLevel": {
            "value": "1"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_0",
        "xci_path": "ip\\system_xlconstant_0_0\\system_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_1_0",
        "xci_path": "ip\\system_xlconstant_1_0\\system_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "2"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_util_vector_logic_0_0",
        "xci_path": "ip\\system_util_vector_logic_0_0\\system_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_0_0",
        "xci_path": "ip\\system_util_ds_buf_0_0\\system_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "mgt_diff_clock1"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_2",
        "xci_path": "ip\\system_clk_wiz_0_2\\system_clk_wiz_0_2.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "311.098"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "249.865"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_JITTER": {
            "value": "471.719"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "249.865"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "12"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "522.153"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "249.865"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "6"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "36.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "18.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "75"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "128"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "system_system_ila_0_0",
        "xci_path": "ip\\system_system_ila_0_0\\system_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_PROBES": {
            "value": "8"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE6_TYPE": {
            "value": "0"
          },
          "C_PROBE7_TYPE": {
            "value": "0"
          },
          "C_SLOT": {
            "value": "0"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_0_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_1_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_2_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_3_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_1_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "rst_system_156M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_system_156M_0",
        "xci_path": "ip\\system_rst_system_156M_0\\system_rst_system_156M_0.xci",
        "inst_hier_path": "rst_system_156M"
      },
      "spiCore_0": {
        "vlnv": "xilinx.com:module_ref:spiCore:1.0",
        "xci_name": "system_spiCore_0_0",
        "xci_path": "ip\\system_spiCore_0_0\\system_spiCore_0_0.xci",
        "inst_hier_path": "spiCore_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spiCore",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "7031250",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_reset_n": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "i_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "o_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i_spi_start": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "o_spi_done": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "o_spi_clk": {
            "type": "clk",
            "direction": "O"
          },
          "o_ss_n": {
            "direction": "O"
          },
          "o_mosi": {
            "direction": "O"
          },
          "i_miso": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "system_ila_1": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "system_system_ila_1_0",
        "xci_path": "ip\\system_system_ila_1_0\\system_system_ila_1_0.xci",
        "inst_hier_path": "system_ila_1",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "65536"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          }
        }
      },
      "trafficGen_0": {
        "vlnv": "xilinx.com:module_ref:trafficGen:1.0",
        "xci_name": "system_trafficGen_0_0",
        "xci_path": "ip\\system_trafficGen_0_0\\system_trafficGen_0_0.xci",
        "inst_hier_path": "trafficGen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "trafficGen",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "156250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_aurora_8b10b_0_0_user_clk_out",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "156250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_aurora_8b10b_0_0_user_clk_out",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "156250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_aurora_8b10b_0_0_user_clk_out",
                "value_src": "default_prop"
              }
            }
          },
          "reset_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          }
        }
      },
      "spiControl_0": {
        "vlnv": "xilinx.com:module_ref:spiControl:1.0",
        "xci_name": "system_spiControl_0_0",
        "xci_path": "ip\\system_spiControl_0_0\\system_spiControl_0_0.xci",
        "inst_hier_path": "spiControl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spiControl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "7031250",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_reset_n": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "o_spi_start": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "i_spi_done": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "o_spi_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "system_vio_0_0",
        "xci_path": "ip\\system_vio_0_0\\system_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "GT_SERIAL_RX_0_1": {
        "interface_ports": [
          "RX",
          "aurora_8b10b_0/GT_SERIAL_RX"
        ]
      },
      "aurora_8b10b_0_GT_SERIAL_TX": {
        "interface_ports": [
          "TX",
          "aurora_8b10b_0/GT_SERIAL_TX"
        ]
      },
      "aurora_8b10b_0_USER_DATA_M_AXI_RX": {
        "interface_ports": [
          "aurora_8b10b_0/USER_DATA_M_AXI_RX",
          "trafficGen_0/s_axis",
          "system_ila_0/SLOT_0_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "mgt_diff_clock1_1": {
        "interface_ports": [
          "GT_DIFF_REFCLK",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "trafficGen_0_m_axis": {
        "interface_ports": [
          "trafficGen_0/m_axis",
          "aurora_8b10b_0/USER_DATA_S_AXI_TX",
          "system_ila_0/SLOT_1_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "aurora_8b10b_0_user_clk_out": {
        "ports": [
          "aurora_8b10b_0/user_clk_out",
          "system_ila_0/clk",
          "rst_system_156M/slowest_sync_clk",
          "system_ila_1/clk",
          "trafficGen_0/clk",
          "vio_0/clk"
        ]
      },
      "channel_up": {
        "ports": [
          "aurora_8b10b_0/channel_up",
          "system_ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "aurora_8b10b_0/drpclk_in",
          "aurora_8b10b_0/init_clk_in"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "xtal_out"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "spiCore_0/i_clk",
          "spiControl_0/i_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "util_vector_logic_0/Op1",
          "rst_system_156M/ext_reset_in"
        ]
      },
      "hard_err": {
        "ports": [
          "aurora_8b10b_0/hard_err",
          "system_ila_0/probe1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "i_miso_0_1": {
        "ports": [
          "i_miso",
          "spiCore_0/i_miso",
          "system_ila_1/probe4"
        ]
      },
      "lane_up": {
        "ports": [
          "aurora_8b10b_0/lane_up",
          "system_ila_0/probe2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "pll_not_locked_out": {
        "ports": [
          "aurora_8b10b_0/pll_not_locked_out",
          "system_ila_0/probe3"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "rst_system_156M_peripheral_aresetn": {
        "ports": [
          "rst_system_156M/peripheral_aresetn",
          "system_ila_0/resetn",
          "trafficGen_0/reset_n"
        ]
      },
      "rx_resetdone_out": {
        "ports": [
          "aurora_8b10b_0/rx_resetdone_out",
          "system_ila_0/probe4"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "soft_err": {
        "ports": [
          "aurora_8b10b_0/soft_err",
          "system_ila_0/probe5"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "spiControl_0_o_spi_data": {
        "ports": [
          "spiControl_0/o_spi_data",
          "spiCore_0/i_data"
        ]
      },
      "spiCore_0_o_data": {
        "ports": [
          "spiCore_0/o_data",
          "system_ila_1/probe5"
        ]
      },
      "spiCore_0_o_mosi": {
        "ports": [
          "spiCore_0/o_mosi",
          "o_mosi",
          "system_ila_1/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "spiCore_0_o_spi_clk": {
        "ports": [
          "spiCore_0/o_spi_clk",
          "o_spi_clk",
          "system_ila_1/probe1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "spiCore_0_o_spi_done": {
        "ports": [
          "spiCore_0/o_spi_done",
          "system_ila_1/probe2",
          "spiControl_0/i_spi_done"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "spiCore_0_o_ss_n": {
        "ports": [
          "spiCore_0/o_ss_n",
          "o_ss_n",
          "system_ila_1/probe3"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "tx_lock": {
        "ports": [
          "aurora_8b10b_0/tx_lock",
          "system_ila_0/probe6"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "tx_resetdone_out": {
        "ports": [
          "aurora_8b10b_0/tx_resetdone_out",
          "system_ila_0/probe7"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "aurora_8b10b_0/gt_refclk1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "aurora_8b10b_0/reset",
          "aurora_8b10b_0/gt_reset"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "spiControl_0/o_spi_start",
          "spiCore_0/i_spi_start"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "spiCore_0/i_reset_n",
          "spiControl_0/i_reset_n"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "aurora_8b10b_0/power_down"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "aurora_8b10b_0/loopback"
        ]
      }
    }
  }
}