00:18:33
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:18:35 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:18:35 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:18:36 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:18:36 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:18:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:18:37 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:18:37 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:18:38 2024

###########################################################]
# Sun Sep 29 00:18:39 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     112.9 MHz     8.858         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:18:40 2024

###########################################################]
# Sun Sep 29 00:18:40 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 156MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.83ns		 510 /       179
   2		0h:00m:03s		    -3.83ns		 505 /       179
   3		0h:00m:03s		    -3.43ns		 504 /       179
   4		0h:00m:03s		    -3.43ns		 503 /       179
   5		0h:00m:03s		    -3.43ns		 504 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 13 loads 2 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   6		0h:00m:04s		    -3.43ns		 535 /       182
   7		0h:00m:05s		    -2.96ns		 538 /       182
   8		0h:00m:05s		    -2.31ns		 539 /       182
   9		0h:00m:05s		    -2.03ns		 539 /       182
  10		0h:00m:05s		    -2.03ns		 544 /       182

@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[5] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[6] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[3] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[4] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[12] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[11] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

  11		0h:00m:05s		    -1.64ns		 560 /       188
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_42_sx which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_40 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_51_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_5_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0_4[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_42_sx which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_40 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_51_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_5_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0_4[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_392_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_53.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 168MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 169MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 190 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   190        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 139MB peak: 169MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 165MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 169MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 165MB peak: 169MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 14.35ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:18:48 2024
#


Top view:               anda_plis
Requested Frequency:    69.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.533

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      69.7 MHz      59.2 MHz      14.352        16.884        -2.533     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  14.352      -2.533  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       un12lto2_fast           0.540       -2.533
b2v_inst.indice_FIFO_fast[3]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[3]     0.540       -2.483
b2v_inst.indice_FIFO_fast[4]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[4]     0.540       -2.462
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.449
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.399
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -0.825
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -0.741
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -0.692
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       -0.671
b2v_inst.indice_FIFO_fast[5]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[5]     0.540       -0.468
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               14.246       -2.533
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               14.246       -2.392
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               14.246       -2.140
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     14.246       -1.091
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     14.246       -0.951
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     14.246       -0.594
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 14.246       -0.354
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      14.246       0.315 
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      14.246       0.455 
b2v_inst.state[13]             anda_plis|clk     SB_DFFR       D       N_245_0                    14.246       1.214 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.779
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.533

    Number of logic level(s):                12
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                   SB_DFFER     Q        Out     0.540     0.540       -         
un12lto2_fast                                  Net          -        -       1.599     -           2         
b2v_inst.indice_FIFO_fast_RNILEM6[1]           SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNILEM6[1]           SB_LUT4      O        Out     0.400     2.539       -         
indice_FIFO_fast_RNILEM6[1]                    Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I0       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.449     4.359       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.729       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.108       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.479       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.858       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.229       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.608       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.513      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.742      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.756      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.882      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.896      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     11.022      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         11.036      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.162      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.548      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.864      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.235      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.522      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.893      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.272      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.779      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.884 is 4.219(25.0%) logic and 12.665(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.730
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.484

    Number of logic level(s):                12
    Starting point:                          b2v_inst.indice_FIFO_fast[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[3]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[3]                            Net          -        -       1.599     -           6         
b2v_inst.un97_fifo_dir_o_cry_1_c_RNIIUSB       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un97_fifo_dir_o_cry_1_c_RNIIUSB       SB_LUT4      O        Out     0.400     2.539       -         
un97_fifo_dir_o_cry_1_c_RNIIUSB                Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I1       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.400     4.309       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.680       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.059       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.430       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.809       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.180       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.559       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.464      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.692      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.706      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.833      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.847      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     10.973      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         10.987      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.113      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.499      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.815      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.186      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.473      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.844      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.223      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.730      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.835 is 4.170(24.8%) logic and 12.665(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.474

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                   SB_DFFER     Q        Out     0.540     0.540       -         
un12lto2_fast                                  Net          -        -       0.834     -           2         
b2v_inst.un97_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un97_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un97_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un97_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un97_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un97_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un97_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un97_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un97_fifo_dir_o_cry_3                          Net          -        -       0.386     -           2         
b2v_inst.un97_fifo_dir_o_cry_3_c_RNI9MME       SB_LUT4      I3       In      -         2.298       -         
b2v_inst.un97_fifo_dir_o_cry_3_c_RNI9MME       SB_LUT4      O        Out     0.316     2.614       -         
un97_fifo_dir_o_cry_3_c_RNI9MME                Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I3       In      -         3.985       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.316     4.300       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.671       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.050       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.421       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.800       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.171       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.549       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.454      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.683      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.697      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.823      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.837      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     10.964      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         10.977      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.104      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.490      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.805      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.176      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.464      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.835      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.214      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.721      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.826 is 4.512(26.8%) logic and 12.314(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.709
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.463

    Number of logic level(s):                12
    Starting point:                          b2v_inst.indice_FIFO_fast[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[4]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[4]                            Net          -        -       1.599     -           5         
b2v_inst.un97_fifo_dir_o_cry_2_c_RNIK1UB       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un97_fifo_dir_o_cry_2_c_RNIK1UB       SB_LUT4      O        Out     0.400     2.539       -         
un97_fifo_dir_o_cry_2_c_RNIK1UB                Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I2       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.379     4.288       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.659       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.038       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.409       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.788       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.159       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.537       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.443      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.671      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.685      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.812      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.826      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     10.952      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         10.966      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.092      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.478      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.794      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.165      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.452      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.823      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.202      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.709      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.814 is 4.149(24.7%) logic and 12.665(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.449

    Number of logic level(s):                12
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       1.599     -           2         
b2v_inst.indice_FIFO_fast_RNILEM6[1]           SB_LUT4      I3       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNILEM6[1]           SB_LUT4      O        Out     0.316     2.455       -         
indice_FIFO_fast_RNILEM6[1]                    Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I0       In      -         3.826       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.449     4.274       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.645       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.024       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.395       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.774       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.145       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.524       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.429      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.657      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.671      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.798      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.812      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     10.938      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         10.952      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.078      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.464      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.780      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.151      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.438      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.809      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.188      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.695      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.800 is 4.135(24.6%) logic and 12.665(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 165MB peak: 169MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 165MB peak: 169MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        112 uses
SB_DFF          24 uses
SB_DFFE         12 uses
SB_DFFER        77 uses
SB_DFFES        2 uses
SB_DFFESR       9 uses
SB_DFFR         42 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         545 uses

I/O Register bits:                  0
Register bits not including I/Os:   188 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 190

@S |Mapping Summary:
Total  LUTs: 545 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 545 = 545 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 30MB peak: 169MB)

Process took 0h:00m:08s realtime, 0h:00m:06s cputime
# Sun Sep 29 00:18:48 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	545
    Number of DFFs      	:	188
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	19
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	565
    Number of DFFs      	:	188
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	150
        LUT, DFF and CARRY	:	38
    Combinational LogicCells
        Only LUT         	:	322
        CARRY Only       	:	19
        LUT with CARRY   	:	55
    LogicCells                  :	584/3520
    PLBs                        :	85/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 49.1 (sec)

Final Design Statistics
    Number of LUTs      	:	565
    Number of DFFs      	:	188
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	584/3520
    PLBs                        :	111/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 88.59 MHz | Target: 69.69 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 54.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2111
used logic cells: 584
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2111
used logic cells: 584
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 694 
I1212: Iteration  1 :    88 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
Unrecognizable name anda_plis
00:22:34
