%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$/tmp/cgtCBEYKy.obj
end_init CODE 0 12 12 3 2
reset_vec CODE 0 0 0 3 2
config CONFIG 0 2007 2007 1 2
$dist/default/production/wiegandToRs232_interruption.X.production.obj
cinit CODE 0 15 15 C 2
intentry CODE 0 4 4 E 2
text4 CODE 0 A3 A3 54 2
text3 CODE 0 F7 F7 14 2
text2 CODE 0 11A 11A 6 2
text1 CODE 0 113 113 7 2
maintext CODE 0 21 21 82 2
cstackBANK0 BANK0 1 3C 3C 8 1
cstackCOMMON COMMON 1 70 70 6 1
clrtext CODE 0 10B 10B 8 2
bssBANK0 BANK0 1 20 20 1C 1
bssCOMMON COMMON 1 76 76 1 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
BANK0 0044-006F 1
BANK1 00A0-00EF 1
BANK2 0110-016F 1
BANK3 0190-01EF 1
CODE 0003-0003 2
CODE 0120-1FFF 2
COMMON 0077-007D 1
CONST 0003-0003 2
CONST 0120-1FFF 2
EEDATA 2100-21FF 2
ENTRY 0003-0003 2
ENTRY 0120-1FFF 2
IDLOC 2000-2003 2
RAM 0044-006F 1
RAM 00A0-00EF 1
RAM 0110-016F 1
RAM 0190-01EF 1
SFR0 0000-001F 1
SFR1 0080-009F 1
SFR2 0100-010F 1
SFR3 0180-018F 1
STACK 0110-016F 1
STRCODE 0003-0003 2
STRCODE 0120-1FFF 2
STRING 0003-0003 2
STRING 0120-1FFF 2
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <file name>:<line number> <address> <psect name> <class name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/production/wiegandToRs232_interruption.X.production.obj
"/Applications/microchip/xc8/v1.33/include/pic16f877.h":2574 0 text0 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":32 4 intentry CODE
"/tmp/cgtb22ZCS":236 15 cinit CODE
"/tmp/cgtb22ZCS":239 15 cinit CODE
"/tmp/cgtb22ZCS":273 15 cinit CODE
"/tmp/cgtb22ZCS":276 16 cinit CODE
"/tmp/cgtb22ZCS":277 17 cinit CODE
"/tmp/cgtb22ZCS":278 18 cinit CODE
"/tmp/cgtb22ZCS":279 19 cinit CODE
"/tmp/cgtb22ZCS":280 1A cinit CODE
"/tmp/cgtb22ZCS":286 1D cinit CODE
"/tmp/cgtb22ZCS":287 1D cinit CODE
"/tmp/cgtb22ZCS":288 1E cinit CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":87 21 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":88 21 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":89 26 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":90 2B maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":93 30 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":94 33 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":95 38 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":96 45 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":97 4F maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":98 51 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":99 57 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":101 59 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":102 5C maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":95 67 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":104 7A maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":105 7E maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":106 81 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":107 8C maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":108 90 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":109 93 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":111 9E maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":92 A2 maintext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":32 A3 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":34 A3 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":35 A5 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":36 A9 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":37 AB text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":38 AE text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":39 B1 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":43 BA text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":44 C5 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":46 C8 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":47 CD text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":48 D3 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":51 D4 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":53 D7 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":54 DD text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":55 E3 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":56 E9 text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":59 EA text4 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":69 F7 text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":70 F7 text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":71 FA text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":72 FC text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":73 FD text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":74 100 text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":75 103 text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":76 104 text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":77 107 text3 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":78 10A text3 CODE
"/tmp/cgtb22ZCS":260 10B clrtext CODE
"/tmp/cgtb22ZCS":261 10B clrtext CODE
"/tmp/cgtb22ZCS":262 10C clrtext CODE
"/tmp/cgtb22ZCS":263 10C clrtext CODE
"/tmp/cgtb22ZCS":264 10D clrtext CODE
"/tmp/cgtb22ZCS":265 10E clrtext CODE
"/tmp/cgtb22ZCS":266 10F clrtext CODE
"/tmp/cgtb22ZCS":267 110 clrtext CODE
"/tmp/cgtb22ZCS":268 111 clrtext CODE
"/tmp/cgtb22ZCS":269 112 clrtext CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":61 113 text1 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":62 113 text1 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":63 114 text1 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":65 115 text1 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":66 118 text1 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":67 119 text1 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":80 11A text2 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":81 11A text2 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":82 11E text2 CODE
"/Users/hiram/devenv/study/microcontroller/microchip/pic16f877/wiegandToRs232_interruption.X/main.c":83 11F text2 CODE
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
_i 3A 0 BANK0 1 bssBANK0 dist/default/production/wiegandToRs232_interruption.X.production.obj
__end_of_catchInterrupts 1EE 0 CODE 0 text4 dist/default/production/wiegandToRs232_interruption.X.production.obj
__end_of_portBConfiguration 240 0 CODE 0 text2 dist/default/production/wiegandToRs232_interruption.X.production.obj
__CFG_WRT$OFF 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_RB0 30 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_RB1 31 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_RB4 34 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_RB5 35 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__S0 2008 0 ABS 0 - -
__S1 77 0 ABS 0 - -
__S2 0 0 ABS 0 - -
__S3 0 0 ABS 0 - -
_GIE 5F 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hintentry 24 0 CODE 0 intentry -
__Lintentry 8 0 CODE 0 intentry -
__size_of_UART_Initialization 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__CFG_BOREN$ON 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__pintentry 8 0 CODE 0 intentry dist/default/production/wiegandToRs232_interruption.X.production.obj
_BRGH 4C2 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_SYNC 4C4 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_CREN C4 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_SPEN C7 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_TXEN 4C5 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_data 20 0 BANK0 1 bssBANK0 dist/default/production/wiegandToRs232_interruption.X.production.obj
_main 42 0 CODE 0 maintext dist/default/production/wiegandToRs232_interruption.X.production.obj
___sp 0 0 STACK 2 stack /tmp/cgtCBEYKy.obj
btemp 7E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ltemp 7E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ttemp 7E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
wtemp 7E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
start 24 0 CODE 0 init /tmp/cgtCBEYKy.obj
_RCREG 1A 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_TRISB 86 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_TXREG 19 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
reset_vec 0 0 CODE 0 reset_vec /tmp/cgtCBEYKy.obj
_SPBRG 99 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ltemp0 7E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ttemp0 7E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
wtemp0 7E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ltemp1 82 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ttemp1 81 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
wtemp1 80 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ltemp2 86 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ttemp2 84 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
wtemp2 82 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ltemp3 80 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ttemp3 87 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
wtemp3 84 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
ttemp4 7F 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
wtemp4 86 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
wtemp5 88 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
wtemp6 7F 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_nRBPU 40F 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
interrupt_function 8 0 CODE 0 intentry dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hconfig 4010 0 CONFIG 0 config -
__Lconfig 400E 0 CONFIG 0 config -
main@x 42 0 BANK0 1 cstackBANK0 dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hram 0 0 ABS 0 ram -
__Lram 0 0 ABS 0 ram -
__Hfunctab 0 0 CODE 0 functab -
__Lfunctab 0 0 CODE 0 functab -
_TRISC6 43E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
_TRISC7 43F 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hcommon 0 0 ABS 0 common -
__Lcommon 0 0 ABS 0 common -
_PIE1bits 8C 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Heeprom_data 0 0 EEDATA 3 eeprom_data -
__Leeprom_data 0 0 EEDATA 3 eeprom_data -
_PIR1bits C 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
___int_sp 0 0 STACK 2 stack /tmp/cgtCBEYKy.obj
__Habs1 0 0 ABS 0 abs1 -
__Labs1 0 0 ABS 0 abs1 -
__Hsfr0 0 0 ABS 0 sfr0 -
__Lsfr0 0 0 ABS 0 sfr0 -
__Hsfr1 0 0 ABS 0 sfr1 -
__Lsfr1 0 0 ABS 0 sfr1 -
__Hsfr2 0 0 ABS 0 sfr2 -
__Lsfr2 0 0 ABS 0 sfr2 -
__Hsfr3 0 0 ABS 0 sfr3 -
__Lsfr3 0 0 ABS 0 sfr3 -
__Hcode 0 0 ABS 0 code -
__Lcode 0 0 ABS 0 code -
stackhi 0 0 ABS 0 - /tmp/cgtCBEYKy.obj
__HcstackBANK0 0 0 ABS 0 cstackBANK0 -
__LcstackBANK0 0 0 ABS 0 cstackBANK0 -
__pcstackBANK0 3C 0 BANK0 1 cstackBANK0 dist/default/production/wiegandToRs232_interruption.X.production.obj
stacklo 0 0 ABS 0 - /tmp/cgtCBEYKy.obj
saved_w 7E 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hinit 24 0 CODE 0 init -
__Linit 24 0 CODE 0 init -
__end_of_main 146 0 CODE 0 maintext dist/default/production/wiegandToRs232_interruption.X.production.obj
__size_of_portBConfiguration 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Htext 0 0 ABS 0 text -
__Ltext 0 0 ABS 0 text -
_serialData 76 0 COMMON 1 bssCOMMON dist/default/production/wiegandToRs232_interruption.X.production.obj
end_of_initialization 3A 0 CODE 0 cinit dist/default/production/wiegandToRs232_interruption.X.production.obj
_TXSTAbits 98 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hstrings 0 0 ABS 0 strings -
__Lstrings 0 0 ABS 0 strings -
__Hbank0 0 0 ABS 0 bank0 -
__Lbank0 0 0 ABS 0 bank0 -
__Hbank1 0 0 ABS 0 bank1 -
__Lbank1 0 0 ABS 0 bank1 -
__Hbank2 0 0 ABS 0 bank2 -
__Lbank2 0 0 ABS 0 bank2 -
__Hbank3 0 0 ABS 0 bank3 -
__Lbank3 0 0 ABS 0 bank3 -
___latbits 2 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hpowerup 0 0 CODE 0 powerup -
__Lpowerup 0 0 CODE 0 powerup -
__ptext0 0 0 CODE 0 text0 dist/default/production/wiegandToRs232_interruption.X.production.obj
__ptext1 226 0 CODE 0 text1 dist/default/production/wiegandToRs232_interruption.X.production.obj
__ptext2 234 0 CODE 0 text2 dist/default/production/wiegandToRs232_interruption.X.production.obj
__ptext3 1EE 0 CODE 0 text3 dist/default/production/wiegandToRs232_interruption.X.production.obj
__ptext4 146 0 CODE 0 text4 dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hclrtext 0 0 ABS 0 clrtext -
__Lclrtext 0 0 ABS 0 clrtext -
__end_of_setupInterrupRoutines 234 0 CODE 0 text1 dist/default/production/wiegandToRs232_interruption.X.production.obj
__CFG_WDTE$ON 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__end_of__initialization 3A 0 CODE 0 cinit dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hidloc 0 0 IDLOC 0 idloc -
__Lidloc 0 0 IDLOC 0 idloc -
__Hstack 0 0 STACK 2 stack -
__Lstack 0 0 STACK 2 stack -
__Hspace_0 2008 0 ABS 0 - -
__Lspace_0 0 0 ABS 0 - -
__Hspace_1 77 0 ABS 0 - -
__Lspace_1 0 0 ABS 0 - -
__size_of_setupInterrupRoutines 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hspace_2 0 0 ABS 0 - -
__Lspace_2 0 0 ABS 0 - -
__Hcinit 42 0 CODE 0 cinit -
__Lcinit 2A 0 CODE 0 cinit -
__CFG_FOSC$HS 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hspace_3 0 0 ABS 0 - -
__Lspace_3 0 0 ABS 0 - -
__size_of_main 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
clear_ram0 216 0 CODE 0 clrtext dist/default/production/wiegandToRs232_interruption.X.production.obj
_setupInterrupRoutines 226 0 CODE 0 text1 dist/default/production/wiegandToRs232_interruption.X.production.obj
__HbssBANK0 0 0 ABS 0 bssBANK0 -
__LbssBANK0 0 0 ABS 0 bssBANK0 -
__pbssBANK0 20 0 BANK0 1 bssBANK0 dist/default/production/wiegandToRs232_interruption.X.production.obj
__size_of_catchInterrupts 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__end_of_UART_Initialization 216 0 CODE 0 text3 dist/default/production/wiegandToRs232_interruption.X.production.obj
_portBConfiguration 234 0 CODE 0 text2 dist/default/production/wiegandToRs232_interruption.X.production.obj
__CFG_PWRTE$OFF 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__HbssCOMMON 0 0 ABS 0 bssCOMMON -
__LbssCOMMON 0 0 ABS 0 bssCOMMON -
__pbssCOMMON 76 0 COMMON 1 bssCOMMON dist/default/production/wiegandToRs232_interruption.X.production.obj
_INTCONbits B 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hend_init 2A 0 CODE 0 end_init -
__Lend_init 24 0 CODE 0 end_init -
__Hreset_vec 6 0 CODE 0 reset_vec -
__Lreset_vec 0 0 CODE 0 reset_vec -
intlevel0 0 0 CODE 0 functab /tmp/cgtCBEYKy.obj
_UART_Initialization 1EE 0 CODE 0 text3 dist/default/production/wiegandToRs232_interruption.X.production.obj
intlevel1 0 0 CODE 0 functab /tmp/cgtCBEYKy.obj
intlevel2 0 0 CODE 0 functab /tmp/cgtCBEYKy.obj
intlevel3 0 0 CODE 0 functab /tmp/cgtCBEYKy.obj
intlevel4 0 0 CODE 0 functab /tmp/cgtCBEYKy.obj
intlevel5 0 0 CODE 0 functab /tmp/cgtCBEYKy.obj
__HcstackCOMMON 0 0 ABS 0 cstackCOMMON -
__LcstackCOMMON 0 0 ABS 0 cstackCOMMON -
__pcstackCOMMON 70 0 COMMON 1 cstackCOMMON dist/default/production/wiegandToRs232_interruption.X.production.obj
__CFG_CPD$OFF 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
start_initialization 2A 0 CODE 0 cinit dist/default/production/wiegandToRs232_interruption.X.production.obj
__Hmaintext 0 0 ABS 0 maintext -
__Lmaintext 0 0 ABS 0 maintext -
__pmaintext 42 0 CODE 0 maintext dist/default/production/wiegandToRs232_interruption.X.production.obj
_catchInterrupts 146 0 CODE 0 text4 dist/default/production/wiegandToRs232_interruption.X.production.obj
__initialization 2A 0 CODE 0 cinit dist/default/production/wiegandToRs232_interruption.X.production.obj
__CFG_CP$OFF 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
__CFG_LVP$OFF 0 0 ABS 0 - dist/default/production/wiegandToRs232_interruption.X.production.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect in on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
- 1 7E 2
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
reset_vec 0 0 0 3 2
intentry 0 4 8 11C 2
config 0 2007 400E 1 2
cstackCOMMON 1 70 70 7 1
bssBANK0 1 20 20 24 1
