{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "GND",
      "class": "TODO",
      "pads": [
        {
          "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm pad 2": {
            "abs_pos": [81.494, 55.372]
          }
        },
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 13": {
            "abs_pos": [55.18, 80.518]
          }
        },
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 12": {
            "abs_pos": [53.18, 82.518]
          }
        },
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 14": {
            "abs_pos": [55.18, 82.518]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-5_P3.4x3.7mm_StaggerOdd_Lead3.8mm_Vertical pad 3": {
            "abs_pos": [90.77600000000001, 60.452]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-5_P3.4x3.7mm_StaggerOdd_Lead3.8mm_Vertical pad 5": {
            "abs_pos": [94.176, 60.452]
          }
        },
        {
          "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm pad 2": {
            "abs_pos": [109.5, 67.5]
          }
        },
        {
          "Diode_THT:D_DO-201AD_P15.24mm_Horizontal pad 2": {
            "abs_pos": [96.774, 68.326]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [105.66399999999999, 93.472]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [113.28399999999999, 88.392]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [103.124, 88.392]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [66.03999999999999, 93.472]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [73.66, 88.392]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [63.5, 88.392]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [81.788, 88.392]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [91.948, 88.392]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [84.32799999999999, 93.472]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [45.212, 88.392]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [55.372, 88.392]
          }
        },
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [47.752, 93.472]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 7": {
            "abs_pos": [55.0, 84.24]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 7": {
            "abs_pos": [55.0, 98.24]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 7": {
            "abs_pos": [92.0, 99.24]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "Net-(D1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-5_P3.4x3.7mm_StaggerOdd_Lead3.8mm_Vertical pad 2": {
            "abs_pos": [89.07600000000001, 56.751999999999995]
          }
        },
        {
          "Diode_THT:D_DO-201AD_P15.24mm_Horizontal pad 1": {
            "abs_pos": [81.534, 68.326]
          }
        },
        {
          "Inductor_THT:L_Radial_D10.0mm_P5.00mm_Neosid_SD12_style3 pad 1": {
            "abs_pos": [103.632, 59.944]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [102.840002, 59.944],
            "end": [103.632, 59.944],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [98.198001, 55.301999],
            "end": [102.840002, 59.944],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [90.526001, 55.301999],
            "end": [98.198001, 55.301999],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [89.076, 56.752],
            "end": [90.526001, 55.301999],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [81.534, 63.021208],
            "end": [81.534, 68.326],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [87.803208, 56.752],
            "end": [81.534, 63.021208],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [89.076, 56.752],
            "end": [87.803208, 56.752],
            "width": 0.7,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "+12V",
      "class": "TODO",
      "pads": [
        {
          "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm pad 1": {
            "abs_pos": [78.994, 55.372]
          }
        },
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 1": {
            "abs_pos": [43.18, 80.518]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-5_P3.4x3.7mm_StaggerOdd_Lead3.8mm_Vertical pad 1": {
            "abs_pos": [87.376, 60.452]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [82.296, 55.372],
            "end": [87.376, 60.452],
            "width": 0.7,
            "layer": "F.Cu"
          },
          {
            "start": [78.994, 55.372],
            "end": [82.296, 55.372],
            "width": 0.7,
            "layer": "F.Cu"
          },
          {
            "start": [41.918, 80.518],
            "end": [43.18, 80.518],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [39.2, 77.8],
            "end": [41.918, 80.518],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [39.2, 67.4],
            "end": [39.2, 77.8],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [51.228, 55.372],
            "end": [51.1, 55.5],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [78.994, 55.372],
            "end": [51.228, 55.372],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [51.1, 55.5],
            "end": [39.2, 67.4],
            "width": 0.7,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "Net-(J5-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 1": {
            "abs_pos": [68.58, 93.472]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 6": {
            "abs_pos": [55.0, 95.7]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [67.7, 83],
            "end": [67.7, 87.512],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [68.58, 88.392],
            "end": [68.58, 93.472],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [67.7, 87.512],
            "end": [68.58, 88.392],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(J6-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 1": {
            "abs_pos": [86.868, 93.472]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 8": {
            "abs_pos": [62.62, 98.24]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [86.868, 93.472],
            "end": [85.818, 93.472],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [70.24, 75.38],
            "end": [76.88, 75.38],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [86.868, 85.368],
            "end": [86.868, 93.472],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [76.88, 75.38],
            "end": [86.868, 85.368],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "Net-(J7-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 1": {
            "abs_pos": [50.292, 93.472]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 3": {
            "abs_pos": [55.0, 88.08]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [50.292, 93.022],
            "end": [50.292, 93.472],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [60.08, 83],
            "end": [60.08, 83.684],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [60.08, 83.684],
            "end": [55.118, 88.646],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [55.118, 88.646],
            "end": [51.308, 88.646],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [50.292, 89.662],
            "end": [50.292, 93.472],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [51.308, 88.646],
            "end": [50.292, 89.662],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "Net-(U3-Pad4)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 4": {
            "abs_pos": [92.0, 91.62]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "Net-(J4-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "extra_Connector:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 1": {
            "abs_pos": [108.204, 93.472]
          }
        },
        {
          "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical pad 1": {
            "abs_pos": [116.5, 85.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [108.204, 93.472],
            "end": [108.204, 93.296],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [116.5, 85],
            "end": [115.152, 85],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [115.152, 85],
            "end": [110.998, 89.154],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [110.998, 89.154],
            "end": [110.236, 89.154],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [108.204, 91.186],
            "end": [108.204, 93.472],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [110.236, 89.154],
            "end": [108.204, 91.186],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "9": {
      "name": "Net-(R1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical pad 2": {
            "abs_pos": [119.04, 85.0]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 1": {
            "abs_pos": [92, 84]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [92, 84],
            "end": [95.4, 87.4],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [111.56, 87.4],
            "end": [116.5, 82.46],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [95.4, 87.4],
            "end": [111.56, 87.4],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "10": {
      "name": "+5V",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-5_P3.4x3.7mm_StaggerOdd_Lead3.8mm_Vertical pad 4": {
            "abs_pos": [92.476, 56.751999999999995]
          }
        },
        {
          "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm pad 1": {
            "abs_pos": [107.0, 67.5]
          }
        },
        {
          "Inductor_THT:L_Radial_D10.0mm_P5.00mm_Neosid_SD12_style3 pad 2": {
            "abs_pos": [108.632, 59.944]
          }
        },
        {
          "Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical pad 3": {
            "abs_pos": [115.0, 75.58]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 14": {
            "abs_pos": [62.62, 69.0]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 14": {
            "abs_pos": [62.62, 83.0]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 14": {
            "abs_pos": [99.62, 84.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [112.92, 67.5],
            "end": [115, 65.42],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [107, 67.5],
            "end": [112.92, 67.5],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [107, 67.5],
            "end": [103, 71.5],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [96.88, 71.5],
            "end": [92, 76.38],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [103, 71.5],
            "end": [96.88, 71.5],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [92, 76.38],
            "end": [81.88, 76.38],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [81.88, 76.38],
            "end": [75.5, 70],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [75.5, 70],
            "end": [75.5, 62.5],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [75.5, 62.5],
            "end": [71.5, 58.5],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [57.88, 58.5],
            "end": [55, 61.38],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [71.5, 58.5],
            "end": [57.88, 58.5],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [81.88, 76.38],
            "end": [79.26, 79],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [58.62, 79],
            "end": [55, 75.38],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [79.26, 79],
            "end": [58.62, 79],
            "width": 0.7,
            "layer": "B.Cu"
          },
          {
            "start": [101.824, 56.752],
            "end": [103.632, 54.944],
            "width": 0.7,
            "layer": "F.Cu"
          },
          {
            "start": [92.476, 56.752],
            "end": [101.824, 56.752],
            "width": 0.7,
            "layer": "F.Cu"
          },
          {
            "start": [103.632, 54.944],
            "end": [106.444, 54.944],
            "width": 0.7,
            "layer": "F.Cu"
          },
          {
            "start": [107, 55.5],
            "end": [107, 67.5],
            "width": 0.7,
            "layer": "F.Cu"
          },
          {
            "start": [106.444, 54.944],
            "end": [107, 55.5],
            "width": 0.7,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "11": {
      "name": "red_sig1",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 5": {
            "abs_pos": [47.18, 80.518]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 1": {
            "abs_pos": [55, 69]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [43.18, 76.518],
            "end": [41.098, 78.6],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [41.098, 78.6],
            "end": [41.098, 81.702],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [41.098, 81.702],
            "end": [42.796, 83.4],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [42.796, 83.4],
            "end": [44.8, 83.4],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [52.6, 75.6],
            "end": [52.6, 73],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [44.8, 83.4],
            "end": [52.6, 75.6],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [52.6, 70.8],
            "end": [52.4, 70.6],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [52.6, 73],
            "end": [52.6, 70.8],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [54, 69],
            "end": [55, 69],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [52.4, 70.6],
            "end": [54, 69],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "12": {
      "name": "blue_sig1",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 7": {
            "abs_pos": [49.18, 80.518]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 9": {
            "abs_pos": [62.62, 81.7]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [43.18, 74.518],
            "end": [40.4, 71.738],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [40.4, 71.738],
            "end": [40.4, 67.76359],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [40.4, 67.76359],
            "end": [43.56359, 64.6],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [64.48, 64.6],
            "end": [67.7, 61.38],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [43.56359, 64.6],
            "end": [64.48, 64.6],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "13": {
      "name": "green_sig2",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 9": {
            "abs_pos": [51.18, 80.518]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 5": {
            "abs_pos": [55.0, 79.16]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [43.18, 72.518],
            "end": [41.162, 70.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [41.162, 70.5],
            "end": [41.162, 67.638],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [41.162, 67.638],
            "end": [43.6, 65.2],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [61.36, 65.2],
            "end": [65.16, 69],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [43.6, 65.2],
            "end": [61.36, 65.2],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "14": {
      "name": "green_sig1",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 6": {
            "abs_pos": [47.18, 82.518]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 4": {
            "abs_pos": [55.0, 76.62]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [51.24999, 71.95001],
            "end": [59.66999, 71.95001],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [46.682, 76.518],
            "end": [51.24999, 71.95001],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [59.66999, 71.95001],
            "end": [62.62, 69],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [45.18, 76.518],
            "end": [46.682, 76.518],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "15": {
      "name": "red_sig2",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 8": {
            "abs_pos": [49.18, 82.518]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 2": {
            "abs_pos": [55.0, 71.54]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [45.18, 74.518],
            "end": [47.982, 74.518],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [47.982, 74.518],
            "end": [51, 71.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [55.04, 71.5],
            "end": [57.54, 69],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [51, 71.5],
            "end": [55.04, 71.5],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "16": {
      "name": "blue_sig2",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical pad 10": {
            "abs_pos": [51.18, 82.518]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 10": {
            "abs_pos": [62.62, 79.16]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [45.18, 72.518],
            "end": [52.04799, 65.65001],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [59.52501, 65.65001],
            "end": [59.8, 65.925],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [52.04799, 65.65001],
            "end": [59.52501, 65.65001],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [61.85, 63.875],
            "end": [62, 63.875],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [59.8, 65.925],
            "end": [61.85, 63.875],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [62.665, 63.875],
            "end": [65.16, 61.38],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [62, 63.875],
            "end": [62.665, 63.875],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "17": {
      "name": "inverted_blank",
      "class": "TODO",
      "pads": [
        {
          "Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical pad 1": {
            "abs_pos": [115.0, 70.5]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 2": {
            "abs_pos": [92.0, 86.54]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [115, 70.5],
            "end": [115, 72.2],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [115, 72.2],
            "end": [107.2, 80],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [98.54, 80],
            "end": [94.54, 84],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [107.2, 80],
            "end": [98.54, 80],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "18": {
      "name": "inv_blank-or-5V-input",
      "class": "TODO",
      "pads": [
        {
          "Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical pad 2": {
            "abs_pos": [115.0, 73.04]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 5": {
            "abs_pos": [55.0, 93.16]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 10": {
            "abs_pos": [62.62, 93.16]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 2": {
            "abs_pos": [55.0, 85.54]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [115, 67.96],
            "end": [109.96, 73],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [109.96, 73],
            "end": [73, 73],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [73, 73],
            "end": [66.5, 73],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [66.5, 74.04],
            "end": [65.16, 75.38],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [66.5, 73],
            "end": [66.5, 74.04],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [65.16, 75.38],
            "end": [65.16, 83],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [65.16, 75.38],
            "end": [57.54, 83],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "19": {
      "name": "Net-(U1-Pad8)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 8": {
            "abs_pos": [62.62, 84.24]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 9": {
            "abs_pos": [62.62, 95.7]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [73, 64.14],
            "end": [70.24, 61.38],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [73, 70],
            "end": [73, 64.14],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [67.7, 75.3],
            "end": [73, 70],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [67.7, 75.38],
            "end": [67.7, 75.3],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "20": {
      "name": "Net-(U1-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 3": {
            "abs_pos": [55.0, 74.08]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 1": {
            "abs_pos": [55, 83]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [60.08, 69],
            "end": [56.28, 72.8],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [56.28, 72.8],
            "end": [55, 72.8],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [53.05001, 74.74999],
            "end": [53.05001, 76.14999],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [55, 72.8],
            "end": [53.05001, 74.74999],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [53.05001, 76.14999],
            "end": [53, 76.2],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [53, 81],
            "end": [55, 83],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [53, 76.2],
            "end": [53, 81],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "21": {
      "name": "Net-(U1-Pad6)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 6": {
            "abs_pos": [55.0, 81.7]
          }
        },
        {
          "Package_DIP:DIP-14_W7.62mm_Socket_LongPads pad 4": {
            "abs_pos": [55.0, 90.62]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [67.7, 69],
            "end": [68, 69],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [67.7, 69],
            "end": [67.7, 71.1],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [67.7, 71.1],
            "end": [68.8, 72.2],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [68.8, 72.2],
            "end": [73.4, 72.2],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [73.4, 72.2],
            "end": [74.2, 73],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [74.2, 73],
            "end": [74.2, 76],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [74.2, 76],
            "end": [72.2, 78],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [72.2, 78],
            "end": [64.4, 78],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [64.4, 81.22],
            "end": [62.62, 83],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [64.4, 78],
            "end": [64.4, 81.22],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical at [43.18, 80.518, 90]": "pad 3 thru_hole circle at [2, 0] has error 362: key \"net\" not found"
    },
    {
      "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical at [43.18, 80.518, 90]": "pad 11 thru_hole circle at [10, 0] has error 369: key \"net\" not found"
    },
    {
      "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical at [43.18, 80.518, 90]": "pad 2 thru_hole circle at [0, 2] has error 372: key \"net\" not found"
    },
    {
      "Connector_JST:JST_PUD_B14B-PUDSS_2x07_P2.00mm_Vertical at [43.18, 80.518, 90]": "pad 4 thru_hole circle at [2, 2] has error 373: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_ISO14580_Pad at [114.3, 56.388]": "pad 1 thru_hole circle at [0, 0] has error 407: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_ISO14580_Pad at [43.688, 56.388]": "pad 1 thru_hole circle at [0, 0] has error 426: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [55, 69, 90]": "pad 11 thru_hole oval at [7.62, 7.62] has error 1089: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [55, 69, 90]": "pad 12 thru_hole oval at [7.62, 5.08] has error 1092: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [55, 69, 90]": "pad 13 thru_hole oval at [7.62, 2.54] has error 1095: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [55, 83, 90]": "pad 13 thru_hole oval at [7.62, 2.54] has error 1148: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [55, 83, 90]": "pad 12 thru_hole oval at [7.62, 5.08] has error 1151: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [55, 83, 90]": "pad 11 thru_hole oval at [7.62, 7.62] has error 1154: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 8 thru_hole oval at [7.62, 15.24] has error 1215: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 9 thru_hole oval at [7.62, 12.7] has error 1218: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 3 thru_hole oval at [0, 5.08] has error 1219: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 10 thru_hole oval at [7.62, 10.16] has error 1220: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 11 thru_hole oval at [7.62, 7.62] has error 1223: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 5 thru_hole oval at [0, 10.16] has error 1224: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 12 thru_hole oval at [7.62, 5.08] has error 1225: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 6 thru_hole oval at [0, 12.7] has error 1226: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-14_W7.62mm_Socket_LongPads at [92, 84, 90]": "pad 13 thru_hole oval at [7.62, 2.54] has error 1227: key \"net\" not found"
    }
  ]
}