$date
	Tue Nov 24 22:44:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 8 ! out [1:8] $end
$var reg 3 " a [0:2] $end
$var reg 1 # clock $end
$scope module decoder_inst $end
$var wire 1 # clock $end
$var wire 9 $ i [1:9] $end
$var wire 8 % out [1:8] $end
$var wire 4 & c [0:3] $end
$var wire 24 ' a [0:23] $end
$scope module l1 $end
$var wire 1 # clock $end
$var wire 1 ( in1 $end
$var wire 1 ) in2 $end
$var wire 1 * in3 $end
$var wire 1 + in4 $end
$var wire 1 , in5 $end
$var wire 1 - out $end
$var wire 1 . intermediate $end
$var wire 5 / ctrl [4:0] $end
$var reg 1 0 ffout $end
$var reg 33 1 mem [32:0] $end
$scope module u4 $end
$var wire 5 2 ctrl [4:0] $end
$var wire 32 3 mem [31:0] $end
$var wire 1 . out $end
$var wire 1 4 w2 $end
$var wire 1 5 w1 $end
$var wire 8 6 stage1 [7:0] $end
$scope module a1 $end
$var wire 4 7 a [3:0] $end
$var wire 2 8 b [1:0] $end
$var wire 1 9 out $end
$upscope $end
$scope module a2 $end
$var wire 4 : a [3:0] $end
$var wire 2 ; b [1:0] $end
$var wire 1 < out $end
$upscope $end
$scope module a3 $end
$var wire 4 = a [3:0] $end
$var wire 2 > b [1:0] $end
$var wire 1 ? out $end
$upscope $end
$scope module a4 $end
$var wire 4 @ a [3:0] $end
$var wire 2 A b [1:0] $end
$var wire 1 B out $end
$upscope $end
$scope module a5 $end
$var wire 4 C a [3:0] $end
$var wire 2 D b [1:0] $end
$var wire 1 E out $end
$upscope $end
$scope module a6 $end
$var wire 4 F a [3:0] $end
$var wire 2 G b [1:0] $end
$var wire 1 H out $end
$upscope $end
$scope module a7 $end
$var wire 4 I a [3:0] $end
$var wire 2 J b [1:0] $end
$var wire 1 K out $end
$upscope $end
$scope module a8 $end
$var wire 4 L a [3:0] $end
$var wire 2 M b [1:0] $end
$var wire 1 N out $end
$upscope $end
$scope module u2 $end
$var wire 4 O a [3:0] $end
$var wire 2 P b [1:0] $end
$var wire 1 5 out $end
$upscope $end
$scope module u3 $end
$var wire 4 Q a [3:0] $end
$var wire 2 R b [1:0] $end
$var wire 1 4 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module l2 $end
$var wire 1 # clock $end
$var wire 1 S in1 $end
$var wire 1 T in2 $end
$var wire 1 U in3 $end
$var wire 1 V in4 $end
$var wire 1 W in5 $end
$var wire 1 X out $end
$var wire 1 Y intermediate $end
$var wire 5 Z ctrl [4:0] $end
$var reg 1 [ ffout $end
$var reg 33 \ mem [32:0] $end
$scope module u4 $end
$var wire 5 ] ctrl [4:0] $end
$var wire 32 ^ mem [31:0] $end
$var wire 1 Y out $end
$var wire 1 _ w2 $end
$var wire 1 ` w1 $end
$var wire 8 a stage1 [7:0] $end
$scope module a1 $end
$var wire 4 b a [3:0] $end
$var wire 2 c b [1:0] $end
$var wire 1 d out $end
$upscope $end
$scope module a2 $end
$var wire 4 e a [3:0] $end
$var wire 2 f b [1:0] $end
$var wire 1 g out $end
$upscope $end
$scope module a3 $end
$var wire 4 h a [3:0] $end
$var wire 2 i b [1:0] $end
$var wire 1 j out $end
$upscope $end
$scope module a4 $end
$var wire 4 k a [3:0] $end
$var wire 2 l b [1:0] $end
$var wire 1 m out $end
$upscope $end
$scope module a5 $end
$var wire 4 n a [3:0] $end
$var wire 2 o b [1:0] $end
$var wire 1 p out $end
$upscope $end
$scope module a6 $end
$var wire 4 q a [3:0] $end
$var wire 2 r b [1:0] $end
$var wire 1 s out $end
$upscope $end
$scope module a7 $end
$var wire 4 t a [3:0] $end
$var wire 2 u b [1:0] $end
$var wire 1 v out $end
$upscope $end
$scope module a8 $end
$var wire 4 w a [3:0] $end
$var wire 2 x b [1:0] $end
$var wire 1 y out $end
$upscope $end
$scope module u2 $end
$var wire 4 z a [3:0] $end
$var wire 2 { b [1:0] $end
$var wire 1 ` out $end
$upscope $end
$scope module u3 $end
$var wire 4 | a [3:0] $end
$var wire 2 } b [1:0] $end
$var wire 1 _ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module l3 $end
$var wire 1 # clock $end
$var wire 1 ~ in1 $end
$var wire 1 !" in2 $end
$var wire 1 "" in3 $end
$var wire 1 #" in4 $end
$var wire 1 $" in5 $end
$var wire 1 %" out $end
$var wire 1 &" intermediate $end
$var wire 5 '" ctrl [4:0] $end
$var reg 1 (" ffout $end
$var reg 33 )" mem [32:0] $end
$scope module u4 $end
$var wire 5 *" ctrl [4:0] $end
$var wire 32 +" mem [31:0] $end
$var wire 1 &" out $end
$var wire 1 ," w2 $end
$var wire 1 -" w1 $end
$var wire 8 ." stage1 [7:0] $end
$scope module a1 $end
$var wire 4 /" a [3:0] $end
$var wire 2 0" b [1:0] $end
$var wire 1 1" out $end
$upscope $end
$scope module a2 $end
$var wire 4 2" a [3:0] $end
$var wire 2 3" b [1:0] $end
$var wire 1 4" out $end
$upscope $end
$scope module a3 $end
$var wire 4 5" a [3:0] $end
$var wire 2 6" b [1:0] $end
$var wire 1 7" out $end
$upscope $end
$scope module a4 $end
$var wire 4 8" a [3:0] $end
$var wire 2 9" b [1:0] $end
$var wire 1 :" out $end
$upscope $end
$scope module a5 $end
$var wire 4 ;" a [3:0] $end
$var wire 2 <" b [1:0] $end
$var wire 1 =" out $end
$upscope $end
$scope module a6 $end
$var wire 4 >" a [3:0] $end
$var wire 2 ?" b [1:0] $end
$var wire 1 @" out $end
$upscope $end
$scope module a7 $end
$var wire 4 A" a [3:0] $end
$var wire 2 B" b [1:0] $end
$var wire 1 C" out $end
$upscope $end
$scope module a8 $end
$var wire 4 D" a [3:0] $end
$var wire 2 E" b [1:0] $end
$var wire 1 F" out $end
$upscope $end
$scope module u2 $end
$var wire 4 G" a [3:0] $end
$var wire 2 H" b [1:0] $end
$var wire 1 -" out $end
$upscope $end
$scope module u3 $end
$var wire 4 I" a [3:0] $end
$var wire 2 J" b [1:0] $end
$var wire 1 ," out $end
$upscope $end
$upscope $end
$upscope $end
$scope module l4 $end
$var wire 1 # clock $end
$var wire 1 K" in1 $end
$var wire 1 L" in2 $end
$var wire 1 M" in3 $end
$var wire 1 N" in4 $end
$var wire 1 O" in5 $end
$var wire 1 P" out $end
$var wire 1 Q" intermediate $end
$var wire 5 R" ctrl [4:0] $end
$var reg 1 S" ffout $end
$var reg 33 T" mem [32:0] $end
$scope module u4 $end
$var wire 5 U" ctrl [4:0] $end
$var wire 32 V" mem [31:0] $end
$var wire 1 Q" out $end
$var wire 1 W" w2 $end
$var wire 1 X" w1 $end
$var wire 8 Y" stage1 [7:0] $end
$scope module a1 $end
$var wire 4 Z" a [3:0] $end
$var wire 2 [" b [1:0] $end
$var wire 1 \" out $end
$upscope $end
$scope module a2 $end
$var wire 4 ]" a [3:0] $end
$var wire 2 ^" b [1:0] $end
$var wire 1 _" out $end
$upscope $end
$scope module a3 $end
$var wire 4 `" a [3:0] $end
$var wire 2 a" b [1:0] $end
$var wire 1 b" out $end
$upscope $end
$scope module a4 $end
$var wire 4 c" a [3:0] $end
$var wire 2 d" b [1:0] $end
$var wire 1 e" out $end
$upscope $end
$scope module a5 $end
$var wire 4 f" a [3:0] $end
$var wire 2 g" b [1:0] $end
$var wire 1 h" out $end
$upscope $end
$scope module a6 $end
$var wire 4 i" a [3:0] $end
$var wire 2 j" b [1:0] $end
$var wire 1 k" out $end
$upscope $end
$scope module a7 $end
$var wire 4 l" a [3:0] $end
$var wire 2 m" b [1:0] $end
$var wire 1 n" out $end
$upscope $end
$scope module a8 $end
$var wire 4 o" a [3:0] $end
$var wire 2 p" b [1:0] $end
$var wire 1 q" out $end
$upscope $end
$scope module u2 $end
$var wire 4 r" a [3:0] $end
$var wire 2 s" b [1:0] $end
$var wire 1 X" out $end
$upscope $end
$scope module u3 $end
$var wire 4 t" a [3:0] $end
$var wire 2 u" b [1:0] $end
$var wire 1 W" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module l5 $end
$var wire 1 # clock $end
$var wire 1 v" in1 $end
$var wire 1 w" in2 $end
$var wire 1 x" in3 $end
$var wire 1 y" in4 $end
$var wire 1 z" in5 $end
$var wire 1 {" out $end
$var wire 1 |" intermediate $end
$var wire 5 }" ctrl [4:0] $end
$var reg 1 ~" ffout $end
$var reg 33 !# mem [32:0] $end
$scope module u4 $end
$var wire 5 "# ctrl [4:0] $end
$var wire 32 ## mem [31:0] $end
$var wire 1 |" out $end
$var wire 1 $# w2 $end
$var wire 1 %# w1 $end
$var wire 8 &# stage1 [7:0] $end
$scope module a1 $end
$var wire 4 '# a [3:0] $end
$var wire 2 (# b [1:0] $end
$var wire 1 )# out $end
$upscope $end
$scope module a2 $end
$var wire 4 *# a [3:0] $end
$var wire 2 +# b [1:0] $end
$var wire 1 ,# out $end
$upscope $end
$scope module a3 $end
$var wire 4 -# a [3:0] $end
$var wire 2 .# b [1:0] $end
$var wire 1 /# out $end
$upscope $end
$scope module a4 $end
$var wire 4 0# a [3:0] $end
$var wire 2 1# b [1:0] $end
$var wire 1 2# out $end
$upscope $end
$scope module a5 $end
$var wire 4 3# a [3:0] $end
$var wire 2 4# b [1:0] $end
$var wire 1 5# out $end
$upscope $end
$scope module a6 $end
$var wire 4 6# a [3:0] $end
$var wire 2 7# b [1:0] $end
$var wire 1 8# out $end
$upscope $end
$scope module a7 $end
$var wire 4 9# a [3:0] $end
$var wire 2 :# b [1:0] $end
$var wire 1 ;# out $end
$upscope $end
$scope module a8 $end
$var wire 4 <# a [3:0] $end
$var wire 2 =# b [1:0] $end
$var wire 1 ># out $end
$upscope $end
$scope module u2 $end
$var wire 4 ?# a [3:0] $end
$var wire 2 @# b [1:0] $end
$var wire 1 %# out $end
$upscope $end
$scope module u3 $end
$var wire 4 A# a [3:0] $end
$var wire 2 B# b [1:0] $end
$var wire 1 $# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module l6 $end
$var wire 1 # clock $end
$var wire 1 C# in1 $end
$var wire 1 D# in2 $end
$var wire 1 E# in3 $end
$var wire 1 F# in4 $end
$var wire 1 G# in5 $end
$var wire 1 H# out $end
$var wire 1 I# intermediate $end
$var wire 5 J# ctrl [4:0] $end
$var reg 1 K# ffout $end
$var reg 33 L# mem [32:0] $end
$scope module u4 $end
$var wire 5 M# ctrl [4:0] $end
$var wire 32 N# mem [31:0] $end
$var wire 1 I# out $end
$var wire 1 O# w2 $end
$var wire 1 P# w1 $end
$var wire 8 Q# stage1 [7:0] $end
$scope module a1 $end
$var wire 4 R# a [3:0] $end
$var wire 2 S# b [1:0] $end
$var wire 1 T# out $end
$upscope $end
$scope module a2 $end
$var wire 4 U# a [3:0] $end
$var wire 2 V# b [1:0] $end
$var wire 1 W# out $end
$upscope $end
$scope module a3 $end
$var wire 4 X# a [3:0] $end
$var wire 2 Y# b [1:0] $end
$var wire 1 Z# out $end
$upscope $end
$scope module a4 $end
$var wire 4 [# a [3:0] $end
$var wire 2 \# b [1:0] $end
$var wire 1 ]# out $end
$upscope $end
$scope module a5 $end
$var wire 4 ^# a [3:0] $end
$var wire 2 _# b [1:0] $end
$var wire 1 `# out $end
$upscope $end
$scope module a6 $end
$var wire 4 a# a [3:0] $end
$var wire 2 b# b [1:0] $end
$var wire 1 c# out $end
$upscope $end
$scope module a7 $end
$var wire 4 d# a [3:0] $end
$var wire 2 e# b [1:0] $end
$var wire 1 f# out $end
$upscope $end
$scope module a8 $end
$var wire 4 g# a [3:0] $end
$var wire 2 h# b [1:0] $end
$var wire 1 i# out $end
$upscope $end
$scope module u2 $end
$var wire 4 j# a [3:0] $end
$var wire 2 k# b [1:0] $end
$var wire 1 P# out $end
$upscope $end
$scope module u3 $end
$var wire 4 l# a [3:0] $end
$var wire 2 m# b [1:0] $end
$var wire 1 O# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module l7 $end
$var wire 1 # clock $end
$var wire 1 n# in1 $end
$var wire 1 o# in2 $end
$var wire 1 p# in3 $end
$var wire 1 q# in4 $end
$var wire 1 r# in5 $end
$var wire 1 s# out $end
$var wire 1 t# intermediate $end
$var wire 5 u# ctrl [4:0] $end
$var reg 1 v# ffout $end
$var reg 33 w# mem [32:0] $end
$scope module u4 $end
$var wire 5 x# ctrl [4:0] $end
$var wire 32 y# mem [31:0] $end
$var wire 1 t# out $end
$var wire 1 z# w2 $end
$var wire 1 {# w1 $end
$var wire 8 |# stage1 [7:0] $end
$scope module a1 $end
$var wire 4 }# a [3:0] $end
$var wire 2 ~# b [1:0] $end
$var wire 1 !$ out $end
$upscope $end
$scope module a2 $end
$var wire 4 "$ a [3:0] $end
$var wire 2 #$ b [1:0] $end
$var wire 1 $$ out $end
$upscope $end
$scope module a3 $end
$var wire 4 %$ a [3:0] $end
$var wire 2 &$ b [1:0] $end
$var wire 1 '$ out $end
$upscope $end
$scope module a4 $end
$var wire 4 ($ a [3:0] $end
$var wire 2 )$ b [1:0] $end
$var wire 1 *$ out $end
$upscope $end
$scope module a5 $end
$var wire 4 +$ a [3:0] $end
$var wire 2 ,$ b [1:0] $end
$var wire 1 -$ out $end
$upscope $end
$scope module a6 $end
$var wire 4 .$ a [3:0] $end
$var wire 2 /$ b [1:0] $end
$var wire 1 0$ out $end
$upscope $end
$scope module a7 $end
$var wire 4 1$ a [3:0] $end
$var wire 2 2$ b [1:0] $end
$var wire 1 3$ out $end
$upscope $end
$scope module a8 $end
$var wire 4 4$ a [3:0] $end
$var wire 2 5$ b [1:0] $end
$var wire 1 6$ out $end
$upscope $end
$scope module u2 $end
$var wire 4 7$ a [3:0] $end
$var wire 2 8$ b [1:0] $end
$var wire 1 {# out $end
$upscope $end
$scope module u3 $end
$var wire 4 9$ a [3:0] $end
$var wire 2 :$ b [1:0] $end
$var wire 1 z# out $end
$upscope $end
$upscope $end
$upscope $end
$scope module l8 $end
$var wire 1 # clock $end
$var wire 1 ;$ in1 $end
$var wire 1 <$ in2 $end
$var wire 1 =$ in3 $end
$var wire 1 >$ in4 $end
$var wire 1 ?$ in5 $end
$var wire 1 @$ out $end
$var wire 1 A$ intermediate $end
$var wire 5 B$ ctrl [4:0] $end
$var reg 1 C$ ffout $end
$var reg 33 D$ mem [32:0] $end
$scope module u4 $end
$var wire 5 E$ ctrl [4:0] $end
$var wire 32 F$ mem [31:0] $end
$var wire 1 A$ out $end
$var wire 1 G$ w2 $end
$var wire 1 H$ w1 $end
$var wire 8 I$ stage1 [7:0] $end
$scope module a1 $end
$var wire 4 J$ a [3:0] $end
$var wire 2 K$ b [1:0] $end
$var wire 1 L$ out $end
$upscope $end
$scope module a2 $end
$var wire 4 M$ a [3:0] $end
$var wire 2 N$ b [1:0] $end
$var wire 1 O$ out $end
$upscope $end
$scope module a3 $end
$var wire 4 P$ a [3:0] $end
$var wire 2 Q$ b [1:0] $end
$var wire 1 R$ out $end
$upscope $end
$scope module a4 $end
$var wire 4 S$ a [3:0] $end
$var wire 2 T$ b [1:0] $end
$var wire 1 U$ out $end
$upscope $end
$scope module a5 $end
$var wire 4 V$ a [3:0] $end
$var wire 2 W$ b [1:0] $end
$var wire 1 X$ out $end
$upscope $end
$scope module a6 $end
$var wire 4 Y$ a [3:0] $end
$var wire 2 Z$ b [1:0] $end
$var wire 1 [$ out $end
$upscope $end
$scope module a7 $end
$var wire 4 \$ a [3:0] $end
$var wire 2 ]$ b [1:0] $end
$var wire 1 ^$ out $end
$upscope $end
$scope module a8 $end
$var wire 4 _$ a [3:0] $end
$var wire 2 `$ b [1:0] $end
$var wire 1 a$ out $end
$upscope $end
$scope module u2 $end
$var wire 4 b$ a [3:0] $end
$var wire 2 c$ b [1:0] $end
$var wire 1 H$ out $end
$upscope $end
$scope module u3 $end
$var wire 4 d$ a [3:0] $end
$var wire 2 e$ b [1:0] $end
$var wire 1 G$ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module sb1 $end
$var wire 4 f$ in [3:0] $end
$var reg 16 g$ configure [15:0] $end
$var reg 4 h$ out [3:0] $end
$upscope $end
$scope module sb2 $end
$var wire 4 i$ in [3:0] $end
$var reg 16 j$ configure [15:0] $end
$var reg 4 k$ out [3:0] $end
$upscope $end
$scope module sb3 $end
$var wire 4 l$ in [3:0] $end
$var reg 16 m$ configure [15:0] $end
$var reg 4 n$ out [3:0] $end
$upscope $end
$scope module sb4 $end
$var wire 4 o$ in [3:0] $end
$var reg 16 p$ configure [15:0] $end
$var reg 4 q$ out [3:0] $end
$upscope $end
$scope module sb5 $end
$var wire 4 r$ in [3:0] $end
$var reg 16 s$ configure [15:0] $end
$var reg 4 t$ out [3:0] $end
$upscope $end
$scope module sb6 $end
$var wire 4 u$ in [3:0] $end
$var reg 16 v$ configure [15:0] $end
$var reg 4 w$ out [3:0] $end
$upscope $end
$scope module sb7 $end
$var wire 4 x$ in [3:0] $end
$var reg 16 y$ configure [15:0] $end
$var reg 4 z$ out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 z$
b10010010000001 y$
b0 x$
b1000 w$
b1000000000000 v$
b1 u$
b0 t$
b0 s$
b0 r$
b1100 q$
b1000010000000000 p$
b1100 o$
b1100 n$
b1000010000000000 m$
b1100 l$
b1100 k$
b1000010000000000 j$
b1100 i$
b1110 h$
b1000010000100000 g$
b1111 f$
b11 e$
b0 d$
b11 c$
b1000 b$
0a$
b0 `$
b0 _$
0^$
b0 ]$
b0 \$
0[$
b0 Z$
b0 Y$
0X$
b0 W$
b0 V$
1U$
b0 T$
b1111 S$
0R$
b0 Q$
b0 P$
0O$
b0 N$
b0 M$
0L$
b0 K$
b0 J$
b1000 I$
1H$
0G$
b1111000000000000 F$
b11100 E$
b1111000000000000 D$
0C$
b11100 B$
0A$
0@$
1?$
1>$
1=$
0<$
0;$
b11 :$
b1 9$
b11 8$
b0 7$
06$
b0 5$
b0 4$
03$
b0 2$
b0 1$
00$
b0 /$
b0 .$
1-$
b0 ,$
b1111 +$
0*$
b0 )$
b0 ($
0'$
b0 &$
b0 %$
0$$
b0 #$
b0 "$
0!$
b0 ~#
b0 }#
b10000 |#
0{#
0z#
b11110000000000000000 y#
b11100 x#
b11110000000000000000 w#
0v#
b11100 u#
0t#
0s#
1r#
1q#
1p#
0o#
0n#
b11 m#
b0 l#
b11 k#
b100 j#
0i#
b0 h#
b0 g#
0f#
b0 e#
b0 d#
0c#
b0 b#
b0 a#
0`#
b0 _#
b0 ^#
0]#
b0 \#
b0 [#
1Z#
b0 Y#
b1111 X#
0W#
b0 V#
b0 U#
0T#
b0 S#
b0 R#
b100 Q#
0P#
0O#
b111100000000 N#
b11100 M#
b111100000000 L#
0K#
b11100 J#
0I#
0H#
1G#
1F#
1E#
0D#
0C#
b11 B#
b10 A#
b11 @#
b0 ?#
0>#
b0 =#
b0 <#
0;#
b0 :#
b0 9#
18#
b0 7#
b1111 6#
05#
b0 4#
b0 3#
02#
b0 1#
b0 0#
0/#
b0 .#
b0 -#
0,#
b0 +#
b0 *#
0)#
b0 (#
b0 '#
b100000 &#
0%#
0$#
b111100000000000000000000 ##
b11100 "#
b111100000000000000000000 !#
0~"
b11100 }"
0|"
0{"
1z"
1y"
1x"
0w"
0v"
b11 u"
b0 t"
b11 s"
b10 r"
0q"
b0 p"
b0 o"
0n"
b0 m"
b0 l"
0k"
b0 j"
b0 i"
0h"
b0 g"
b0 f"
0e"
b0 d"
b0 c"
0b"
b0 a"
b0 `"
1_"
b0 ^"
b1111 ]"
0\"
b0 ["
b0 Z"
b10 Y"
0X"
0W"
b11110000 V"
b11100 U"
b11110000 T"
0S"
b11100 R"
0Q"
0P"
1O"
1N"
1M"
0L"
0K"
b11 J"
b100 I"
b11 H"
b0 G"
0F"
b0 E"
b0 D"
1C"
b0 B"
b1111 A"
0@"
b0 ?"
b0 >"
0="
b0 <"
b0 ;"
0:"
b0 9"
b0 8"
07"
b0 6"
b0 5"
04"
b0 3"
b0 2"
01"
b0 0"
b0 /"
b1000000 ."
0-"
0,"
b1111000000000000000000000000 +"
b11100 *"
b1111000000000000000000000000 )"
0("
b11100 '"
0&"
0%"
1$"
1#"
1""
0!"
0~
b11 }
b0 |
b11 {
b1 z
0y
b0 x
b0 w
0v
b0 u
b0 t
0s
b0 r
b0 q
0p
b0 o
b0 n
0m
b0 l
b0 k
0j
b0 i
b0 h
0g
b0 f
b0 e
1d
b0 c
b1111 b
b1 a
0`
0_
b1111 ^
b11100 ]
b1111 \
0[
b11100 Z
0Y
0X
1W
1V
1U
0T
0S
b11 R
b1000 Q
b11 P
b0 O
1N
b0 M
b1111 L
0K
b0 J
b0 I
0H
b0 G
b0 F
0E
b0 D
b0 C
0B
b0 A
b0 @
0?
b0 >
b0 =
0<
b0 ;
b0 :
09
b0 8
b0 7
b10000000 6
05
14
b11110000000000000000000000000000 3
b11100 2
b11110000000000000000000000000000 1
00
b11100 /
1.
1-
1,
1+
1*
0)
0(
b111011001100110000001000 '
b0 &
b1 %
b100011 $
0#
b111 "
b1 !
$end
#10
10
b1 r$
1%"
b10 !
b10 %
0-
1&"
0.
1P#
1,"
04
0H$
b10 k#
b10 m#
b10 @#
b10 B#
b10 s"
b10 u"
b10 H"
b10 J"
b10 {
b10 }
b10 P
b10 R
b10 8$
b10 :$
b10 c$
b10 e$
b11000 J#
b11000 M#
0E#
b11000 }"
b11000 "#
0x"
b11000 R"
b11000 U"
0M"
b11000 '"
b11000 *"
0""
b11000 Z
b11000 ]
0U
b11000 /
b11000 2
0*
b11000 u#
b11000 x#
0p#
b11000 B$
b11000 E$
0=$
b1100 h$
b110011001100110000000000 '
b0 w$
b1100 f$
b0 u$
b100010 $
b110 "
1#
#20
b1000 r$
1{"
0%"
b100 !
b100 %
0s#
1|"
0&"
0t#
0P#
1$#
1X"
0,"
0`
0z#
b1 k#
b1 m#
b1 @#
b1 B#
b1 s"
b1 u"
b1 H"
b1 J"
b1 {
b1 }
b1 P
b1 R
b1 8$
b1 :$
b1 c$
b1 e$
0N"
0#"
0F#
0y"
0q#
0>$
0V
0+
b10100 J#
b10100 M#
1E#
b10100 }"
b10100 "#
1x"
b10100 R"
b10100 U"
1M"
b10100 '"
b10100 *"
1""
b10100 Z
b10100 ]
1U
b10100 /
b10100 2
1*
b10100 u#
b10100 x#
1p#
b10100 B$
b10100 E$
1=$
b1000 k$
b1000 n$
b1000 q$
b1010 h$
b101010001000100000001000 '
b1000 w$
b1000 i$
b1000 l$
b1000 o$
b1010 f$
b1 u$
b100001 $
b101 "
0#
#30
1~"
00
b0 r$
0{"
b1000 !
b1000 %
1s#
0|"
1t#
0$#
0X"
1`
1z#
b0 k#
b0 m#
b0 @#
b0 B#
b0 s"
b0 u"
b0 H"
b0 J"
b0 {
b0 }
b0 P
b0 R
b0 8$
b0 :$
b0 c$
b0 e$
b10000 J#
b10000 M#
0E#
b10000 }"
b10000 "#
0x"
b10000 R"
b10000 U"
0M"
b10000 '"
b10000 *"
0""
b10000 Z
b10000 ]
0U
b10000 /
b10000 2
0*
b10000 u#
b10000 x#
0p#
b10000 B$
b10000 E$
0=$
b1000 h$
b100010001000100000000000 '
b0 w$
b1000 f$
b10 u$
b100000 $
b100 "
1#
#40
1@$
0H#
1A$
b1 z$
0I#
b1 x$
b0 r$
14
1H$
b1 &
0X
0P#
0,"
b10000 !
b10000 %
0s#
0`
0z#
0Y
0t#
b11 k#
b11 m#
b11 @#
b11 B#
b11 s"
b11 u"
b11 H"
b11 J"
b11 {
b11 }
b11 P
b11 R
b11 8$
b11 :$
b11 c$
b11 e$
0O"
0$"
1N"
1#"
0G#
0z"
1F#
1y"
0r#
0?$
1q#
1>$
0W
0,
1V
1+
b1100 J#
b1100 M#
1E#
b1100 }"
b1100 "#
1x"
b1100 R"
b1100 U"
1M"
b1100 '"
b1100 *"
1""
b1100 Z
b1100 ]
1U
b1100 /
b1100 2
1*
b1100 u#
b1100 x#
1p#
b1100 B$
b1100 E$
1=$
b100 k$
b100 n$
b100 q$
b110 h$
b11001000100010000001000 '
b1000 w$
b100 i$
b100 l$
b100 o$
b110 f$
b1 u$
b11 $
b11 "
0#
#50
0~"
1C$
b100000 !
b100000 %
b10 z$
1H#
b1000 x$
b10 &
0@$
1I#
0A$
1P#
1,"
04
0H$
b10 k#
b10 m#
b10 @#
b10 B#
b10 s"
b10 u"
b10 H"
b10 J"
b10 {
b10 }
b10 P
b10 R
b10 8$
b10 :$
b10 c$
b10 e$
b1000 J#
b1000 M#
0E#
b1000 }"
b1000 "#
0x"
b1000 R"
b1000 U"
0M"
b1000 '"
b1000 *"
0""
b1000 Z
b1000 ]
0U
b1000 /
b1000 2
0*
b1000 u#
b1000 x#
0p#
b1000 B$
b1000 E$
0=$
b100 h$
b10001000100010000000000 '
b0 w$
b100 f$
b100 u$
b10 $
b10 "
1#
#60
b1000000 !
b1000000 %
b100 z$
0H#
1P"
b100 x$
b100 r$
b100 &
0X
0I#
1Q"
0Y
0P#
1$#
1X"
0,"
0`
0z#
b1 k#
b1 m#
b1 @#
b1 B#
b1 s"
b1 u"
b1 H"
b1 J"
b1 {
b1 }
b1 P
b1 R
b1 8$
b1 :$
b1 c$
b1 e$
0N"
0#"
0F#
0y"
0q#
0>$
0V
0+
b100 J#
b100 M#
1E#
b100 }"
b100 "#
1x"
b100 R"
b100 U"
1M"
b100 '"
b100 *"
1""
b100 Z
b100 ]
1U
b100 /
b100 2
1*
b100 u#
b100 x#
1p#
b100 B$
b100 E$
1=$
b0 k$
b0 n$
b0 q$
b10 h$
b1000000000000000001000 '
b1000 w$
b0 i$
b0 l$
b0 o$
b10 f$
b1001 u$
b1 $
b1 "
0#
#70
0C$
1S"
b10000000 !
b10000000 %
b1000 z$
b10 x$
b10 r$
0P"
b1000 &
1X
0Q"
1Y
0$#
0X"
1`
1z#
b0 k#
b0 m#
b0 @#
b0 B#
b0 s"
b0 u"
b0 H"
b0 J"
b0 {
b0 }
b0 P
b0 R
b0 8$
b0 :$
b0 c$
b0 e$
b0 J#
b0 M#
0E#
b0 }"
b0 "#
0x"
b0 R"
b0 U"
0M"
b0 '"
b0 *"
0""
b0 Z
b0 ]
0U
b0 /
b0 2
0*
b0 u#
b0 x#
0p#
b0 B$
b0 E$
0=$
b0 h$
b0 '
b0 w$
b0 f$
b0 u$
b0 $
b0 "
1#
#80
0#
#90
1[
0S"
1#
#100
0#
