Classic Timing Analyzer report for CPU-sd2
Mon Dec 09 17:58:53 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                              ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.270 ns                                       ; in2[0]                            ; MEM:memoria|entrada[0] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.529 ns                                       ; Control:controle|current_state[1] ; current_state[1]       ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.283 ns                                      ; in2[1]                            ; MEM:memoria|entrada[1] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[2] ; Control:controle|tx[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                   ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------+------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[2] ; Control:controle|tx[0]            ; clock      ; clock    ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[2] ; Control:controle|ty[0]            ; clock      ; clock    ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[2] ; Control:controle|ty[1]            ; clock      ; clock    ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]            ; RegY:registradorY|acumulador[0]   ; clock      ; clock    ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]            ; RegY:registradorY|acumulador[1]   ; clock      ; clock    ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]            ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[1] ; Control:controle|tx[0]            ; clock      ; clock    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[2]   ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[1] ; Control:controle|ty[0]            ; clock      ; clock    ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[1] ; Control:controle|ty[1]            ; clock      ; clock    ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0]   ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0]   ; RegY:registradorY|acumulador[1]   ; clock      ; clock    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1]   ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1]   ; RegY:registradorY|acumulador[1]   ; clock      ; clock    ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; MEM:memoria|entrada[0]            ; clock      ; clock    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; MEM:memoria|contador              ; clock      ; clock    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; MEM:memoria|entrada[1]            ; clock      ; clock    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; MEM:memoria|entrada[2]            ; clock      ; clock    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; MEM:memoria|entrada[3]            ; clock      ; clock    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0]   ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0]   ; RegY:registradorY|acumulador[1]   ; clock      ; clock    ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2]   ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]            ; RegY:registradorY|acumulador[0]   ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]            ; RegY:registradorY|acumulador[1]   ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]            ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1]   ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0]   ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[2]   ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1]   ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1]   ; RegY:registradorY|acumulador[1]   ; clock      ; clock    ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3]   ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0]   ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[3]   ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1]   ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2]   ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0]   ; RegY:registradorY|acumulador[0]   ; clock      ; clock    ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|entrada[0]            ; RegX:registradorX|barramento[0]   ; clock      ; clock    ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0]   ; RegY:registradorY|acumulador[0]   ; clock      ; clock    ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; RegX:registradorX|barramento[3]   ; clock      ; clock    ; None                        ; None                      ; 0.910 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|entrada[1]            ; RegX:registradorX|barramento[1]   ; clock      ; clock    ; None                        ; None                      ; 0.911 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; RegX:registradorX|barramento[0]   ; clock      ; clock    ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]            ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|entrada[2]            ; RegX:registradorX|barramento[2]   ; clock      ; clock    ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[1] ; Control:controle|tz[0]            ; clock      ; clock    ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[2] ; Control:controle|current_state[1] ; clock      ; clock    ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[2] ; Control:controle|current_state[0] ; clock      ; clock    ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador              ; MEM:memoria|entrada[1]            ; clock      ; clock    ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador              ; MEM:memoria|entrada[2]            ; clock      ; clock    ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1]   ; RegY:registradorY|acumulador[0]   ; clock      ; clock    ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]            ; RegZ:registradorZ|out[1]          ; clock      ; clock    ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]            ; RegZ:registradorZ|out[2]          ; clock      ; clock    ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|entrada[3]            ; RegX:registradorX|barramento[3]   ; clock      ; clock    ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; RegX:registradorX|barramento[1]   ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]            ; RegX:registradorX|barramento[2]   ; clock      ; clock    ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]            ; RegY:registradorY|acumulador[3]   ; clock      ; clock    ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0]   ; RegZ:registradorZ|out[0]          ; clock      ; clock    ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1]   ; RegZ:registradorZ|out[1]          ; clock      ; clock    ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2]   ; RegZ:registradorZ|out[2]          ; clock      ; clock    ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador              ; MEM:memoria|entrada[3]            ; clock      ; clock    ; None                        ; None                      ; 0.685 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[2] ; Control:controle|tz[0]            ; clock      ; clock    ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[1] ; Control:controle|current_state[2] ; clock      ; clock    ; None                        ; None                      ; 0.648 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2]   ; RegY:registradorY|acumulador[1]   ; clock      ; clock    ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3]   ; RegZ:registradorZ|out[3]          ; clock      ; clock    ; None                        ; None                      ; 0.619 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3]   ; RegY:registradorY|acumulador[2]   ; clock      ; clock    ; None                        ; None                      ; 0.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[0] ; Control:controle|tz[0]            ; clock      ; clock    ; None                        ; None                      ; 0.601 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[0] ; Control:controle|tx[0]            ; clock      ; clock    ; None                        ; None                      ; 0.600 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[0] ; Control:controle|current_state[1] ; clock      ; clock    ; None                        ; None                      ; 0.591 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[0] ; Control:controle|current_state[2] ; clock      ; clock    ; None                        ; None                      ; 0.591 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[0] ; Control:controle|ty[1]            ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[0] ; Control:controle|ty[0]            ; clock      ; clock    ; None                        ; None                      ; 0.513 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[1] ; Control:controle|current_state[1] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[0] ; Control:controle|current_state[0] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[2] ; Control:controle|current_state[2] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador              ; MEM:memoria|contador              ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]            ; Control:controle|tz[0]            ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]            ; RegZ:registradorZ|out[0]          ; clock      ; clock    ; None                        ; None                      ; 0.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]            ; RegZ:registradorZ|out[3]          ; clock      ; clock    ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|current_state[1] ; Control:controle|current_state[0] ; clock      ; clock    ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador              ; MEM:memoria|entrada[0]            ; clock      ; clock    ; None                        ; None                      ; 0.421 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+--------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                     ; To Clock ;
+-------+--------------+------------+--------+------------------------+----------+
; N/A   ; None         ; 3.270 ns   ; in2[0] ; MEM:memoria|entrada[0] ; clock    ;
; N/A   ; None         ; 3.096 ns   ; in2[2] ; MEM:memoria|entrada[2] ; clock    ;
; N/A   ; None         ; 2.978 ns   ; in1[2] ; MEM:memoria|entrada[2] ; clock    ;
; N/A   ; None         ; 2.830 ns   ; in1[0] ; MEM:memoria|entrada[0] ; clock    ;
; N/A   ; None         ; 2.657 ns   ; in2[3] ; MEM:memoria|entrada[3] ; clock    ;
; N/A   ; None         ; 2.640 ns   ; in1[3] ; MEM:memoria|entrada[3] ; clock    ;
; N/A   ; None         ; 2.567 ns   ; in1[1] ; MEM:memoria|entrada[1] ; clock    ;
; N/A   ; None         ; 2.522 ns   ; in2[1] ; MEM:memoria|entrada[1] ; clock    ;
+-------+--------------+------------+--------+------------------------+----------+


+-------------------------------------------------------------------------------------------------------+
; tco                                                                                                   ;
+-------+--------------+------------+-----------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                              ; To               ; From Clock ;
+-------+--------------+------------+-----------------------------------+------------------+------------+
; N/A   ; None         ; 6.529 ns   ; Control:controle|current_state[1] ; current_state[1] ; clock      ;
; N/A   ; None         ; 6.359 ns   ; RegY:registradorY|acumulador[0]   ; ulaout[0]        ; clock      ;
; N/A   ; None         ; 6.299 ns   ; RegX:registradorX|barramento[0]   ; ulaout[0]        ; clock      ;
; N/A   ; None         ; 6.152 ns   ; RegY:registradorY|acumulador[0]   ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 6.120 ns   ; RegY:registradorY|acumulador[1]   ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 6.098 ns   ; RegX:registradorX|barramento[0]   ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 6.089 ns   ; RegY:registradorY|acumulador[0]   ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.089 ns   ; RegX:registradorX|barramento[2]   ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.079 ns   ; RegY:registradorY|acumulador[1]   ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.047 ns   ; MEM:memoria|entrada[3]            ; entrada[3]       ; clock      ;
; N/A   ; None         ; 6.039 ns   ; RegX:registradorX|barramento[1]   ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 6.035 ns   ; RegX:registradorX|barramento[0]   ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.031 ns   ; RegY:registradorY|acumulador[2]   ; acumulador[2]    ; clock      ;
; N/A   ; None         ; 6.004 ns   ; RegX:registradorX|barramento[1]   ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.003 ns   ; RegY:registradorY|acumulador[2]   ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 5.976 ns   ; RegX:registradorX|barramento[2]   ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 5.948 ns   ; RegY:registradorY|acumulador[0]   ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 5.938 ns   ; RegY:registradorY|acumulador[1]   ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 5.894 ns   ; RegX:registradorX|barramento[0]   ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 5.884 ns   ; RegY:registradorY|acumulador[2]   ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 5.863 ns   ; RegX:registradorX|barramento[1]   ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 5.819 ns   ; RegY:registradorY|acumulador[3]   ; acumulador[3]    ; clock      ;
; N/A   ; None         ; 5.813 ns   ; RegY:registradorY|acumulador[3]   ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 5.781 ns   ; Control:controle|tx[0]            ; tx[0]            ; clock      ;
; N/A   ; None         ; 5.778 ns   ; RegZ:registradorZ|out[0]          ; out[0]           ; clock      ;
; N/A   ; None         ; 5.762 ns   ; RegX:registradorX|barramento[3]   ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 5.711 ns   ; RegZ:registradorZ|out[3]          ; out[3]           ; clock      ;
; N/A   ; None         ; 5.650 ns   ; RegX:registradorX|barramento[2]   ; barramento[2]    ; clock      ;
; N/A   ; None         ; 5.629 ns   ; RegX:registradorX|barramento[0]   ; barramento[0]    ; clock      ;
; N/A   ; None         ; 5.628 ns   ; RegX:registradorX|barramento[1]   ; barramento[1]    ; clock      ;
; N/A   ; None         ; 5.618 ns   ; Control:controle|ty[1]            ; ty[1]            ; clock      ;
; N/A   ; None         ; 5.567 ns   ; RegY:registradorY|acumulador[0]   ; acumulador[0]    ; clock      ;
; N/A   ; None         ; 5.441 ns   ; Control:controle|current_state[2] ; current_state[2] ; clock      ;
; N/A   ; None         ; 5.437 ns   ; MEM:memoria|entrada[1]            ; entrada[1]       ; clock      ;
; N/A   ; None         ; 5.427 ns   ; Control:controle|ty[0]            ; ty[0]            ; clock      ;
; N/A   ; None         ; 5.421 ns   ; Control:controle|current_state[0] ; current_state[0] ; clock      ;
; N/A   ; None         ; 5.395 ns   ; MEM:memoria|entrada[0]            ; entrada[0]       ; clock      ;
; N/A   ; None         ; 5.388 ns   ; MEM:memoria|entrada[2]            ; entrada[2]       ; clock      ;
; N/A   ; None         ; 5.322 ns   ; RegX:registradorX|barramento[3]   ; barramento[3]    ; clock      ;
; N/A   ; None         ; 5.285 ns   ; RegY:registradorY|acumulador[1]   ; acumulador[1]    ; clock      ;
; N/A   ; None         ; 5.178 ns   ; RegZ:registradorZ|out[2]          ; out[2]           ; clock      ;
; N/A   ; None         ; 5.175 ns   ; RegZ:registradorZ|out[1]          ; out[1]           ; clock      ;
; N/A   ; None         ; 5.150 ns   ; Control:controle|tz[0]            ; tz[0]            ; clock      ;
+-------+--------------+------------+-----------------------------------+------------------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+--------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                     ; To Clock ;
+---------------+-------------+-----------+--------+------------------------+----------+
; N/A           ; None        ; -2.283 ns ; in2[1] ; MEM:memoria|entrada[1] ; clock    ;
; N/A           ; None        ; -2.328 ns ; in1[1] ; MEM:memoria|entrada[1] ; clock    ;
; N/A           ; None        ; -2.401 ns ; in1[3] ; MEM:memoria|entrada[3] ; clock    ;
; N/A           ; None        ; -2.418 ns ; in2[3] ; MEM:memoria|entrada[3] ; clock    ;
; N/A           ; None        ; -2.591 ns ; in1[0] ; MEM:memoria|entrada[0] ; clock    ;
; N/A           ; None        ; -2.739 ns ; in1[2] ; MEM:memoria|entrada[2] ; clock    ;
; N/A           ; None        ; -2.857 ns ; in2[2] ; MEM:memoria|entrada[2] ; clock    ;
; N/A           ; None        ; -3.031 ns ; in2[0] ; MEM:memoria|entrada[0] ; clock    ;
+---------------+-------------+-----------+--------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 09 17:58:53 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU-sd2 -c CPU-sd2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "Control:controle|current_state[2]" and destination register "Control:controle|tx[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.658 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N21; Fanout = 7; REG Node = 'Control:controle|current_state[2]'
            Info: 2: + IC(0.352 ns) + CELL(0.228 ns) = 0.580 ns; Loc. = LCCOMB_X1_Y9_N16; Fanout = 3; COMB Node = 'Control:controle|tx[0]~0'
            Info: 3: + IC(0.332 ns) + CELL(0.746 ns) = 1.658 ns; Loc. = LCFF_X2_Y9_N3; Fanout = 10; REG Node = 'Control:controle|tx[0]'
            Info: Total cell delay = 0.974 ns ( 58.75 % )
            Info: Total interconnect delay = 0.684 ns ( 41.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.468 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X2_Y9_N3; Fanout = 10; REG Node = 'Control:controle|tx[0]'
                Info: Total cell delay = 1.472 ns ( 59.64 % )
                Info: Total interconnect delay = 0.996 ns ( 40.36 % )
            Info: - Longest clock path from clock "clock" to source register is 2.468 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X2_Y9_N21; Fanout = 7; REG Node = 'Control:controle|current_state[2]'
                Info: Total cell delay = 1.472 ns ( 59.64 % )
                Info: Total interconnect delay = 0.996 ns ( 40.36 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "MEM:memoria|entrada[0]" (data pin = "in2[0]", clock pin = "clock") is 3.270 ns
    Info: + Longest pin to register delay is 5.644 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 1; PIN Node = 'in2[0]'
        Info: 2: + IC(4.427 ns) + CELL(0.225 ns) = 5.489 ns; Loc. = LCCOMB_X2_Y8_N18; Fanout = 1; COMB Node = 'MEM:memoria|entrada~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.644 ns; Loc. = LCFF_X2_Y8_N19; Fanout = 2; REG Node = 'MEM:memoria|entrada[0]'
        Info: Total cell delay = 1.217 ns ( 21.56 % )
        Info: Total interconnect delay = 4.427 ns ( 78.44 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X2_Y8_N19; Fanout = 2; REG Node = 'MEM:memoria|entrada[0]'
        Info: Total cell delay = 1.472 ns ( 59.74 % )
        Info: Total interconnect delay = 0.992 ns ( 40.26 % )
Info: tco from clock "clock" to destination pin "current_state[1]" through register "Control:controle|current_state[1]" is 6.529 ns
    Info: + Longest clock path from clock "clock" to source register is 2.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X2_Y9_N17; Fanout = 9; REG Node = 'Control:controle|current_state[1]'
        Info: Total cell delay = 1.472 ns ( 59.64 % )
        Info: Total interconnect delay = 0.996 ns ( 40.36 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.967 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N17; Fanout = 9; REG Node = 'Control:controle|current_state[1]'
        Info: 2: + IC(1.823 ns) + CELL(2.144 ns) = 3.967 ns; Loc. = PIN_P2; Fanout = 0; PIN Node = 'current_state[1]'
        Info: Total cell delay = 2.144 ns ( 54.05 % )
        Info: Total interconnect delay = 1.823 ns ( 45.95 % )
Info: th for register "MEM:memoria|entrada[1]" (data pin = "in2[1]", clock pin = "clock") is -2.283 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X2_Y8_N21; Fanout = 2; REG Node = 'MEM:memoria|entrada[1]'
        Info: Total cell delay = 1.472 ns ( 59.74 % )
        Info: Total interconnect delay = 0.992 ns ( 40.26 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.896 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 1; PIN Node = 'in2[1]'
        Info: 2: + IC(3.683 ns) + CELL(0.228 ns) = 4.741 ns; Loc. = LCCOMB_X2_Y8_N20; Fanout = 1; COMB Node = 'MEM:memoria|entrada~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.896 ns; Loc. = LCFF_X2_Y8_N21; Fanout = 2; REG Node = 'MEM:memoria|entrada[1]'
        Info: Total cell delay = 1.213 ns ( 24.78 % )
        Info: Total interconnect delay = 3.683 ns ( 75.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Mon Dec 09 17:58:53 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


