# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../03_CNN_IP_core.srcs/sources_1/new/ReLu.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/accQuant.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/clock_divider.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/clock_divider_max.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/convolution.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/counterPositionRstlConv.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/counterPositionRstlMax.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/maxpooling.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/memory_image.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_1.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_2.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_3.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/memory_rstl_max_1.v" \
"../../../../03_CNN_IP_core.srcs/sources_1/new/quantization.v" \
"../../../../03_CNN_IP_core.srcs/sim_1/new/accQuant_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
