
Aquarium_V1_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004000  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080041c4  080041c4  000141c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080041dc  080041dc  000141dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080041e4  080041e4  000141e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080041e8  080041e8  000141e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  080041ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000204  2000000c  080041f8  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000210  080041f8  00020210  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000161a6  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002534  00000000  00000000  000361e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000fb8  00000000  00000000  00038718  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ec0  00000000  00000000  000396d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000075a5  00000000  00000000  0003a590  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004e93  00000000  00000000  00041b35  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000469c8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004354  00000000  00000000  00046a44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080041ac 	.word	0x080041ac

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	080041ac 	.word	0x080041ac

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b97a 	b.w	8000510 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	468c      	mov	ip, r1
 800023a:	460d      	mov	r5, r1
 800023c:	4604      	mov	r4, r0
 800023e:	9e08      	ldr	r6, [sp, #32]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d151      	bne.n	80002e8 <__udivmoddi4+0xb4>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d96d      	bls.n	8000326 <__udivmoddi4+0xf2>
 800024a:	fab2 fe82 	clz	lr, r2
 800024e:	f1be 0f00 	cmp.w	lr, #0
 8000252:	d00b      	beq.n	800026c <__udivmoddi4+0x38>
 8000254:	f1ce 0c20 	rsb	ip, lr, #32
 8000258:	fa01 f50e 	lsl.w	r5, r1, lr
 800025c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000260:	fa02 f70e 	lsl.w	r7, r2, lr
 8000264:	ea4c 0c05 	orr.w	ip, ip, r5
 8000268:	fa00 f40e 	lsl.w	r4, r0, lr
 800026c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000270:	0c25      	lsrs	r5, r4, #16
 8000272:	fbbc f8fa 	udiv	r8, ip, sl
 8000276:	fa1f f987 	uxth.w	r9, r7
 800027a:	fb0a cc18 	mls	ip, sl, r8, ip
 800027e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000282:	fb08 f309 	mul.w	r3, r8, r9
 8000286:	42ab      	cmp	r3, r5
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x6c>
 800028a:	19ed      	adds	r5, r5, r7
 800028c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000290:	f080 8123 	bcs.w	80004da <__udivmoddi4+0x2a6>
 8000294:	42ab      	cmp	r3, r5
 8000296:	f240 8120 	bls.w	80004da <__udivmoddi4+0x2a6>
 800029a:	f1a8 0802 	sub.w	r8, r8, #2
 800029e:	443d      	add	r5, r7
 80002a0:	1aed      	subs	r5, r5, r3
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb5 f0fa 	udiv	r0, r5, sl
 80002a8:	fb0a 5510 	mls	r5, sl, r0, r5
 80002ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002b0:	fb00 f909 	mul.w	r9, r0, r9
 80002b4:	45a1      	cmp	r9, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x98>
 80002b8:	19e4      	adds	r4, r4, r7
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 810a 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80002c2:	45a1      	cmp	r9, r4
 80002c4:	f240 8107 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	eba4 0409 	sub.w	r4, r4, r9
 80002d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002d4:	2100      	movs	r1, #0
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d061      	beq.n	800039e <__udivmoddi4+0x16a>
 80002da:	fa24 f40e 	lsr.w	r4, r4, lr
 80002de:	2300      	movs	r3, #0
 80002e0:	6034      	str	r4, [r6, #0]
 80002e2:	6073      	str	r3, [r6, #4]
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0xc8>
 80002ec:	2e00      	cmp	r6, #0
 80002ee:	d054      	beq.n	800039a <__udivmoddi4+0x166>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	f040 808e 	bne.w	8000422 <__udivmoddi4+0x1ee>
 8000306:	42ab      	cmp	r3, r5
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xdc>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2d0>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb65 0503 	sbc.w	r5, r5, r3
 8000316:	2001      	movs	r0, #1
 8000318:	46ac      	mov	ip, r5
 800031a:	2e00      	cmp	r6, #0
 800031c:	d03f      	beq.n	800039e <__udivmoddi4+0x16a>
 800031e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	b912      	cbnz	r2, 800032e <__udivmoddi4+0xfa>
 8000328:	2701      	movs	r7, #1
 800032a:	fbb7 f7f2 	udiv	r7, r7, r2
 800032e:	fab7 fe87 	clz	lr, r7
 8000332:	f1be 0f00 	cmp.w	lr, #0
 8000336:	d134      	bne.n	80003a2 <__udivmoddi4+0x16e>
 8000338:	1beb      	subs	r3, r5, r7
 800033a:	0c3a      	lsrs	r2, r7, #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb3 f8f2 	udiv	r8, r3, r2
 8000346:	0c25      	lsrs	r5, r4, #16
 8000348:	fb02 3318 	mls	r3, r2, r8, r3
 800034c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000350:	fb0c f308 	mul.w	r3, ip, r8
 8000354:	42ab      	cmp	r3, r5
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x134>
 8000358:	19ed      	adds	r5, r5, r7
 800035a:	f108 30ff 	add.w	r0, r8, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x132>
 8000360:	42ab      	cmp	r3, r5
 8000362:	f200 80d1 	bhi.w	8000508 <__udivmoddi4+0x2d4>
 8000366:	4680      	mov	r8, r0
 8000368:	1aed      	subs	r5, r5, r3
 800036a:	b2a3      	uxth	r3, r4
 800036c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000370:	fb02 5510 	mls	r5, r2, r0, r5
 8000374:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000378:	fb0c fc00 	mul.w	ip, ip, r0
 800037c:	45a4      	cmp	ip, r4
 800037e:	d907      	bls.n	8000390 <__udivmoddi4+0x15c>
 8000380:	19e4      	adds	r4, r4, r7
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x15a>
 8000388:	45a4      	cmp	ip, r4
 800038a:	f200 80b8 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 800038e:	4618      	mov	r0, r3
 8000390:	eba4 040c 	sub.w	r4, r4, ip
 8000394:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000398:	e79d      	b.n	80002d6 <__udivmoddi4+0xa2>
 800039a:	4631      	mov	r1, r6
 800039c:	4630      	mov	r0, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	f1ce 0420 	rsb	r4, lr, #32
 80003a6:	fa05 f30e 	lsl.w	r3, r5, lr
 80003aa:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ae:	fa20 f804 	lsr.w	r8, r0, r4
 80003b2:	0c3a      	lsrs	r2, r7, #16
 80003b4:	fa25 f404 	lsr.w	r4, r5, r4
 80003b8:	ea48 0803 	orr.w	r8, r8, r3
 80003bc:	fbb4 f1f2 	udiv	r1, r4, r2
 80003c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003c4:	fb02 4411 	mls	r4, r2, r1, r4
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003d0:	fb01 f30c 	mul.w	r3, r1, ip
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1bc>
 80003dc:	19ed      	adds	r5, r5, r7
 80003de:	f101 30ff 	add.w	r0, r1, #4294967295
 80003e2:	f080 808a 	bcs.w	80004fa <__udivmoddi4+0x2c6>
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	f240 8087 	bls.w	80004fa <__udivmoddi4+0x2c6>
 80003ec:	3902      	subs	r1, #2
 80003ee:	443d      	add	r5, r7
 80003f0:	1aeb      	subs	r3, r5, r3
 80003f2:	fa1f f588 	uxth.w	r5, r8
 80003f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003fa:	fb02 3310 	mls	r3, r2, r0, r3
 80003fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000402:	fb00 f30c 	mul.w	r3, r0, ip
 8000406:	42ab      	cmp	r3, r5
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1e6>
 800040a:	19ed      	adds	r5, r5, r7
 800040c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000410:	d26f      	bcs.n	80004f2 <__udivmoddi4+0x2be>
 8000412:	42ab      	cmp	r3, r5
 8000414:	d96d      	bls.n	80004f2 <__udivmoddi4+0x2be>
 8000416:	3802      	subs	r0, #2
 8000418:	443d      	add	r5, r7
 800041a:	1aeb      	subs	r3, r5, r3
 800041c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000420:	e78f      	b.n	8000342 <__udivmoddi4+0x10e>
 8000422:	f1c1 0720 	rsb	r7, r1, #32
 8000426:	fa22 f807 	lsr.w	r8, r2, r7
 800042a:	408b      	lsls	r3, r1
 800042c:	fa05 f401 	lsl.w	r4, r5, r1
 8000430:	ea48 0303 	orr.w	r3, r8, r3
 8000434:	fa20 fe07 	lsr.w	lr, r0, r7
 8000438:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800043c:	40fd      	lsrs	r5, r7
 800043e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000442:	fbb5 f9fc 	udiv	r9, r5, ip
 8000446:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800044a:	fb0c 5519 	mls	r5, ip, r9, r5
 800044e:	fa1f f883 	uxth.w	r8, r3
 8000452:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000456:	fb09 f408 	mul.w	r4, r9, r8
 800045a:	42ac      	cmp	r4, r5
 800045c:	fa02 f201 	lsl.w	r2, r2, r1
 8000460:	fa00 fa01 	lsl.w	sl, r0, r1
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x244>
 8000466:	18ed      	adds	r5, r5, r3
 8000468:	f109 30ff 	add.w	r0, r9, #4294967295
 800046c:	d243      	bcs.n	80004f6 <__udivmoddi4+0x2c2>
 800046e:	42ac      	cmp	r4, r5
 8000470:	d941      	bls.n	80004f6 <__udivmoddi4+0x2c2>
 8000472:	f1a9 0902 	sub.w	r9, r9, #2
 8000476:	441d      	add	r5, r3
 8000478:	1b2d      	subs	r5, r5, r4
 800047a:	fa1f fe8e 	uxth.w	lr, lr
 800047e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000482:	fb0c 5510 	mls	r5, ip, r0, r5
 8000486:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800048a:	fb00 f808 	mul.w	r8, r0, r8
 800048e:	45a0      	cmp	r8, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x26e>
 8000492:	18e4      	adds	r4, r4, r3
 8000494:	f100 35ff 	add.w	r5, r0, #4294967295
 8000498:	d229      	bcs.n	80004ee <__udivmoddi4+0x2ba>
 800049a:	45a0      	cmp	r8, r4
 800049c:	d927      	bls.n	80004ee <__udivmoddi4+0x2ba>
 800049e:	3802      	subs	r0, #2
 80004a0:	441c      	add	r4, r3
 80004a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004a6:	eba4 0408 	sub.w	r4, r4, r8
 80004aa:	fba0 8902 	umull	r8, r9, r0, r2
 80004ae:	454c      	cmp	r4, r9
 80004b0:	46c6      	mov	lr, r8
 80004b2:	464d      	mov	r5, r9
 80004b4:	d315      	bcc.n	80004e2 <__udivmoddi4+0x2ae>
 80004b6:	d012      	beq.n	80004de <__udivmoddi4+0x2aa>
 80004b8:	b156      	cbz	r6, 80004d0 <__udivmoddi4+0x29c>
 80004ba:	ebba 030e 	subs.w	r3, sl, lr
 80004be:	eb64 0405 	sbc.w	r4, r4, r5
 80004c2:	fa04 f707 	lsl.w	r7, r4, r7
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431f      	orrs	r7, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	6037      	str	r7, [r6, #0]
 80004ce:	6074      	str	r4, [r6, #4]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d6:	4618      	mov	r0, r3
 80004d8:	e6f8      	b.n	80002cc <__udivmoddi4+0x98>
 80004da:	4690      	mov	r8, r2
 80004dc:	e6e0      	b.n	80002a0 <__udivmoddi4+0x6c>
 80004de:	45c2      	cmp	sl, r8
 80004e0:	d2ea      	bcs.n	80004b8 <__udivmoddi4+0x284>
 80004e2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ea:	3801      	subs	r0, #1
 80004ec:	e7e4      	b.n	80004b8 <__udivmoddi4+0x284>
 80004ee:	4628      	mov	r0, r5
 80004f0:	e7d7      	b.n	80004a2 <__udivmoddi4+0x26e>
 80004f2:	4640      	mov	r0, r8
 80004f4:	e791      	b.n	800041a <__udivmoddi4+0x1e6>
 80004f6:	4681      	mov	r9, r0
 80004f8:	e7be      	b.n	8000478 <__udivmoddi4+0x244>
 80004fa:	4601      	mov	r1, r0
 80004fc:	e778      	b.n	80003f0 <__udivmoddi4+0x1bc>
 80004fe:	3802      	subs	r0, #2
 8000500:	443c      	add	r4, r7
 8000502:	e745      	b.n	8000390 <__udivmoddi4+0x15c>
 8000504:	4608      	mov	r0, r1
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xe6>
 8000508:	f1a8 0802 	sub.w	r8, r8, #2
 800050c:	443d      	add	r5, r7
 800050e:	e72b      	b.n	8000368 <__udivmoddi4+0x134>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000518:	4a0e      	ldr	r2, [pc, #56]	; (8000554 <HAL_Init+0x40>)
 800051a:	4b0e      	ldr	r3, [pc, #56]	; (8000554 <HAL_Init+0x40>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000522:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000524:	4a0b      	ldr	r2, [pc, #44]	; (8000554 <HAL_Init+0x40>)
 8000526:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <HAL_Init+0x40>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800052e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000530:	4a08      	ldr	r2, [pc, #32]	; (8000554 <HAL_Init+0x40>)
 8000532:	4b08      	ldr	r3, [pc, #32]	; (8000554 <HAL_Init+0x40>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800053a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800053c:	2003      	movs	r0, #3
 800053e:	f000 f947 	bl	80007d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000542:	2000      	movs	r0, #0
 8000544:	f000 f808 	bl	8000558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000548:	f003 fb88 	bl	8003c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800054c:	2300      	movs	r3, #0
}
 800054e:	4618      	mov	r0, r3
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40023c00 	.word	0x40023c00

08000558 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000560:	4b12      	ldr	r3, [pc, #72]	; (80005ac <HAL_InitTick+0x54>)
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	4b12      	ldr	r3, [pc, #72]	; (80005b0 <HAL_InitTick+0x58>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	4619      	mov	r1, r3
 800056a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800056e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000572:	fbb2 f3f3 	udiv	r3, r2, r3
 8000576:	4618      	mov	r0, r3
 8000578:	f000 f95f 	bl	800083a <HAL_SYSTICK_Config>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000582:	2301      	movs	r3, #1
 8000584:	e00e      	b.n	80005a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b0f      	cmp	r3, #15
 800058a:	d80a      	bhi.n	80005a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058c:	2200      	movs	r2, #0
 800058e:	6879      	ldr	r1, [r7, #4]
 8000590:	f04f 30ff 	mov.w	r0, #4294967295
 8000594:	f000 f927 	bl	80007e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000598:	4a06      	ldr	r2, [pc, #24]	; (80005b4 <HAL_InitTick+0x5c>)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800059e:	2300      	movs	r3, #0
 80005a0:	e000      	b.n	80005a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005a2:	2301      	movs	r3, #1
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000008 	.word	0x20000008
 80005b0:	20000004 	.word	0x20000004
 80005b4:	20000000 	.word	0x20000000

080005b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <HAL_IncTick+0x20>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	461a      	mov	r2, r3
 80005c2:	4b06      	ldr	r3, [pc, #24]	; (80005dc <HAL_IncTick+0x24>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4413      	add	r3, r2
 80005c8:	4a04      	ldr	r2, [pc, #16]	; (80005dc <HAL_IncTick+0x24>)
 80005ca:	6013      	str	r3, [r2, #0]
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000004 	.word	0x20000004
 80005dc:	20000028 	.word	0x20000028

080005e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  return uwTick;
 80005e4:	4b03      	ldr	r3, [pc, #12]	; (80005f4 <HAL_GetTick+0x14>)
 80005e6:	681b      	ldr	r3, [r3, #0]
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000028 	.word	0x20000028

080005f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000600:	f7ff ffee 	bl	80005e0 <HAL_GetTick>
 8000604:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000610:	d005      	beq.n	800061e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000612:	4b09      	ldr	r3, [pc, #36]	; (8000638 <HAL_Delay+0x40>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	461a      	mov	r2, r3
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4413      	add	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800061e:	bf00      	nop
 8000620:	f7ff ffde 	bl	80005e0 <HAL_GetTick>
 8000624:	4602      	mov	r2, r0
 8000626:	68bb      	ldr	r3, [r7, #8]
 8000628:	1ad2      	subs	r2, r2, r3
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	429a      	cmp	r2, r3
 800062e:	d3f7      	bcc.n	8000620 <HAL_Delay+0x28>
  {
  }
}
 8000630:	bf00      	nop
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20000004 	.word	0x20000004

0800063c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f003 0307 	and.w	r3, r3, #7
 800064a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800064c:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <NVIC_SetPriorityGrouping+0x44>)
 800064e:	68db      	ldr	r3, [r3, #12]
 8000650:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000652:	68ba      	ldr	r2, [r7, #8]
 8000654:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000658:	4013      	ands	r3, r2
 800065a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800066c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800066e:	4a04      	ldr	r2, [pc, #16]	; (8000680 <NVIC_SetPriorityGrouping+0x44>)
 8000670:	68bb      	ldr	r3, [r7, #8]
 8000672:	60d3      	str	r3, [r2, #12]
}
 8000674:	bf00      	nop
 8000676:	3714      	adds	r7, #20
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	e000ed00 	.word	0xe000ed00

08000684 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000688:	4b04      	ldr	r3, [pc, #16]	; (800069c <NVIC_GetPriorityGrouping+0x18>)
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	0a1b      	lsrs	r3, r3, #8
 800068e:	f003 0307 	and.w	r3, r3, #7
}
 8000692:	4618      	mov	r0, r3
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	e000ed00 	.word	0xe000ed00

080006a0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006aa:	4909      	ldr	r1, [pc, #36]	; (80006d0 <NVIC_EnableIRQ+0x30>)
 80006ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b0:	095b      	lsrs	r3, r3, #5
 80006b2:	79fa      	ldrb	r2, [r7, #7]
 80006b4:	f002 021f 	and.w	r2, r2, #31
 80006b8:	2001      	movs	r0, #1
 80006ba:	fa00 f202 	lsl.w	r2, r0, r2
 80006be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	e000e100 	.word	0xe000e100

080006d4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	6039      	str	r1, [r7, #0]
 80006de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80006e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	da0b      	bge.n	8000700 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e8:	490d      	ldr	r1, [pc, #52]	; (8000720 <NVIC_SetPriority+0x4c>)
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	f003 030f 	and.w	r3, r3, #15
 80006f0:	3b04      	subs	r3, #4
 80006f2:	683a      	ldr	r2, [r7, #0]
 80006f4:	b2d2      	uxtb	r2, r2
 80006f6:	0112      	lsls	r2, r2, #4
 80006f8:	b2d2      	uxtb	r2, r2
 80006fa:	440b      	add	r3, r1
 80006fc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006fe:	e009      	b.n	8000714 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000700:	4908      	ldr	r1, [pc, #32]	; (8000724 <NVIC_SetPriority+0x50>)
 8000702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000706:	683a      	ldr	r2, [r7, #0]
 8000708:	b2d2      	uxtb	r2, r2
 800070a:	0112      	lsls	r2, r2, #4
 800070c:	b2d2      	uxtb	r2, r2
 800070e:	440b      	add	r3, r1
 8000710:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	e000ed00 	.word	0xe000ed00
 8000724:	e000e100 	.word	0xe000e100

08000728 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000728:	b480      	push	{r7}
 800072a:	b089      	sub	sp, #36	; 0x24
 800072c:	af00      	add	r7, sp, #0
 800072e:	60f8      	str	r0, [r7, #12]
 8000730:	60b9      	str	r1, [r7, #8]
 8000732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	f003 0307 	and.w	r3, r3, #7
 800073a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800073c:	69fb      	ldr	r3, [r7, #28]
 800073e:	f1c3 0307 	rsb	r3, r3, #7
 8000742:	2b04      	cmp	r3, #4
 8000744:	bf28      	it	cs
 8000746:	2304      	movcs	r3, #4
 8000748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	3304      	adds	r3, #4
 800074e:	2b06      	cmp	r3, #6
 8000750:	d902      	bls.n	8000758 <NVIC_EncodePriority+0x30>
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	3b03      	subs	r3, #3
 8000756:	e000      	b.n	800075a <NVIC_EncodePriority+0x32>
 8000758:	2300      	movs	r3, #0
 800075a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800075c:	2201      	movs	r2, #1
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	fa02 f303 	lsl.w	r3, r2, r3
 8000764:	1e5a      	subs	r2, r3, #1
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	401a      	ands	r2, r3
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800076e:	2101      	movs	r1, #1
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	fa01 f303 	lsl.w	r3, r1, r3
 8000776:	1e59      	subs	r1, r3, #1
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800077c:	4313      	orrs	r3, r2
         );
}
 800077e:	4618      	mov	r0, r3
 8000780:	3724      	adds	r7, #36	; 0x24
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
	...

0800078c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	3b01      	subs	r3, #1
 8000798:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800079c:	d301      	bcc.n	80007a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800079e:	2301      	movs	r3, #1
 80007a0:	e00f      	b.n	80007c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007a2:	4a0a      	ldr	r2, [pc, #40]	; (80007cc <SysTick_Config+0x40>)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007aa:	210f      	movs	r1, #15
 80007ac:	f04f 30ff 	mov.w	r0, #4294967295
 80007b0:	f7ff ff90 	bl	80006d4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007b4:	4b05      	ldr	r3, [pc, #20]	; (80007cc <SysTick_Config+0x40>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ba:	4b04      	ldr	r3, [pc, #16]	; (80007cc <SysTick_Config+0x40>)
 80007bc:	2207      	movs	r2, #7
 80007be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c0:	2300      	movs	r3, #0
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	e000e010 	.word	0xe000e010

080007d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff ff2f 	bl	800063c <NVIC_SetPriorityGrouping>
}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b086      	sub	sp, #24
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	4603      	mov	r3, r0
 80007ee:	60b9      	str	r1, [r7, #8]
 80007f0:	607a      	str	r2, [r7, #4]
 80007f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007f8:	f7ff ff44 	bl	8000684 <NVIC_GetPriorityGrouping>
 80007fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	68b9      	ldr	r1, [r7, #8]
 8000802:	6978      	ldr	r0, [r7, #20]
 8000804:	f7ff ff90 	bl	8000728 <NVIC_EncodePriority>
 8000808:	4602      	mov	r2, r0
 800080a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080e:	4611      	mov	r1, r2
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff5f 	bl	80006d4 <NVIC_SetPriority>
}
 8000816:	bf00      	nop
 8000818:	3718      	adds	r7, #24
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff ff37 	bl	80006a0 <NVIC_EnableIRQ>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff ffa2 	bl	800078c <SysTick_Config>
 8000848:	4603      	mov	r3, r0
}
 800084a:	4618      	mov	r0, r3
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
	...

08000854 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000854:	b480      	push	{r7}
 8000856:	b089      	sub	sp, #36	; 0x24
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000862:	2300      	movs	r3, #0
 8000864:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000866:	2300      	movs	r3, #0
 8000868:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800086a:	2300      	movs	r3, #0
 800086c:	61fb      	str	r3, [r7, #28]
 800086e:	e165      	b.n	8000b3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000870:	2201      	movs	r2, #1
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	fa02 f303 	lsl.w	r3, r2, r3
 8000878:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	4013      	ands	r3, r2
 8000882:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000884:	693a      	ldr	r2, [r7, #16]
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	429a      	cmp	r2, r3
 800088a:	f040 8154 	bne.w	8000b36 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	2b02      	cmp	r3, #2
 8000894:	d003      	beq.n	800089e <HAL_GPIO_Init+0x4a>
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	2b12      	cmp	r3, #18
 800089c:	d123      	bne.n	80008e6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800089e:	69fb      	ldr	r3, [r7, #28]
 80008a0:	08da      	lsrs	r2, r3, #3
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	3208      	adds	r2, #8
 80008a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	f003 0307 	and.w	r3, r3, #7
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	220f      	movs	r2, #15
 80008b6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ba:	43db      	mvns	r3, r3
 80008bc:	69ba      	ldr	r2, [r7, #24]
 80008be:	4013      	ands	r3, r2
 80008c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	691a      	ldr	r2, [r3, #16]
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	f003 0307 	and.w	r3, r3, #7
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	fa02 f303 	lsl.w	r3, r2, r3
 80008d2:	69ba      	ldr	r2, [r7, #24]
 80008d4:	4313      	orrs	r3, r2
 80008d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	08da      	lsrs	r2, r3, #3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	3208      	adds	r2, #8
 80008e0:	69b9      	ldr	r1, [r7, #24]
 80008e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008ec:	69fb      	ldr	r3, [r7, #28]
 80008ee:	005b      	lsls	r3, r3, #1
 80008f0:	2203      	movs	r2, #3
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	43db      	mvns	r3, r3
 80008f8:	69ba      	ldr	r2, [r7, #24]
 80008fa:	4013      	ands	r3, r2
 80008fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	f003 0203 	and.w	r2, r3, #3
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	fa02 f303 	lsl.w	r3, r2, r3
 800090e:	69ba      	ldr	r2, [r7, #24]
 8000910:	4313      	orrs	r3, r2
 8000912:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	69ba      	ldr	r2, [r7, #24]
 8000918:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d00b      	beq.n	800093a <HAL_GPIO_Init+0xe6>
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	2b02      	cmp	r3, #2
 8000928:	d007      	beq.n	800093a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800092e:	2b11      	cmp	r3, #17
 8000930:	d003      	beq.n	800093a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	2b12      	cmp	r3, #18
 8000938:	d130      	bne.n	800099c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000940:	69fb      	ldr	r3, [r7, #28]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	2203      	movs	r2, #3
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43db      	mvns	r3, r3
 800094c:	69ba      	ldr	r2, [r7, #24]
 800094e:	4013      	ands	r3, r2
 8000950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	68da      	ldr	r2, [r3, #12]
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	69ba      	ldr	r2, [r7, #24]
 8000960:	4313      	orrs	r3, r2
 8000962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	69ba      	ldr	r2, [r7, #24]
 8000968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000970:	2201      	movs	r2, #1
 8000972:	69fb      	ldr	r3, [r7, #28]
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	43db      	mvns	r3, r3
 800097a:	69ba      	ldr	r2, [r7, #24]
 800097c:	4013      	ands	r3, r2
 800097e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	091b      	lsrs	r3, r3, #4
 8000986:	f003 0201 	and.w	r2, r3, #1
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	fa02 f303 	lsl.w	r3, r2, r3
 8000990:	69ba      	ldr	r2, [r7, #24]
 8000992:	4313      	orrs	r3, r2
 8000994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	69ba      	ldr	r2, [r7, #24]
 800099a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009a2:	69fb      	ldr	r3, [r7, #28]
 80009a4:	005b      	lsls	r3, r3, #1
 80009a6:	2203      	movs	r2, #3
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	43db      	mvns	r3, r3
 80009ae:	69ba      	ldr	r2, [r7, #24]
 80009b0:	4013      	ands	r3, r2
 80009b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	689a      	ldr	r2, [r3, #8]
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	69ba      	ldr	r2, [r7, #24]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	69ba      	ldr	r2, [r7, #24]
 80009ca:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	f000 80ae 	beq.w	8000b36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	4a5c      	ldr	r2, [pc, #368]	; (8000b50 <HAL_GPIO_Init+0x2fc>)
 80009e0:	4b5b      	ldr	r3, [pc, #364]	; (8000b50 <HAL_GPIO_Init+0x2fc>)
 80009e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009e8:	6453      	str	r3, [r2, #68]	; 0x44
 80009ea:	4b59      	ldr	r3, [pc, #356]	; (8000b50 <HAL_GPIO_Init+0x2fc>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009f6:	4a57      	ldr	r2, [pc, #348]	; (8000b54 <HAL_GPIO_Init+0x300>)
 80009f8:	69fb      	ldr	r3, [r7, #28]
 80009fa:	089b      	lsrs	r3, r3, #2
 80009fc:	3302      	adds	r3, #2
 80009fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	f003 0303 	and.w	r3, r3, #3
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	220f      	movs	r2, #15
 8000a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a12:	43db      	mvns	r3, r3
 8000a14:	69ba      	ldr	r2, [r7, #24]
 8000a16:	4013      	ands	r3, r2
 8000a18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4a4e      	ldr	r2, [pc, #312]	; (8000b58 <HAL_GPIO_Init+0x304>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d025      	beq.n	8000a6e <HAL_GPIO_Init+0x21a>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a4d      	ldr	r2, [pc, #308]	; (8000b5c <HAL_GPIO_Init+0x308>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d01f      	beq.n	8000a6a <HAL_GPIO_Init+0x216>
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a4c      	ldr	r2, [pc, #304]	; (8000b60 <HAL_GPIO_Init+0x30c>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d019      	beq.n	8000a66 <HAL_GPIO_Init+0x212>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a4b      	ldr	r2, [pc, #300]	; (8000b64 <HAL_GPIO_Init+0x310>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d013      	beq.n	8000a62 <HAL_GPIO_Init+0x20e>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a4a      	ldr	r2, [pc, #296]	; (8000b68 <HAL_GPIO_Init+0x314>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d00d      	beq.n	8000a5e <HAL_GPIO_Init+0x20a>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a49      	ldr	r2, [pc, #292]	; (8000b6c <HAL_GPIO_Init+0x318>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d007      	beq.n	8000a5a <HAL_GPIO_Init+0x206>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a48      	ldr	r2, [pc, #288]	; (8000b70 <HAL_GPIO_Init+0x31c>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d101      	bne.n	8000a56 <HAL_GPIO_Init+0x202>
 8000a52:	2306      	movs	r3, #6
 8000a54:	e00c      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a56:	2307      	movs	r3, #7
 8000a58:	e00a      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a5a:	2305      	movs	r3, #5
 8000a5c:	e008      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a5e:	2304      	movs	r3, #4
 8000a60:	e006      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a62:	2303      	movs	r3, #3
 8000a64:	e004      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a66:	2302      	movs	r3, #2
 8000a68:	e002      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e000      	b.n	8000a70 <HAL_GPIO_Init+0x21c>
 8000a6e:	2300      	movs	r3, #0
 8000a70:	69fa      	ldr	r2, [r7, #28]
 8000a72:	f002 0203 	and.w	r2, r2, #3
 8000a76:	0092      	lsls	r2, r2, #2
 8000a78:	4093      	lsls	r3, r2
 8000a7a:	69ba      	ldr	r2, [r7, #24]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a80:	4934      	ldr	r1, [pc, #208]	; (8000b54 <HAL_GPIO_Init+0x300>)
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	089b      	lsrs	r3, r3, #2
 8000a86:	3302      	adds	r3, #2
 8000a88:	69ba      	ldr	r2, [r7, #24]
 8000a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a8e:	4b39      	ldr	r3, [pc, #228]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a94:	693b      	ldr	r3, [r7, #16]
 8000a96:	43db      	mvns	r3, r3
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d003      	beq.n	8000ab2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000aaa:	69ba      	ldr	r2, [r7, #24]
 8000aac:	693b      	ldr	r3, [r7, #16]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ab2:	4a30      	ldr	r2, [pc, #192]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ab8:	4b2e      	ldr	r3, [pc, #184]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	69ba      	ldr	r2, [r7, #24]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d003      	beq.n	8000adc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000ad4:	69ba      	ldr	r2, [r7, #24]
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000adc:	4a25      	ldr	r2, [pc, #148]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000ade:	69bb      	ldr	r3, [r7, #24]
 8000ae0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ae2:	4b24      	ldr	r3, [pc, #144]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000ae4:	689b      	ldr	r3, [r3, #8]
 8000ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	43db      	mvns	r3, r3
 8000aec:	69ba      	ldr	r2, [r7, #24]
 8000aee:	4013      	ands	r3, r2
 8000af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d003      	beq.n	8000b06 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000afe:	69ba      	ldr	r2, [r7, #24]
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b06:	4a1b      	ldr	r2, [pc, #108]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b0c:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	43db      	mvns	r3, r3
 8000b16:	69ba      	ldr	r2, [r7, #24]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d003      	beq.n	8000b30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000b28:	69ba      	ldr	r2, [r7, #24]
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b30:	4a10      	ldr	r2, [pc, #64]	; (8000b74 <HAL_GPIO_Init+0x320>)
 8000b32:	69bb      	ldr	r3, [r7, #24]
 8000b34:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	61fb      	str	r3, [r7, #28]
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	2b0f      	cmp	r3, #15
 8000b40:	f67f ae96 	bls.w	8000870 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b44:	bf00      	nop
 8000b46:	3724      	adds	r7, #36	; 0x24
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40013800 	.word	0x40013800
 8000b58:	40020000 	.word	0x40020000
 8000b5c:	40020400 	.word	0x40020400
 8000b60:	40020800 	.word	0x40020800
 8000b64:	40020c00 	.word	0x40020c00
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	40021400 	.word	0x40021400
 8000b70:	40021800 	.word	0x40021800
 8000b74:	40013c00 	.word	0x40013c00

08000b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]
 8000b84:	4613      	mov	r3, r2
 8000b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b88:	787b      	ldrb	r3, [r7, #1]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b8e:	887a      	ldrh	r2, [r7, #2]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b94:	e003      	b.n	8000b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	041a      	lsls	r2, r3, #16
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	619a      	str	r2, [r3, #24]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
	...

08000bac <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d101      	bne.n	8000bc6 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e0c8      	b.n	8000d58 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d106      	bne.n	8000be0 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f003 f866 	bl	8003cac <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2224      	movs	r2, #36	; 0x24
 8000be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	687a      	ldr	r2, [r7, #4]
 8000bee:	6812      	ldr	r2, [r2, #0]
 8000bf0:	6812      	ldr	r2, [r2, #0]
 8000bf2:	f022 0201 	bic.w	r2, r2, #1
 8000bf6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000bf8:	f000 f9a6 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 8000bfc:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	4a57      	ldr	r2, [pc, #348]	; (8000d60 <HAL_I2C_Init+0x1b4>)
 8000c02:	fba2 2303 	umull	r2, r3, r2, r3
 8000c06:	0c9b      	lsrs	r3, r3, #18
 8000c08:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	4952      	ldr	r1, [pc, #328]	; (8000d64 <HAL_I2C_Init+0x1b8>)
 8000c1c:	428b      	cmp	r3, r1
 8000c1e:	d802      	bhi.n	8000c26 <HAL_I2C_Init+0x7a>
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	3301      	adds	r3, #1
 8000c24:	e009      	b.n	8000c3a <HAL_I2C_Init+0x8e>
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000c2c:	fb01 f303 	mul.w	r3, r1, r3
 8000c30:	494d      	ldr	r1, [pc, #308]	; (8000d68 <HAL_I2C_Init+0x1bc>)
 8000c32:	fba1 1303 	umull	r1, r3, r1, r3
 8000c36:	099b      	lsrs	r3, r3, #6
 8000c38:	3301      	adds	r3, #1
 8000c3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6819      	ldr	r1, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	4a47      	ldr	r2, [pc, #284]	; (8000d64 <HAL_I2C_Init+0x1b8>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d812      	bhi.n	8000c70 <HAL_I2C_Init+0xc4>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	68ba      	ldr	r2, [r7, #8]
 8000c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c5a:	2b03      	cmp	r3, #3
 8000c5c:	d906      	bls.n	8000c6c <HAL_I2C_Init+0xc0>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	68ba      	ldr	r2, [r7, #8]
 8000c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c6a:	e045      	b.n	8000cf8 <HAL_I2C_Init+0x14c>
 8000c6c:	2304      	movs	r3, #4
 8000c6e:	e043      	b.n	8000cf8 <HAL_I2C_Init+0x14c>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d10f      	bne.n	8000c98 <HAL_I2C_Init+0xec>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	4413      	add	r3, r2
 8000c82:	68ba      	ldr	r2, [r7, #8]
 8000c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	bf0c      	ite	eq
 8000c90:	2301      	moveq	r3, #1
 8000c92:	2300      	movne	r3, #0
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	e010      	b.n	8000cba <HAL_I2C_Init+0x10e>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	685a      	ldr	r2, [r3, #4]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	4413      	add	r3, r2
 8000ca2:	009a      	lsls	r2, r3, #2
 8000ca4:	4413      	add	r3, r2
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	bf0c      	ite	eq
 8000cb4:	2301      	moveq	r3, #1
 8000cb6:	2300      	movne	r3, #0
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <HAL_I2C_Init+0x116>
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e01a      	b.n	8000cf8 <HAL_I2C_Init+0x14c>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d10a      	bne.n	8000ce0 <HAL_I2C_Init+0x134>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685a      	ldr	r2, [r3, #4]
 8000cce:	4613      	mov	r3, r2
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	4413      	add	r3, r2
 8000cd4:	68ba      	ldr	r2, [r7, #8]
 8000cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cde:	e00b      	b.n	8000cf8 <HAL_I2C_Init+0x14c>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4413      	add	r3, r2
 8000cea:	009a      	lsls	r2, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	68ba      	ldr	r2, [r7, #8]
 8000cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000cf8:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	69d1      	ldr	r1, [r2, #28]
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	6a12      	ldr	r2, [r2, #32]
 8000d06:	430a      	orrs	r2, r1
 8000d08:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	6911      	ldr	r1, [r2, #16]
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	68d2      	ldr	r2, [r2, #12]
 8000d16:	430a      	orrs	r2, r1
 8000d18:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	6951      	ldr	r1, [r2, #20]
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	6992      	ldr	r2, [r2, #24]
 8000d26:	430a      	orrs	r2, r1
 8000d28:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	6812      	ldr	r2, [r2, #0]
 8000d32:	6812      	ldr	r2, [r2, #0]
 8000d34:	f042 0201 	orr.w	r2, r2, #1
 8000d38:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2220      	movs	r2, #32
 8000d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000d56:	2300      	movs	r3, #0
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	431bde83 	.word	0x431bde83
 8000d64:	000186a0 	.word	0x000186a0
 8000d68:	10624dd3 	.word	0x10624dd3

08000d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d101      	bne.n	8000d80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	e0ca      	b.n	8000f16 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000d80:	4b67      	ldr	r3, [pc, #412]	; (8000f20 <HAL_RCC_ClockConfig+0x1b4>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f003 020f 	and.w	r2, r3, #15
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d20c      	bcs.n	8000da8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d8e:	4b64      	ldr	r3, [pc, #400]	; (8000f20 <HAL_RCC_ClockConfig+0x1b4>)
 8000d90:	683a      	ldr	r2, [r7, #0]
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d96:	4b62      	ldr	r3, [pc, #392]	; (8000f20 <HAL_RCC_ClockConfig+0x1b4>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f003 020f 	and.w	r2, r3, #15
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d001      	beq.n	8000da8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000da4:	2301      	movs	r3, #1
 8000da6:	e0b6      	b.n	8000f16 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f003 0302 	and.w	r3, r3, #2
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d020      	beq.n	8000df6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f003 0304 	and.w	r3, r3, #4
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d005      	beq.n	8000dcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000dc0:	4a58      	ldr	r2, [pc, #352]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000dc2:	4b58      	ldr	r3, [pc, #352]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000dca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f003 0308 	and.w	r3, r3, #8
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d005      	beq.n	8000de4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000dd8:	4a52      	ldr	r2, [pc, #328]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000dda:	4b52      	ldr	r3, [pc, #328]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000de2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000de4:	494f      	ldr	r1, [pc, #316]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000de6:	4b4f      	ldr	r3, [pc, #316]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d044      	beq.n	8000e8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d107      	bne.n	8000e1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e0a:	4b46      	ldr	r3, [pc, #280]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d119      	bne.n	8000e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e07d      	b.n	8000f16 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d003      	beq.n	8000e2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e26:	2b03      	cmp	r3, #3
 8000e28:	d107      	bne.n	8000e3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e2a:	4b3e      	ldr	r3, [pc, #248]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d109      	bne.n	8000e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
 8000e38:	e06d      	b.n	8000f16 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e3a:	4b3a      	ldr	r3, [pc, #232]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d101      	bne.n	8000e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e065      	b.n	8000f16 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e4a:	4936      	ldr	r1, [pc, #216]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000e4c:	4b35      	ldr	r3, [pc, #212]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	f023 0203 	bic.w	r2, r3, #3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e5c:	f7ff fbc0 	bl	80005e0 <HAL_GetTick>
 8000e60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e62:	e00a      	b.n	8000e7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e64:	f7ff fbbc 	bl	80005e0 <HAL_GetTick>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d901      	bls.n	8000e7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e04d      	b.n	8000f16 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e7a:	4b2a      	ldr	r3, [pc, #168]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	f003 020c 	and.w	r2, r3, #12
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d1eb      	bne.n	8000e64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e8c:	4b24      	ldr	r3, [pc, #144]	; (8000f20 <HAL_RCC_ClockConfig+0x1b4>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f003 020f 	and.w	r2, r3, #15
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d90c      	bls.n	8000eb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e9a:	4b21      	ldr	r3, [pc, #132]	; (8000f20 <HAL_RCC_ClockConfig+0x1b4>)
 8000e9c:	683a      	ldr	r2, [r7, #0]
 8000e9e:	b2d2      	uxtb	r2, r2
 8000ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ea2:	4b1f      	ldr	r3, [pc, #124]	; (8000f20 <HAL_RCC_ClockConfig+0x1b4>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f003 020f 	and.w	r2, r3, #15
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d001      	beq.n	8000eb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	e030      	b.n	8000f16 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f003 0304 	and.w	r3, r3, #4
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d008      	beq.n	8000ed2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ec0:	4918      	ldr	r1, [pc, #96]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000ec2:	4b18      	ldr	r3, [pc, #96]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0308 	and.w	r3, r3, #8
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d009      	beq.n	8000ef2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000ede:	4911      	ldr	r1, [pc, #68]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000ee0:	4b10      	ldr	r3, [pc, #64]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	691b      	ldr	r3, [r3, #16]
 8000eec:	00db      	lsls	r3, r3, #3
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ef2:	f000 fb7b 	bl	80015ec <HAL_RCC_GetSysClockFreq>
 8000ef6:	4601      	mov	r1, r0
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	091b      	lsrs	r3, r3, #4
 8000efe:	f003 030f 	and.w	r3, r3, #15
 8000f02:	4a09      	ldr	r2, [pc, #36]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000f04:	5cd3      	ldrb	r3, [r2, r3]
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	4a08      	ldr	r2, [pc, #32]	; (8000f2c <HAL_RCC_ClockConfig+0x1c0>)
 8000f0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f7ff fb22 	bl	8000558 <HAL_InitTick>

  return HAL_OK;
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3710      	adds	r7, #16
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40023c00 	.word	0x40023c00
 8000f24:	40023800 	.word	0x40023800
 8000f28:	080041c4 	.word	0x080041c4
 8000f2c:	20000008 	.word	0x20000008

08000f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f34:	4b03      	ldr	r3, [pc, #12]	; (8000f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8000f36:	681b      	ldr	r3, [r3, #0]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	20000008 	.word	0x20000008

08000f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000f4c:	f7ff fff0 	bl	8000f30 <HAL_RCC_GetHCLKFreq>
 8000f50:	4601      	mov	r1, r0
 8000f52:	4b05      	ldr	r3, [pc, #20]	; (8000f68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	0a9b      	lsrs	r3, r3, #10
 8000f58:	f003 0307 	and.w	r3, r3, #7
 8000f5c:	4a03      	ldr	r2, [pc, #12]	; (8000f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8000f5e:	5cd3      	ldrb	r3, [r2, r3]
 8000f60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	080041d4 	.word	0x080041d4

08000f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000f74:	f7ff ffdc 	bl	8000f30 <HAL_RCC_GetHCLKFreq>
 8000f78:	4601      	mov	r1, r0
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	0b5b      	lsrs	r3, r3, #13
 8000f80:	f003 0307 	and.w	r3, r3, #7
 8000f84:	4a03      	ldr	r2, [pc, #12]	; (8000f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f86:	5cd3      	ldrb	r3, [r2, r3]
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	40023800 	.word	0x40023800
 8000f94:	080041d4 	.word	0x080041d4

08000f98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08c      	sub	sp, #48	; 0x30
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 0301 	and.w	r3, r3, #1
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d010      	beq.n	8000ff2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8000fd0:	496f      	ldr	r1, [pc, #444]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8000fd2:	4b6f      	ldr	r3, [pc, #444]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8000fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000fd8:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d101      	bne.n	8000ff2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d010      	beq.n	8001020 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8000ffe:	4964      	ldr	r1, [pc, #400]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001000:	4b63      	ldr	r3, [pc, #396]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001002:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001006:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800100e:	4313      	orrs	r3, r2
 8001010:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001018:	2b00      	cmp	r3, #0
 800101a:	d101      	bne.n	8001020 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800101c:	2301      	movs	r3, #1
 800101e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 0304 	and.w	r3, r3, #4
 8001028:	2b00      	cmp	r3, #0
 800102a:	d017      	beq.n	800105c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800102c:	4958      	ldr	r1, [pc, #352]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800102e:	4b58      	ldr	r3, [pc, #352]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001030:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001034:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103c:	4313      	orrs	r3, r2
 800103e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800104a:	d101      	bne.n	8001050 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800104c:	2301      	movs	r3, #1
 800104e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001054:	2b00      	cmp	r3, #0
 8001056:	d101      	bne.n	800105c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001058:	2301      	movs	r3, #1
 800105a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0308 	and.w	r3, r3, #8
 8001064:	2b00      	cmp	r3, #0
 8001066:	d017      	beq.n	8001098 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001068:	4949      	ldr	r1, [pc, #292]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800106a:	4b49      	ldr	r3, [pc, #292]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800106c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001070:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001078:	4313      	orrs	r3, r2
 800107a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001082:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001086:	d101      	bne.n	800108c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001088:	2301      	movs	r3, #1
 800108a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001094:	2301      	movs	r3, #1
 8001096:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f003 0320 	and.w	r3, r3, #32
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	f000 808a 	beq.w	80011ba <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	4a39      	ldr	r2, [pc, #228]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80010ac:	4b38      	ldr	r3, [pc, #224]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80010ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b4:	6413      	str	r3, [r2, #64]	; 0x40
 80010b6:	4b36      	ldr	r3, [pc, #216]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010be:	60bb      	str	r3, [r7, #8]
 80010c0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80010c2:	4a34      	ldr	r2, [pc, #208]	; (8001194 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80010c4:	4b33      	ldr	r3, [pc, #204]	; (8001194 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010cc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80010ce:	f7ff fa87 	bl	80005e0 <HAL_GetTick>
 80010d2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80010d4:	e008      	b.n	80010e8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80010d6:	f7ff fa83 	bl	80005e0 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d901      	bls.n	80010e8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e278      	b.n	80015da <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80010e8:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d0f0      	beq.n	80010d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80010f4:	4b26      	ldr	r3, [pc, #152]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80010f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010fc:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80010fe:	6a3b      	ldr	r3, [r7, #32]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d02f      	beq.n	8001164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001108:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800110c:	6a3b      	ldr	r3, [r7, #32]
 800110e:	429a      	cmp	r2, r3
 8001110:	d028      	beq.n	8001164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001112:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001116:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800111a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800111c:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800111e:	2201      	movs	r2, #1
 8001120:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001122:	4b1d      	ldr	r3, [pc, #116]	; (8001198 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001128:	4a19      	ldr	r2, [pc, #100]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800112a:	6a3b      	ldr	r3, [r7, #32]
 800112c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800112e:	4b18      	ldr	r3, [pc, #96]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	2b00      	cmp	r3, #0
 8001138:	d014      	beq.n	8001164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800113a:	f7ff fa51 	bl	80005e0 <HAL_GetTick>
 800113e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001140:	e00a      	b.n	8001158 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001142:	f7ff fa4d 	bl	80005e0 <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001150:	4293      	cmp	r3, r2
 8001152:	d901      	bls.n	8001158 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e240      	b.n	80015da <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001158:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800115a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800115c:	f003 0302 	and.w	r3, r3, #2
 8001160:	2b00      	cmp	r3, #0
 8001162:	d0ee      	beq.n	8001142 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001168:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800116c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001170:	d114      	bne.n	800119c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8001172:	4907      	ldr	r1, [pc, #28]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001180:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001184:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001188:	4313      	orrs	r3, r2
 800118a:	608b      	str	r3, [r1, #8]
 800118c:	e00c      	b.n	80011a8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800118e:	bf00      	nop
 8001190:	40023800 	.word	0x40023800
 8001194:	40007000 	.word	0x40007000
 8001198:	42470e40 	.word	0x42470e40
 800119c:	4a4a      	ldr	r2, [pc, #296]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800119e:	4b4a      	ldr	r3, [pc, #296]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80011a6:	6093      	str	r3, [r2, #8]
 80011a8:	4947      	ldr	r1, [pc, #284]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011aa:	4b47      	ldr	r3, [pc, #284]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011b6:	4313      	orrs	r3, r2
 80011b8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0310 	and.w	r3, r3, #16
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d004      	beq.n	80011d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80011c6:	4a41      	ldr	r2, [pc, #260]	; (80012cc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80011ce:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00a      	beq.n	80011f2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80011dc:	493a      	ldr	r1, [pc, #232]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011de:	4b3a      	ldr	r3, [pc, #232]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011e4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ec:	4313      	orrs	r3, r2
 80011ee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d00a      	beq.n	8001214 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80011fe:	4932      	ldr	r1, [pc, #200]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001200:	4b31      	ldr	r3, [pc, #196]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001206:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800120e:	4313      	orrs	r3, r2
 8001210:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800121c:	2b00      	cmp	r3, #0
 800121e:	d011      	beq.n	8001244 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001220:	4929      	ldr	r1, [pc, #164]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001222:	4b29      	ldr	r3, [pc, #164]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001224:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001228:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001230:	4313      	orrs	r3, r2
 8001232:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800123a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800123e:	d101      	bne.n	8001244 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8001240:	2301      	movs	r3, #1
 8001242:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800124c:	2b00      	cmp	r3, #0
 800124e:	d00a      	beq.n	8001266 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001250:	491d      	ldr	r1, [pc, #116]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001252:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001254:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001258:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001260:	4313      	orrs	r3, r2
 8001262:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800126e:	2b00      	cmp	r3, #0
 8001270:	d011      	beq.n	8001296 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001272:	4915      	ldr	r1, [pc, #84]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001276:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800127a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001282:	4313      	orrs	r3, r2
 8001284:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800128c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001290:	d101      	bne.n	8001296 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8001292:	2301      	movs	r3, #1
 8001294:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001298:	2b01      	cmp	r3, #1
 800129a:	d005      	beq.n	80012a8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80012a4:	f040 80ff 	bne.w	80014a6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80012a8:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80012ae:	f7ff f997 	bl	80005e0 <HAL_GetTick>
 80012b2:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80012b4:	e00e      	b.n	80012d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80012b6:	f7ff f993 	bl	80005e0 <HAL_GetTick>
 80012ba:	4602      	mov	r2, r0
 80012bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d907      	bls.n	80012d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e188      	b.n	80015da <HAL_RCCEx_PeriphCLKConfig+0x642>
 80012c8:	40023800 	.word	0x40023800
 80012cc:	424711e0 	.word	0x424711e0
 80012d0:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80012d4:	4b7e      	ldr	r3, [pc, #504]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d1ea      	bne.n	80012b6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d003      	beq.n	80012f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d009      	beq.n	8001308 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d028      	beq.n	8001352 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001304:	2b00      	cmp	r3, #0
 8001306:	d124      	bne.n	8001352 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001308:	4b71      	ldr	r3, [pc, #452]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800130a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800130e:	0c1b      	lsrs	r3, r3, #16
 8001310:	f003 0303 	and.w	r3, r3, #3
 8001314:	3301      	adds	r3, #1
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800131a:	4b6d      	ldr	r3, [pc, #436]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800131c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001320:	0e1b      	lsrs	r3, r3, #24
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001328:	4969      	ldr	r1, [pc, #420]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685a      	ldr	r2, [r3, #4]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	019b      	lsls	r3, r3, #6
 8001334:	431a      	orrs	r2, r3
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	085b      	lsrs	r3, r3, #1
 800133a:	3b01      	subs	r3, #1
 800133c:	041b      	lsls	r3, r3, #16
 800133e:	431a      	orrs	r2, r3
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	061b      	lsls	r3, r3, #24
 8001344:	431a      	orrs	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	071b      	lsls	r3, r3, #28
 800134c:	4313      	orrs	r3, r2
 800134e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0304 	and.w	r3, r3, #4
 800135a:	2b00      	cmp	r3, #0
 800135c:	d004      	beq.n	8001368 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001366:	d00a      	beq.n	800137e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001370:	2b00      	cmp	r3, #0
 8001372:	d035      	beq.n	80013e0 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001378:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800137c:	d130      	bne.n	80013e0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800137e:	4b54      	ldr	r3, [pc, #336]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001380:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001384:	0c1b      	lsrs	r3, r3, #16
 8001386:	f003 0303 	and.w	r3, r3, #3
 800138a:	3301      	adds	r3, #1
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001390:	4b4f      	ldr	r3, [pc, #316]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001392:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001396:	0f1b      	lsrs	r3, r3, #28
 8001398:	f003 0307 	and.w	r3, r3, #7
 800139c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800139e:	494c      	ldr	r1, [pc, #304]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685a      	ldr	r2, [r3, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	019b      	lsls	r3, r3, #6
 80013aa:	431a      	orrs	r2, r3
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	085b      	lsrs	r3, r3, #1
 80013b0:	3b01      	subs	r3, #1
 80013b2:	041b      	lsls	r3, r3, #16
 80013b4:	431a      	orrs	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	691b      	ldr	r3, [r3, #16]
 80013ba:	061b      	lsls	r3, r3, #24
 80013bc:	431a      	orrs	r2, r3
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	071b      	lsls	r3, r3, #28
 80013c2:	4313      	orrs	r3, r2
 80013c4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80013c8:	4941      	ldr	r1, [pc, #260]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013ca:	4b41      	ldr	r3, [pc, #260]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013d0:	f023 021f 	bic.w	r2, r3, #31
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d8:	3b01      	subs	r3, #1
 80013da:	4313      	orrs	r3, r2
 80013dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d029      	beq.n	8001440 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80013f4:	d124      	bne.n	8001440 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80013f6:	4b36      	ldr	r3, [pc, #216]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80013fc:	0c1b      	lsrs	r3, r3, #16
 80013fe:	f003 0303 	and.w	r3, r3, #3
 8001402:	3301      	adds	r3, #1
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001408:	4b31      	ldr	r3, [pc, #196]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800140a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800140e:	0f1b      	lsrs	r3, r3, #28
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001416:	492e      	ldr	r1, [pc, #184]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685a      	ldr	r2, [r3, #4]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	019b      	lsls	r3, r3, #6
 8001422:	431a      	orrs	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	085b      	lsrs	r3, r3, #1
 800142a:	3b01      	subs	r3, #1
 800142c:	041b      	lsls	r3, r3, #16
 800142e:	431a      	orrs	r2, r3
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	061b      	lsls	r3, r3, #24
 8001434:	431a      	orrs	r2, r3
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	071b      	lsls	r3, r3, #28
 800143a:	4313      	orrs	r3, r2
 800143c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001448:	2b00      	cmp	r3, #0
 800144a:	d016      	beq.n	800147a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800144c:	4920      	ldr	r1, [pc, #128]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	019b      	lsls	r3, r3, #6
 8001458:	431a      	orrs	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	085b      	lsrs	r3, r3, #1
 8001460:	3b01      	subs	r3, #1
 8001462:	041b      	lsls	r3, r3, #16
 8001464:	431a      	orrs	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	061b      	lsls	r3, r3, #24
 800146c:	431a      	orrs	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	071b      	lsls	r3, r3, #28
 8001474:	4313      	orrs	r3, r2
 8001476:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800147a:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800147c:	2201      	movs	r2, #1
 800147e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001480:	f7ff f8ae 	bl	80005e0 <HAL_GetTick>
 8001484:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001486:	e008      	b.n	800149a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001488:	f7ff f8aa 	bl	80005e0 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e09f      	b.n	80015da <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800149a:	4b0d      	ldr	r3, [pc, #52]	; (80014d0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d0f0      	beq.n	8001488 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80014a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	f040 8095 	bne.w	80015d8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80014ae:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80014b4:	f7ff f894 	bl	80005e0 <HAL_GetTick>
 80014b8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80014ba:	e00f      	b.n	80014dc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80014bc:	f7ff f890 	bl	80005e0 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d908      	bls.n	80014dc <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e085      	b.n	80015da <HAL_RCCEx_PeriphCLKConfig+0x642>
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800
 80014d4:	42470068 	.word	0x42470068
 80014d8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80014dc:	4b41      	ldr	r3, [pc, #260]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80014e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80014e8:	d0e8      	beq.n	80014bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d003      	beq.n	80014fe <HAL_RCCEx_PeriphCLKConfig+0x566>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d009      	beq.n	8001512 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001506:	2b00      	cmp	r3, #0
 8001508:	d02b      	beq.n	8001562 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800150e:	2b00      	cmp	r3, #0
 8001510:	d127      	bne.n	8001562 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001512:	4b34      	ldr	r3, [pc, #208]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001518:	0c1b      	lsrs	r3, r3, #16
 800151a:	f003 0303 	and.w	r3, r3, #3
 800151e:	3301      	adds	r3, #1
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001524:	492f      	ldr	r1, [pc, #188]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	699a      	ldr	r2, [r3, #24]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	019b      	lsls	r3, r3, #6
 8001530:	431a      	orrs	r2, r3
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	085b      	lsrs	r3, r3, #1
 8001536:	3b01      	subs	r3, #1
 8001538:	041b      	lsls	r3, r3, #16
 800153a:	431a      	orrs	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001540:	061b      	lsls	r3, r3, #24
 8001542:	4313      	orrs	r3, r2
 8001544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001548:	4926      	ldr	r1, [pc, #152]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800154a:	4b26      	ldr	r3, [pc, #152]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800154c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001550:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001558:	3b01      	subs	r3, #1
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	4313      	orrs	r3, r2
 800155e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156a:	2b00      	cmp	r3, #0
 800156c:	d01d      	beq.n	80015aa <HAL_RCCEx_PeriphCLKConfig+0x612>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001572:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001576:	d118      	bne.n	80015aa <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001578:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800157a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800157e:	0e1b      	lsrs	r3, r3, #24
 8001580:	f003 030f 	and.w	r3, r3, #15
 8001584:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001586:	4917      	ldr	r1, [pc, #92]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	699a      	ldr	r2, [r3, #24]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	019b      	lsls	r3, r3, #6
 8001592:	431a      	orrs	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	3b01      	subs	r3, #1
 800159c:	041b      	lsls	r3, r3, #16
 800159e:	431a      	orrs	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	061b      	lsls	r3, r3, #24
 80015a4:	4313      	orrs	r3, r2
 80015a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80015aa:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80015ac:	2201      	movs	r2, #1
 80015ae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80015b0:	f7ff f816 	bl	80005e0 <HAL_GetTick>
 80015b4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80015b6:	e008      	b.n	80015ca <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80015b8:	f7ff f812 	bl	80005e0 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e007      	b.n	80015da <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80015ca:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80015d6:	d1ef      	bne.n	80015b8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3730      	adds	r7, #48	; 0x30
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40023800 	.word	0x40023800
 80015e8:	42470070 	.word	0x42470070

080015ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015f0:	b0a1      	sub	sp, #132	; 0x84
 80015f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t pllvco = 0U;
 80015f8:	2300      	movs	r3, #0
 80015fa:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t pllp = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t pllr = 0U;
 8001600:	2300      	movs	r3, #0
 8001602:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t sysclockfreq = 0U;
 8001604:	2300      	movs	r3, #0
 8001606:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001608:	4ba0      	ldr	r3, [pc, #640]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	f003 030c 	and.w	r3, r3, #12
 8001610:	2b0c      	cmp	r3, #12
 8001612:	f200 8193 	bhi.w	800193c <HAL_RCC_GetSysClockFreq+0x350>
 8001616:	a201      	add	r2, pc, #4	; (adr r2, 800161c <HAL_RCC_GetSysClockFreq+0x30>)
 8001618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161c:	08001651 	.word	0x08001651
 8001620:	0800193d 	.word	0x0800193d
 8001624:	0800193d 	.word	0x0800193d
 8001628:	0800193d 	.word	0x0800193d
 800162c:	08001657 	.word	0x08001657
 8001630:	0800193d 	.word	0x0800193d
 8001634:	0800193d 	.word	0x0800193d
 8001638:	0800193d 	.word	0x0800193d
 800163c:	0800165d 	.word	0x0800165d
 8001640:	0800193d 	.word	0x0800193d
 8001644:	0800193d 	.word	0x0800193d
 8001648:	0800193d 	.word	0x0800193d
 800164c:	080017d9 	.word	0x080017d9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001650:	4b8f      	ldr	r3, [pc, #572]	; (8001890 <HAL_RCC_GetSysClockFreq+0x2a4>)
 8001652:	67bb      	str	r3, [r7, #120]	; 0x78
       break;
 8001654:	e175      	b.n	8001942 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001656:	4b8f      	ldr	r3, [pc, #572]	; (8001894 <HAL_RCC_GetSysClockFreq+0x2a8>)
 8001658:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 800165a:	e172      	b.n	8001942 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800165c:	4b8b      	ldr	r3, [pc, #556]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001664:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001666:	4b89      	ldr	r3, [pc, #548]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d056      	beq.n	8001720 <HAL_RCC_GetSysClockFreq+0x134>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001672:	4b86      	ldr	r3, [pc, #536]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	099b      	lsrs	r3, r3, #6
 8001678:	f04f 0400 	mov.w	r4, #0
 800167c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	ea01 0103 	and.w	r1, r1, r3
 8001688:	ea02 0204 	and.w	r2, r2, r4
 800168c:	460b      	mov	r3, r1
 800168e:	4614      	mov	r4, r2
 8001690:	0160      	lsls	r0, r4, #5
 8001692:	6678      	str	r0, [r7, #100]	; 0x64
 8001694:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001696:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800169a:	6678      	str	r0, [r7, #100]	; 0x64
 800169c:	015b      	lsls	r3, r3, #5
 800169e:	663b      	str	r3, [r7, #96]	; 0x60
 80016a0:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80016a4:	1a5b      	subs	r3, r3, r1
 80016a6:	eb64 0402 	sbc.w	r4, r4, r2
 80016aa:	01a0      	lsls	r0, r4, #6
 80016ac:	65f8      	str	r0, [r7, #92]	; 0x5c
 80016ae:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80016b0:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 80016b4:	65f8      	str	r0, [r7, #92]	; 0x5c
 80016b6:	0198      	lsls	r0, r3, #6
 80016b8:	65b8      	str	r0, [r7, #88]	; 0x58
 80016ba:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 80016be:	1aed      	subs	r5, r5, r3
 80016c0:	eb66 0604 	sbc.w	r6, r6, r4
 80016c4:	4633      	mov	r3, r6
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	657b      	str	r3, [r7, #84]	; 0x54
 80016ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016cc:	4628      	mov	r0, r5
 80016ce:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80016d2:	657b      	str	r3, [r7, #84]	; 0x54
 80016d4:	462b      	mov	r3, r5
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	653b      	str	r3, [r7, #80]	; 0x50
 80016da:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80016de:	461d      	mov	r5, r3
 80016e0:	4626      	mov	r6, r4
 80016e2:	186b      	adds	r3, r5, r1
 80016e4:	eb46 0402 	adc.w	r4, r6, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	4621      	mov	r1, r4
 80016ec:	460b      	mov	r3, r1
 80016ee:	025b      	lsls	r3, r3, #9
 80016f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016f4:	4602      	mov	r2, r0
 80016f6:	ea43 53d2 	orr.w	r3, r3, r2, lsr #23
 80016fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016fc:	4603      	mov	r3, r0
 80016fe:	025b      	lsls	r3, r3, #9
 8001700:	64bb      	str	r3, [r7, #72]	; 0x48
 8001702:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8001706:	4618      	mov	r0, r3
 8001708:	4621      	mov	r1, r4
 800170a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800170c:	f04f 0400 	mov.w	r4, #0
 8001710:	461a      	mov	r2, r3
 8001712:	4623      	mov	r3, r4
 8001714:	f7fe fd76 	bl	8000204 <__aeabi_uldivmod>
 8001718:	4603      	mov	r3, r0
 800171a:	460c      	mov	r4, r1
 800171c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800171e:	e04d      	b.n	80017bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001720:	4b5a      	ldr	r3, [pc, #360]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	099b      	lsrs	r3, r3, #6
 8001726:	f04f 0400 	mov.w	r4, #0
 800172a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	ea01 0103 	and.w	r1, r1, r3
 8001736:	ea02 0204 	and.w	r2, r2, r4
 800173a:	460b      	mov	r3, r1
 800173c:	4614      	mov	r4, r2
 800173e:	0160      	lsls	r0, r4, #5
 8001740:	6478      	str	r0, [r7, #68]	; 0x44
 8001742:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001744:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001748:	6478      	str	r0, [r7, #68]	; 0x44
 800174a:	015b      	lsls	r3, r3, #5
 800174c:	643b      	str	r3, [r7, #64]	; 0x40
 800174e:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001752:	1a5b      	subs	r3, r3, r1
 8001754:	eb64 0402 	sbc.w	r4, r4, r2
 8001758:	ea4f 1b84 	mov.w	fp, r4, lsl #6
 800175c:	ea4b 6b93 	orr.w	fp, fp, r3, lsr #26
 8001760:	ea4f 1a83 	mov.w	sl, r3, lsl #6
 8001764:	ebba 0a03 	subs.w	sl, sl, r3
 8001768:	eb6b 0b04 	sbc.w	fp, fp, r4
 800176c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001770:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001774:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001778:	63fb      	str	r3, [r7, #60]	; 0x3c
 800177a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800177e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001780:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8001784:	eb1a 0a01 	adds.w	sl, sl, r1
 8001788:	eb4b 0b02 	adc.w	fp, fp, r2
 800178c:	ea4f 238b 	mov.w	r3, fp, lsl #10
 8001790:	637b      	str	r3, [r7, #52]	; 0x34
 8001792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001794:	ea43 539a 	orr.w	r3, r3, sl, lsr #22
 8001798:	637b      	str	r3, [r7, #52]	; 0x34
 800179a:	ea4f 238a 	mov.w	r3, sl, lsl #10
 800179e:	633b      	str	r3, [r7, #48]	; 0x30
 80017a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80017a4:	4650      	mov	r0, sl
 80017a6:	4659      	mov	r1, fp
 80017a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017aa:	f04f 0400 	mov.w	r4, #0
 80017ae:	461a      	mov	r2, r3
 80017b0:	4623      	mov	r3, r4
 80017b2:	f7fe fd27 	bl	8000204 <__aeabi_uldivmod>
 80017b6:	4603      	mov	r3, r0
 80017b8:	460c      	mov	r4, r1
 80017ba:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80017bc:	4b33      	ldr	r3, [pc, #204]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	0c1b      	lsrs	r3, r3, #16
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	3301      	adds	r3, #1
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	673b      	str	r3, [r7, #112]	; 0x70

      sysclockfreq = pllvco/pllp;
 80017cc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80017ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80017d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d4:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 80017d6:	e0b4      	b.n	8001942 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017d8:	4b2c      	ldr	r3, [pc, #176]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017e0:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017e2:	4b2a      	ldr	r3, [pc, #168]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d054      	beq.n	8001898 <HAL_RCC_GetSysClockFreq+0x2ac>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017ee:	4b27      	ldr	r3, [pc, #156]	; (800188c <HAL_RCC_GetSysClockFreq+0x2a0>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	099b      	lsrs	r3, r3, #6
 80017f4:	f04f 0400 	mov.w	r4, #0
 80017f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80017fc:	f04f 0200 	mov.w	r2, #0
 8001800:	ea01 0103 	and.w	r1, r1, r3
 8001804:	ea02 0204 	and.w	r2, r2, r4
 8001808:	460b      	mov	r3, r1
 800180a:	4614      	mov	r4, r2
 800180c:	0160      	lsls	r0, r4, #5
 800180e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001810:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001812:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001816:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001818:	015b      	lsls	r3, r3, #5
 800181a:	62bb      	str	r3, [r7, #40]	; 0x28
 800181c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001820:	1a5b      	subs	r3, r3, r1
 8001822:	eb64 0402 	sbc.w	r4, r4, r2
 8001826:	ea4f 1984 	mov.w	r9, r4, lsl #6
 800182a:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 800182e:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8001832:	ebb8 0803 	subs.w	r8, r8, r3
 8001836:	eb69 0904 	sbc.w	r9, r9, r4
 800183a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
 8001840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001842:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001846:	627b      	str	r3, [r7, #36]	; 0x24
 8001848:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800184c:	623b      	str	r3, [r7, #32]
 800184e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001852:	eb18 0801 	adds.w	r8, r8, r1
 8001856:	eb49 0902 	adc.w	r9, r9, r2
 800185a:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800185e:	61fb      	str	r3, [r7, #28]
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001866:	61fb      	str	r3, [r7, #28]
 8001868:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800186c:	61bb      	str	r3, [r7, #24]
 800186e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001872:	4640      	mov	r0, r8
 8001874:	4649      	mov	r1, r9
 8001876:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001878:	f04f 0400 	mov.w	r4, #0
 800187c:	461a      	mov	r2, r3
 800187e:	4623      	mov	r3, r4
 8001880:	f7fe fcc0 	bl	8000204 <__aeabi_uldivmod>
 8001884:	4603      	mov	r3, r0
 8001886:	460c      	mov	r4, r1
 8001888:	67fb      	str	r3, [r7, #124]	; 0x7c
 800188a:	e04b      	b.n	8001924 <HAL_RCC_GetSysClockFreq+0x338>
 800188c:	40023800 	.word	0x40023800
 8001890:	00f42400 	.word	0x00f42400
 8001894:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001898:	4b2d      	ldr	r3, [pc, #180]	; (8001950 <HAL_RCC_GetSysClockFreq+0x364>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	099b      	lsrs	r3, r3, #6
 800189e:	f04f 0400 	mov.w	r4, #0
 80018a2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	ea01 0103 	and.w	r1, r1, r3
 80018ae:	ea02 0204 	and.w	r2, r2, r4
 80018b2:	460b      	mov	r3, r1
 80018b4:	4614      	mov	r4, r2
 80018b6:	0160      	lsls	r0, r4, #5
 80018b8:	6178      	str	r0, [r7, #20]
 80018ba:	6978      	ldr	r0, [r7, #20]
 80018bc:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80018c0:	6178      	str	r0, [r7, #20]
 80018c2:	015b      	lsls	r3, r3, #5
 80018c4:	613b      	str	r3, [r7, #16]
 80018c6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80018ca:	1a5b      	subs	r3, r3, r1
 80018cc:	eb64 0402 	sbc.w	r4, r4, r2
 80018d0:	01a6      	lsls	r6, r4, #6
 80018d2:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80018d6:	019d      	lsls	r5, r3, #6
 80018d8:	1aed      	subs	r5, r5, r3
 80018da:	eb66 0604 	sbc.w	r6, r6, r4
 80018de:	00f3      	lsls	r3, r6, #3
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	00eb      	lsls	r3, r5, #3
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 80018f2:	186d      	adds	r5, r5, r1
 80018f4:	eb46 0602 	adc.w	r6, r6, r2
 80018f8:	02b3      	lsls	r3, r6, #10
 80018fa:	607b      	str	r3, [r7, #4]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	ea43 5395 	orr.w	r3, r3, r5, lsr #22
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	02ab      	lsls	r3, r5, #10
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	e897 0060 	ldmia.w	r7, {r5, r6}
 800190c:	4628      	mov	r0, r5
 800190e:	4631      	mov	r1, r6
 8001910:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001912:	f04f 0400 	mov.w	r4, #0
 8001916:	461a      	mov	r2, r3
 8001918:	4623      	mov	r3, r4
 800191a:	f7fe fc73 	bl	8000204 <__aeabi_uldivmod>
 800191e:	4603      	mov	r3, r0
 8001920:	460c      	mov	r4, r1
 8001922:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001924:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_RCC_GetSysClockFreq+0x364>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	0f1b      	lsrs	r3, r3, #28
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	66fb      	str	r3, [r7, #108]	; 0x6c

      sysclockfreq = pllvco/pllr;
 8001930:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001932:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001934:	fbb2 f3f3 	udiv	r3, r2, r3
 8001938:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 800193a:	e002      	b.n	8001942 <HAL_RCC_GetSysClockFreq+0x356>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800193c:	4b05      	ldr	r3, [pc, #20]	; (8001954 <HAL_RCC_GetSysClockFreq+0x368>)
 800193e:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8001940:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001942:	6fbb      	ldr	r3, [r7, #120]	; 0x78
}
 8001944:	4618      	mov	r0, r3
 8001946:	3784      	adds	r7, #132	; 0x84
 8001948:	46bd      	mov	sp, r7
 800194a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800194e:	bf00      	nop
 8001950:	40023800 	.word	0x40023800
 8001954:	00f42400 	.word	0x00f42400

08001958 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	2b00      	cmp	r3, #0
 800196e:	f000 8083 	beq.w	8001a78 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001972:	4b95      	ldr	r3, [pc, #596]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 030c 	and.w	r3, r3, #12
 800197a:	2b04      	cmp	r3, #4
 800197c:	d019      	beq.n	80019b2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800197e:	4b92      	ldr	r3, [pc, #584]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001986:	2b08      	cmp	r3, #8
 8001988:	d106      	bne.n	8001998 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800198a:	4b8f      	ldr	r3, [pc, #572]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001992:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001996:	d00c      	beq.n	80019b2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001998:	4b8b      	ldr	r3, [pc, #556]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019a0:	2b0c      	cmp	r3, #12
 80019a2:	d112      	bne.n	80019ca <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019a4:	4b88      	ldr	r3, [pc, #544]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019b0:	d10b      	bne.n	80019ca <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019b2:	4b85      	ldr	r3, [pc, #532]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d05b      	beq.n	8001a76 <HAL_RCC_OscConfig+0x11e>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d157      	bne.n	8001a76 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e216      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019d2:	d106      	bne.n	80019e2 <HAL_RCC_OscConfig+0x8a>
 80019d4:	4a7c      	ldr	r2, [pc, #496]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 80019d6:	4b7c      	ldr	r3, [pc, #496]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	e01d      	b.n	8001a1e <HAL_RCC_OscConfig+0xc6>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019ea:	d10c      	bne.n	8001a06 <HAL_RCC_OscConfig+0xae>
 80019ec:	4a76      	ldr	r2, [pc, #472]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 80019ee:	4b76      	ldr	r3, [pc, #472]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019f6:	6013      	str	r3, [r2, #0]
 80019f8:	4a73      	ldr	r2, [pc, #460]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 80019fa:	4b73      	ldr	r3, [pc, #460]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a02:	6013      	str	r3, [r2, #0]
 8001a04:	e00b      	b.n	8001a1e <HAL_RCC_OscConfig+0xc6>
 8001a06:	4a70      	ldr	r2, [pc, #448]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a08:	4b6f      	ldr	r3, [pc, #444]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	4a6d      	ldr	r2, [pc, #436]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a14:	4b6c      	ldr	r3, [pc, #432]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a1c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d013      	beq.n	8001a4e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a26:	f7fe fddb 	bl	80005e0 <HAL_GetTick>
 8001a2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a2c:	e008      	b.n	8001a40 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a2e:	f7fe fdd7 	bl	80005e0 <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b64      	cmp	r3, #100	; 0x64
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e1db      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a40:	4b61      	ldr	r3, [pc, #388]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0f0      	beq.n	8001a2e <HAL_RCC_OscConfig+0xd6>
 8001a4c:	e014      	b.n	8001a78 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a4e:	f7fe fdc7 	bl	80005e0 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a56:	f7fe fdc3 	bl	80005e0 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b64      	cmp	r3, #100	; 0x64
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e1c7      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a68:	4b57      	ldr	r3, [pc, #348]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0xfe>
 8001a74:	e000      	b.n	8001a78 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a76:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d06f      	beq.n	8001b64 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a84:	4b50      	ldr	r3, [pc, #320]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f003 030c 	and.w	r3, r3, #12
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d017      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a90:	4b4d      	ldr	r3, [pc, #308]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a98:	2b08      	cmp	r3, #8
 8001a9a:	d105      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a9c:	4b4a      	ldr	r3, [pc, #296]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d00b      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aa8:	4b47      	ldr	r3, [pc, #284]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ab0:	2b0c      	cmp	r3, #12
 8001ab2:	d11c      	bne.n	8001aee <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ab4:	4b44      	ldr	r3, [pc, #272]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d116      	bne.n	8001aee <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ac0:	4b41      	ldr	r3, [pc, #260]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d005      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x180>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d001      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e18f      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad8:	493b      	ldr	r1, [pc, #236]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001ada:	4b3b      	ldr	r3, [pc, #236]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	00db      	lsls	r3, r3, #3
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aec:	e03a      	b.n	8001b64 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d020      	beq.n	8001b38 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001af6:	4b35      	ldr	r3, [pc, #212]	; (8001bcc <HAL_RCC_OscConfig+0x274>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001afc:	f7fe fd70 	bl	80005e0 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b04:	f7fe fd6c 	bl	80005e0 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e170      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b16:	4b2c      	ldr	r3, [pc, #176]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d0f0      	beq.n	8001b04 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b22:	4929      	ldr	r1, [pc, #164]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001b24:	4b28      	ldr	r3, [pc, #160]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	00db      	lsls	r3, r3, #3
 8001b32:	4313      	orrs	r3, r2
 8001b34:	600b      	str	r3, [r1, #0]
 8001b36:	e015      	b.n	8001b64 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b38:	4b24      	ldr	r3, [pc, #144]	; (8001bcc <HAL_RCC_OscConfig+0x274>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3e:	f7fe fd4f 	bl	80005e0 <HAL_GetTick>
 8001b42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b44:	e008      	b.n	8001b58 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b46:	f7fe fd4b 	bl	80005e0 <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e14f      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b58:	4b1b      	ldr	r3, [pc, #108]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f0      	bne.n	8001b46 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0308 	and.w	r3, r3, #8
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d037      	beq.n	8001be0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	695b      	ldr	r3, [r3, #20]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d016      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b78:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <HAL_RCC_OscConfig+0x278>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b7e:	f7fe fd2f 	bl	80005e0 <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b86:	f7fe fd2b 	bl	80005e0 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e12f      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b98:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <HAL_RCC_OscConfig+0x270>)
 8001b9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0f0      	beq.n	8001b86 <HAL_RCC_OscConfig+0x22e>
 8001ba4:	e01c      	b.n	8001be0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <HAL_RCC_OscConfig+0x278>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bac:	f7fe fd18 	bl	80005e0 <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb2:	e00f      	b.n	8001bd4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bb4:	f7fe fd14 	bl	80005e0 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d908      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e118      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
 8001bc6:	bf00      	nop
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	42470000 	.word	0x42470000
 8001bd0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd4:	4b8a      	ldr	r3, [pc, #552]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001bd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1e9      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0304 	and.w	r3, r3, #4
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f000 8097 	beq.w	8001d1c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bf2:	4b83      	ldr	r3, [pc, #524]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10f      	bne.n	8001c1e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4a7f      	ldr	r2, [pc, #508]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c04:	4b7e      	ldr	r3, [pc, #504]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c0e:	4b7c      	ldr	r3, [pc, #496]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c1e:	4b79      	ldr	r3, [pc, #484]	; (8001e04 <HAL_RCC_OscConfig+0x4ac>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d118      	bne.n	8001c5c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c2a:	4a76      	ldr	r2, [pc, #472]	; (8001e04 <HAL_RCC_OscConfig+0x4ac>)
 8001c2c:	4b75      	ldr	r3, [pc, #468]	; (8001e04 <HAL_RCC_OscConfig+0x4ac>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c36:	f7fe fcd3 	bl	80005e0 <HAL_GetTick>
 8001c3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c3e:	f7fe fccf 	bl	80005e0 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e0d3      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c50:	4b6c      	ldr	r3, [pc, #432]	; (8001e04 <HAL_RCC_OscConfig+0x4ac>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d0f0      	beq.n	8001c3e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d106      	bne.n	8001c72 <HAL_RCC_OscConfig+0x31a>
 8001c64:	4a66      	ldr	r2, [pc, #408]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c66:	4b66      	ldr	r3, [pc, #408]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c6a:	f043 0301 	orr.w	r3, r3, #1
 8001c6e:	6713      	str	r3, [r2, #112]	; 0x70
 8001c70:	e01c      	b.n	8001cac <HAL_RCC_OscConfig+0x354>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	2b05      	cmp	r3, #5
 8001c78:	d10c      	bne.n	8001c94 <HAL_RCC_OscConfig+0x33c>
 8001c7a:	4a61      	ldr	r2, [pc, #388]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c7c:	4b60      	ldr	r3, [pc, #384]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c80:	f043 0304 	orr.w	r3, r3, #4
 8001c84:	6713      	str	r3, [r2, #112]	; 0x70
 8001c86:	4a5e      	ldr	r2, [pc, #376]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c88:	4b5d      	ldr	r3, [pc, #372]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	6713      	str	r3, [r2, #112]	; 0x70
 8001c92:	e00b      	b.n	8001cac <HAL_RCC_OscConfig+0x354>
 8001c94:	4a5a      	ldr	r2, [pc, #360]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c96:	4b5a      	ldr	r3, [pc, #360]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9a:	f023 0301 	bic.w	r3, r3, #1
 8001c9e:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca0:	4a57      	ldr	r2, [pc, #348]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001ca2:	4b57      	ldr	r3, [pc, #348]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca6:	f023 0304 	bic.w	r3, r3, #4
 8001caa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d015      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb4:	f7fe fc94 	bl	80005e0 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cba:	e00a      	b.n	8001cd2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cbc:	f7fe fc90 	bl	80005e0 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e092      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd2:	4b4b      	ldr	r3, [pc, #300]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0ee      	beq.n	8001cbc <HAL_RCC_OscConfig+0x364>
 8001cde:	e014      	b.n	8001d0a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce0:	f7fe fc7e 	bl	80005e0 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce6:	e00a      	b.n	8001cfe <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ce8:	f7fe fc7a 	bl	80005e0 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e07c      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cfe:	4b40      	ldr	r3, [pc, #256]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1ee      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d0a:	7dfb      	ldrb	r3, [r7, #23]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d105      	bne.n	8001d1c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d10:	4a3b      	ldr	r2, [pc, #236]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001d12:	4b3b      	ldr	r3, [pc, #236]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d068      	beq.n	8001df6 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d24:	4b36      	ldr	r3, [pc, #216]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f003 030c 	and.w	r3, r3, #12
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d060      	beq.n	8001df2 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d145      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d38:	4b33      	ldr	r3, [pc, #204]	; (8001e08 <HAL_RCC_OscConfig+0x4b0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3e:	f7fe fc4f 	bl	80005e0 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d44:	e008      	b.n	8001d58 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d46:	f7fe fc4b 	bl	80005e0 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e04f      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d58:	4b29      	ldr	r3, [pc, #164]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1f0      	bne.n	8001d46 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d64:	4926      	ldr	r1, [pc, #152]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	69da      	ldr	r2, [r3, #28]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a1b      	ldr	r3, [r3, #32]
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d74:	019b      	lsls	r3, r3, #6
 8001d76:	431a      	orrs	r2, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7c:	085b      	lsrs	r3, r3, #1
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	041b      	lsls	r3, r3, #16
 8001d82:	431a      	orrs	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d88:	061b      	lsls	r3, r3, #24
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d90:	071b      	lsls	r3, r3, #28
 8001d92:	4313      	orrs	r3, r2
 8001d94:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d96:	4b1c      	ldr	r3, [pc, #112]	; (8001e08 <HAL_RCC_OscConfig+0x4b0>)
 8001d98:	2201      	movs	r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9c:	f7fe fc20 	bl	80005e0 <HAL_GetTick>
 8001da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001da4:	f7fe fc1c 	bl	80005e0 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e020      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db6:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0f0      	beq.n	8001da4 <HAL_RCC_OscConfig+0x44c>
 8001dc2:	e018      	b.n	8001df6 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc4:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <HAL_RCC_OscConfig+0x4b0>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dca:	f7fe fc09 	bl	80005e0 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dd2:	f7fe fc05 	bl	80005e0 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e009      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <HAL_RCC_OscConfig+0x4a8>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f0      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x47a>
 8001df0:	e001      	b.n	8001df6 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e000      	b.n	8001df8 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40007000 	.word	0x40007000
 8001e08:	42470060 	.word	0x42470060

08001e0c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e083      	b.n	8001f26 <HAL_RTC_Init+0x11a>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	7f5b      	ldrb	r3, [r3, #29]
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d105      	bne.n	8001e34 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	771a      	strb	r2, [r3, #28]
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f001 ff84 	bl	8003d3c <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2202      	movs	r2, #2
 8001e38:	775a      	strb	r2, [r3, #29]
       
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	22ca      	movs	r2, #202	; 0xca
 8001e40:	625a      	str	r2, [r3, #36]	; 0x24
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2253      	movs	r2, #83	; 0x53
 8001e48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 fba8 	bl	80025a0 <RTC_EnterInitMode>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d008      	beq.n	8001e68 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	22ff      	movs	r2, #255	; 0xff
 8001e5c:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2204      	movs	r2, #4
 8001e62:	775a      	strb	r2, [r3, #29]
    
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e05e      	b.n	8001f26 <HAL_RTC_Init+0x11a>
  } 
  else
  { 
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8001e76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e7a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	6812      	ldr	r2, [r2, #0]
 8001e84:	6891      	ldr	r1, [r2, #8]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6850      	ldr	r0, [r2, #4]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	6912      	ldr	r2, [r2, #16]
 8001e8e:	4310      	orrs	r0, r2
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	6952      	ldr	r2, [r2, #20]
 8001e94:	4302      	orrs	r2, r0
 8001e96:	430a      	orrs	r2, r1
 8001e98:	609a      	str	r2, [r3, #8]
    
    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	68d2      	ldr	r2, [r2, #12]
 8001ea2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6812      	ldr	r2, [r2, #0]
 8001eac:	6911      	ldr	r1, [r2, #16]
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	6892      	ldr	r2, [r2, #8]
 8001eb2:	0412      	lsls	r2, r2, #16
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	611a      	str	r2, [r3, #16]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	68d2      	ldr	r2, [r2, #12]
 8001ec2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ec6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 0320 	and.w	r3, r3, #32
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d10e      	bne.n	8001ef4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 fb3a 	bl	8002550 <HAL_RTC_WaitForSynchro>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d008      	beq.n	8001ef4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	22ff      	movs	r2, #255	; 0xff
 8001ee8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2204      	movs	r2, #4
 8001eee:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e018      	b.n	8001f26 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001efe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f02:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	6992      	ldr	r2, [r2, #24]
 8001f12:	430a      	orrs	r2, r1
 8001f14:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	22ff      	movs	r2, #255	; 0xff
 8001f1c:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2201      	movs	r2, #1
 8001f22:	775a      	strb	r2, [r3, #29]
    
    return HAL_OK;
 8001f24:	2300      	movs	r3, #0
  }
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001f2e:	b590      	push	{r4, r7, lr}
 8001f30:	b087      	sub	sp, #28
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	60f8      	str	r0, [r7, #12]
 8001f36:	60b9      	str	r1, [r7, #8]
 8001f38:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	7f1b      	ldrb	r3, [r3, #28]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d101      	bne.n	8001f4a <HAL_RTC_SetTime+0x1c>
 8001f46:	2302      	movs	r3, #2
 8001f48:	e0b2      	b.n	80020b0 <HAL_RTC_SetTime+0x182>
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2202      	movs	r2, #2
 8001f54:	775a      	strb	r2, [r3, #29]
  
  if(Format == RTC_FORMAT_BIN)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d126      	bne.n	8001faa <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d102      	bne.n	8001f70 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    } 
    else
    {
      sTime->TimeFormat = 0x00U;
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
    
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f000 fb3f 	bl	80025f8 <RTC_ByteToBcd2>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	785b      	ldrb	r3, [r3, #1]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f000 fb38 	bl	80025f8 <RTC_ByteToBcd2>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001f8c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	789b      	ldrb	r3, [r3, #2]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 fb30 	bl	80025f8 <RTC_ByteToBcd2>
 8001f98:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001f9a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	78db      	ldrb	r3, [r3, #3]
 8001fa2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	617b      	str	r3, [r7, #20]
 8001fa8:	e020      	b.n	8001fec <HAL_RTC_SetTime+0xbe>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d007      	beq.n	8001fc8 <HAL_RTC_SetTime+0x9a>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fb39 	bl	8002634 <RTC_Bcd2ToByte>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	617b      	str	r3, [r7, #20]
 8001fc6:	e002      	b.n	8001fce <HAL_RTC_SetTime+0xa0>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); 
    } 
    else
    {
      sTime->TimeFormat = 0x00U;
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	785b      	ldrb	r3, [r3, #1]
 8001fd8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001fda:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8001fdc:	68ba      	ldr	r2, [r7, #8]
 8001fde:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001fe0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	78db      	ldrb	r3, [r3, #3]
 8001fe6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	617b      	str	r3, [r7, #20]
  }
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	22ca      	movs	r2, #202	; 0xca
 8001ff2:	625a      	str	r2, [r3, #36]	; 0x24
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2253      	movs	r2, #83	; 0x53
 8001ffa:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001ffc:	68f8      	ldr	r0, [r7, #12]
 8001ffe:	f000 facf 	bl	80025a0 <RTC_EnterInitMode>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00b      	beq.n	8002020 <HAL_RTC_SetTime+0xf2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	22ff      	movs	r2, #255	; 0xff
 800200e:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2204      	movs	r2, #4
 8002014:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2200      	movs	r2, #0
 800201a:	771a      	strb	r2, [r3, #28]
    
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e047      	b.n	80020b0 <HAL_RTC_SetTime+0x182>
  } 
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800202a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800202e:	6013      	str	r3, [r2, #0]
     
    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	6812      	ldr	r2, [r2, #0]
 8002038:	6892      	ldr	r2, [r2, #8]
 800203a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800203e:	609a      	str	r2, [r3, #8]
    
    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	6812      	ldr	r2, [r2, #0]
 8002048:	6891      	ldr	r1, [r2, #8]
 800204a:	68ba      	ldr	r2, [r7, #8]
 800204c:	68d0      	ldr	r0, [r2, #12]
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	6912      	ldr	r2, [r2, #16]
 8002052:	4302      	orrs	r2, r0
 8002054:	430a      	orrs	r2, r1
 8002056:	609a      	str	r2, [r3, #8]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	6812      	ldr	r2, [r2, #0]
 8002060:	68d2      	ldr	r2, [r2, #12]
 8002062:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002066:	60da      	str	r2, [r3, #12]
    
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	2b00      	cmp	r3, #0
 8002074:	d111      	bne.n	800209a <HAL_RTC_SetTime+0x16c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f000 fa6a 	bl	8002550 <HAL_RTC_WaitForSynchro>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00b      	beq.n	800209a <HAL_RTC_SetTime+0x16c>
      {        
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	22ff      	movs	r2, #255	; 0xff
 8002088:	625a      	str	r2, [r3, #36]	; 0x24
        
        hrtc->State = HAL_RTC_STATE_ERROR;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2204      	movs	r2, #4
 800208e:	775a      	strb	r2, [r3, #29]
        
        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2200      	movs	r2, #0
 8002094:	771a      	strb	r2, [r3, #28]
        
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e00a      	b.n	80020b0 <HAL_RTC_SetTime+0x182>
      }
    }
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	22ff      	movs	r2, #255	; 0xff
 80020a0:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2201      	movs	r2, #1
 80020a6:	775a      	strb	r2, [r3, #29]
  
   __HAL_UNLOCK(hrtc); 
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2200      	movs	r2, #0
 80020ac:	771a      	strb	r2, [r3, #28]
     
   return HAL_OK;
 80020ae:	2300      	movs	r3, #0
  }
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	371c      	adds	r7, #28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd90      	pop	{r4, r7, pc}

080020b8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	7f1b      	ldrb	r3, [r3, #28]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d101      	bne.n	80020d4 <HAL_RTC_SetDate+0x1c>
 80020d0:	2302      	movs	r3, #2
 80020d2:	e094      	b.n	80021fe <HAL_RTC_SetDate+0x146>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2201      	movs	r2, #1
 80020d8:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2202      	movs	r2, #2
 80020de:	775a      	strb	r2, [r3, #29]
  
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10e      	bne.n	8002104 <HAL_RTC_SetDate+0x4c>
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	785b      	ldrb	r3, [r3, #1]
 80020ea:	f003 0310 	and.w	r3, r3, #16
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d008      	beq.n	8002104 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	785b      	ldrb	r3, [r3, #1]
 80020f6:	f023 0310 	bic.w	r3, r3, #16
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	330a      	adds	r3, #10
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	705a      	strb	r2, [r3, #1]
  }
  
  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
  
  if(Format == RTC_FORMAT_BIN)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d11c      	bne.n	8002144 <HAL_RTC_SetDate+0x8c>
  {   
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 
    
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	78db      	ldrb	r3, [r3, #3]
 800210e:	4618      	mov	r0, r3
 8002110:	f000 fa72 	bl	80025f8 <RTC_ByteToBcd2>
 8002114:	4603      	mov	r3, r0
 8002116:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	785b      	ldrb	r3, [r3, #1]
 800211c:	4618      	mov	r0, r3
 800211e:	f000 fa6b 	bl	80025f8 <RTC_ByteToBcd2>
 8002122:	4603      	mov	r3, r0
 8002124:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002126:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	789b      	ldrb	r3, [r3, #2]
 800212c:	4618      	mov	r0, r3
 800212e:	f000 fa63 	bl	80025f8 <RTC_ByteToBcd2>
 8002132:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002134:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));   
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800213e:	4313      	orrs	r3, r2
 8002140:	617b      	str	r3, [r7, #20]
 8002142:	e00e      	b.n	8002162 <HAL_RTC_SetDate+0xaa>
  {   
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(datetmpreg));
    assert_param(IS_RTC_DATE(datetmpreg));
    
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	78db      	ldrb	r3, [r3, #3]
 8002148:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	785b      	ldrb	r3, [r3, #1]
 800214e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002150:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002156:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));  
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800215e:	4313      	orrs	r3, r2
 8002160:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	22ca      	movs	r2, #202	; 0xca
 8002168:	625a      	str	r2, [r3, #36]	; 0x24
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2253      	movs	r2, #83	; 0x53
 8002170:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002172:	68f8      	ldr	r0, [r7, #12]
 8002174:	f000 fa14 	bl	80025a0 <RTC_EnterInitMode>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00b      	beq.n	8002196 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	22ff      	movs	r2, #255	; 0xff
 8002184:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2204      	movs	r2, #4
 800218a:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2200      	movs	r2, #0
 8002190:	771a      	strb	r2, [r3, #28]
    
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e033      	b.n	80021fe <HAL_RTC_SetDate+0x146>
  } 
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80021a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80021a4:	6053      	str	r3, [r2, #4]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	6812      	ldr	r2, [r2, #0]
 80021ae:	68d2      	ldr	r2, [r2, #12]
 80021b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021b4:	60da      	str	r2, [r3, #12]
    
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f003 0320 	and.w	r3, r3, #32
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d111      	bne.n	80021e8 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f000 f9c3 	bl	8002550 <HAL_RTC_WaitForSynchro>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00b      	beq.n	80021e8 <HAL_RTC_SetDate+0x130>
      { 
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	22ff      	movs	r2, #255	; 0xff
 80021d6:	625a      	str	r2, [r3, #36]	; 0x24
        
        hrtc->State = HAL_RTC_STATE_ERROR;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2204      	movs	r2, #4
 80021dc:	775a      	strb	r2, [r3, #29]
        
        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	771a      	strb	r2, [r3, #28]
        
        return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e00a      	b.n	80021fe <HAL_RTC_SetDate+0x146>
      }
    }
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	22ff      	movs	r2, #255	; 0xff
 80021ee:	625a      	str	r2, [r3, #36]	; 0x24
    
    hrtc->State = HAL_RTC_STATE_READY ;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2201      	movs	r2, #1
 80021f4:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2200      	movs	r2, #0
 80021fa:	771a      	strb	r2, [r3, #28]
    
    return HAL_OK;    
 80021fc:	2300      	movs	r3, #0
  }
}
 80021fe:	4618      	mov	r0, r3
 8002200:	371c      	adds	r7, #28
 8002202:	46bd      	mov	sp, r7
 8002204:	bd90      	pop	{r4, r7, pc}
	...

08002208 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format 
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002208:	b590      	push	{r4, r7, lr}
 800220a:	b089      	sub	sp, #36	; 0x24
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8002214:	2300      	movs	r3, #0
 8002216:	61fb      	str	r3, [r7, #28]
 8002218:	2300      	movs	r3, #0
 800221a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800221c:	4ba1      	ldr	r3, [pc, #644]	; (80024a4 <HAL_RTC_SetAlarm_IT+0x29c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4aa1      	ldr	r2, [pc, #644]	; (80024a8 <HAL_RTC_SetAlarm_IT+0x2a0>)
 8002222:	fba2 2303 	umull	r2, r3, r2, r3
 8002226:	0adb      	lsrs	r3, r3, #11
 8002228:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800222c:	fb02 f303 	mul.w	r3, r2, r3
 8002230:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
      
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	7f1b      	ldrb	r3, [r3, #28]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d101      	bne.n	800223e <HAL_RTC_SetAlarm_IT+0x36>
 800223a:	2302      	movs	r3, #2
 800223c:	e12e      	b.n	800249c <HAL_RTC_SetAlarm_IT+0x294>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2201      	movs	r2, #1
 8002242:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2202      	movs	r2, #2
 8002248:	775a      	strb	r2, [r3, #29]
  
  if(Format == RTC_FORMAT_BIN)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d137      	bne.n	80022c0 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800225a:	2b00      	cmp	r3, #0
 800225c:	d102      	bne.n	8002264 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	2200      	movs	r2, #0
 8002262:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f000 f9c5 	bl	80025f8 <RTC_ByteToBcd2>
 800226e:	4603      	mov	r3, r0
 8002270:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	785b      	ldrb	r3, [r3, #1]
 8002276:	4618      	mov	r0, r3
 8002278:	f000 f9be 	bl	80025f8 <RTC_ByteToBcd2>
 800227c:	4603      	mov	r3, r0
 800227e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002280:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	789b      	ldrb	r3, [r3, #2]
 8002286:	4618      	mov	r0, r3
 8002288:	f000 f9b6 	bl	80025f8 <RTC_ByteToBcd2>
 800228c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800228e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	78db      	ldrb	r3, [r3, #3]
 8002296:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002298:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f000 f9a8 	bl	80025f8 <RTC_ByteToBcd2>
 80022a8:	4603      	mov	r3, r0
 80022aa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80022ac:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80022b4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask)); 
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61fb      	str	r3, [r7, #28]
 80022be:	e040      	b.n	8002342 <HAL_RTC_SetAlarm_IT+0x13a>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d007      	beq.n	80022de <HAL_RTC_SetAlarm_IT+0xd6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f000 f9ae 	bl	8002634 <RTC_Bcd2ToByte>
 80022d8:	4603      	mov	r3, r0
 80022da:	61fb      	str	r3, [r7, #28]
 80022dc:	e002      	b.n	80022e4 <HAL_RTC_SetAlarm_IT+0xdc>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	2200      	movs	r2, #0
 80022e2:	70da      	strb	r2, [r3, #3]
    }
    
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
    
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	69db      	ldr	r3, [r3, #28]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d108      	bne.n	80022fe <HAL_RTC_SetAlarm_IT+0xf6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f000 f99e 	bl	8002634 <RTC_Bcd2ToByte>
 80022f8:	4603      	mov	r3, r0
 80022fa:	61fb      	str	r3, [r7, #28]
 80022fc:	e007      	b.n	800230e <HAL_RTC_SetAlarm_IT+0x106>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));    
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002304:	4618      	mov	r0, r3
 8002306:	f000 f995 	bl	8002634 <RTC_Bcd2ToByte>
 800230a:	4603      	mov	r3, r0
 800230c:	61fb      	str	r3, [r7, #28]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));      
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	785b      	ldrb	r3, [r3, #1]
 8002318:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800231a:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002320:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	78db      	ldrb	r3, [r3, #3]
 8002326:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002328:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002330:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002332:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002338:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));     
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800233e:	4313      	orrs	r3, r2
 8002340:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	22ca      	movs	r2, #202	; 0xca
 8002354:	625a      	str	r2, [r3, #36]	; 0x24
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2253      	movs	r2, #83	; 0x53
 800235c:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002366:	d141      	bne.n	80023ec <HAL_RTC_SetAlarm_IT+0x1e4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	6812      	ldr	r2, [r2, #0]
 8002370:	6892      	ldr	r2, [r2, #8]
 8002372:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002376:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	6812      	ldr	r2, [r2, #0]
 8002380:	68d2      	ldr	r2, [r2, #12]
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002388:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	1e5a      	subs	r2, r3, #1
 800238e:	617a      	str	r2, [r7, #20]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d10b      	bne.n	80023ac <HAL_RTC_SetAlarm_IT+0x1a4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	22ff      	movs	r2, #255	; 0xff
 800239a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2203      	movs	r2, #3
 80023a0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2200      	movs	r2, #0
 80023a6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e077      	b.n	800249c <HAL_RTC_SetAlarm_IT+0x294>
      }
    } 
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d0e7      	beq.n	800238a <HAL_RTC_SetAlarm_IT+0x182>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	69fa      	ldr	r2, [r7, #28]
 80023c0:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	6812      	ldr	r2, [r2, #0]
 80023d2:	6892      	ldr	r2, [r2, #8]
 80023d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023d8:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	6812      	ldr	r2, [r2, #0]
 80023e2:	6892      	ldr	r2, [r2, #8]
 80023e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80023e8:	609a      	str	r2, [r3, #8]
 80023ea:	e040      	b.n	800246e <HAL_RTC_SetAlarm_IT+0x266>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	6812      	ldr	r2, [r2, #0]
 80023f4:	6892      	ldr	r2, [r2, #8]
 80023f6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023fa:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	6812      	ldr	r2, [r2, #0]
 8002404:	68d2      	ldr	r2, [r2, #12]
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	f462 7220 	orn	r2, r2, #640	; 0x280
 800240c:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	1e5a      	subs	r2, r3, #1
 8002412:	617a      	str	r2, [r7, #20]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10b      	bne.n	8002430 <HAL_RTC_SetAlarm_IT+0x228>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	22ff      	movs	r2, #255	; 0xff
 800241e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2203      	movs	r2, #3
 8002424:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e035      	b.n	800249c <HAL_RTC_SetAlarm_IT+0x294>
      }
    } 
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d0e7      	beq.n	800240e <HAL_RTC_SetAlarm_IT+0x206>
    
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	6892      	ldr	r2, [r2, #8]
 8002458:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800245c:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	6812      	ldr	r2, [r2, #0]
 8002466:	6892      	ldr	r2, [r2, #8]
 8002468:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800246c:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800246e:	4a0f      	ldr	r2, [pc, #60]	; (80024ac <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002470:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002478:	6013      	str	r3, [r2, #0]
  
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800247a:	4a0c      	ldr	r2, [pc, #48]	; (80024ac <HAL_RTC_SetAlarm_IT+0x2a4>)
 800247c:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <HAL_RTC_SetAlarm_IT+0x2a4>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002484:	6093      	str	r3, [r2, #8]
  
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	22ff      	movs	r2, #255	; 0xff
 800248c:	625a      	str	r2, [r3, #36]	; 0x24
  
  hrtc->State = HAL_RTC_STATE_READY; 
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2201      	movs	r2, #1
 8002492:	775a      	strb	r2, [r3, #29]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);  
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	771a      	strb	r2, [r3, #28]
  
  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3724      	adds	r7, #36	; 0x24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd90      	pop	{r4, r7, pc}
 80024a4:	20000008 	.word	0x20000008
 80024a8:	10624dd3 	.word	0x10624dd3
 80024ac:	40013c00 	.word	0x40013c00

080024b0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_ALARM_GET_IT(hrtc, RTC_IT_ALRA))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d012      	beq.n	80024ec <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_ALRA) != (uint32_t)RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d00b      	beq.n	80024ec <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */ 
      HAL_RTC_AlarmAEventCallback(hrtc);
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 f831 	bl	800253c <HAL_RTC_AlarmAEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	6812      	ldr	r2, [r2, #0]
 80024e2:	68d2      	ldr	r2, [r2, #12]
 80024e4:	b2d2      	uxtb	r2, r2
 80024e6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80024ea:	60da      	str	r2, [r3, #12]
    }
  }
  
  if(__HAL_RTC_ALARM_GET_IT(hrtc, RTC_IT_ALRB))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d012      	beq.n	8002520 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_ALRB) != (uint32_t)RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d00b      	beq.n	8002520 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */ 
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 f8b1 	bl	8002670 <HAL_RTCEx_AlarmBEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	6812      	ldr	r2, [r2, #0]
 8002516:	68d2      	ldr	r2, [r2, #12]
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800251e:	60da      	str	r2, [r3, #12]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002520:	4b05      	ldr	r3, [pc, #20]	; (8002538 <HAL_RTC_AlarmIRQHandler+0x88>)
 8002522:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002526:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	775a      	strb	r2, [r3, #29]
}
 800252e:	bf00      	nop
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40013c00 	.word	0x40013c00

0800253c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002558:	2300      	movs	r3, #0
 800255a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	68d2      	ldr	r2, [r2, #12]
 8002566:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800256a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800256c:	f7fe f838 	bl	80005e0 <HAL_GetTick>
 8002570:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002572:	e009      	b.n	8002588 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002574:	f7fe f834 	bl	80005e0 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002582:	d901      	bls.n	8002588 <HAL_RTC_WaitForSynchro+0x38>
    {       
      return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e007      	b.n	8002598 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	f003 0320 	and.w	r3, r3, #32
 8002592:	2b00      	cmp	r3, #0
 8002594:	d0ee      	beq.n	8002574 <HAL_RTC_WaitForSynchro+0x24>
    } 
  }

  return HAL_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U; 
 80025a8:	2300      	movs	r3, #0
 80025aa:	60fb      	str	r3, [r7, #12]
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d119      	bne.n	80025ee <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f04f 32ff 	mov.w	r2, #4294967295
 80025c2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80025c4:	f7fe f80c 	bl	80005e0 <HAL_GetTick>
 80025c8:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80025ca:	e009      	b.n	80025e0 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80025cc:	f7fe f808 	bl	80005e0 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025da:	d901      	bls.n	80025e0 <RTC_EnterInitMode+0x40>
      {       
        return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e007      	b.n	80025f0 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d0ee      	beq.n	80025cc <RTC_EnterInitMode+0x2c>
      } 
    }
  }
  
  return HAL_OK;  
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 8002606:	e005      	b.n	8002614 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	3301      	adds	r3, #1
 800260c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	3b0a      	subs	r3, #10
 8002612:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	2b09      	cmp	r3, #9
 8002618:	d8f6      	bhi.n	8002608 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	b2db      	uxtb	r3, r3
 800261e:	011b      	lsls	r3, r3, #4
 8002620:	b2da      	uxtb	r2, r3
 8002622:	79fb      	ldrb	r3, [r7, #7]
 8002624:	4313      	orrs	r3, r2
 8002626:	b2db      	uxtb	r3, r3
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	091b      	lsrs	r3, r3, #4
 8002646:	b2db      	uxtb	r3, r3
 8002648:	461a      	mov	r2, r3
 800264a:	4613      	mov	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4413      	add	r3, r2
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	b2da      	uxtb	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	b2db      	uxtb	r3, r3
 8002660:	4413      	add	r3, r2
 8002662:	b2db      	uxtb	r3, r3
}
 8002664:	4618      	mov	r0, r3
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8002678:	bf00      	nop
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e01d      	b.n	80026d2 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d106      	bne.n	80026b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f001 fb62 	bl	8003d74 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2202      	movs	r2, #2
 80026b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	3304      	adds	r3, #4
 80026c0:	4619      	mov	r1, r3
 80026c2:	4610      	mov	r0, r2
 80026c4:	f000 f904 	bl	80028d0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}  
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2201      	movs	r2, #1
 80026ec:	6839      	ldr	r1, [r7, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 fa10 	bl	8002b14 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a10      	ldr	r2, [pc, #64]	; (800273c <HAL_TIM_PWM_Start+0x60>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d004      	beq.n	8002708 <HAL_TIM_PWM_Start+0x2c>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a0f      	ldr	r2, [pc, #60]	; (8002740 <HAL_TIM_PWM_Start+0x64>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d101      	bne.n	800270c <HAL_TIM_PWM_Start+0x30>
 8002708:	2301      	movs	r3, #1
 800270a:	e000      	b.n	800270e <HAL_TIM_PWM_Start+0x32>
 800270c:	2300      	movs	r3, #0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d007      	beq.n	8002722 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6812      	ldr	r2, [r2, #0]
 800271a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800271c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002720:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	6812      	ldr	r2, [r2, #0]
 800272c:	f042 0201 	orr.w	r2, r2, #1
 8002730:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8002732:	2300      	movs	r3, #0
} 
 8002734:	4618      	mov	r0, r3
 8002736:	3708      	adds	r7, #8
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40010000 	.word	0x40010000
 8002740:	40010400 	.word	0x40010400

08002744 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002756:	2b01      	cmp	r3, #1
 8002758:	d101      	bne.n	800275e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800275a:	2302      	movs	r3, #2
 800275c:	e0b4      	b.n	80028c8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2201      	movs	r2, #1
 8002762:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2202      	movs	r2, #2
 800276a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b0c      	cmp	r3, #12
 8002772:	f200 809f 	bhi.w	80028b4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002776:	a201      	add	r2, pc, #4	; (adr r2, 800277c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277c:	080027b1 	.word	0x080027b1
 8002780:	080028b5 	.word	0x080028b5
 8002784:	080028b5 	.word	0x080028b5
 8002788:	080028b5 	.word	0x080028b5
 800278c:	080027f1 	.word	0x080027f1
 8002790:	080028b5 	.word	0x080028b5
 8002794:	080028b5 	.word	0x080028b5
 8002798:	080028b5 	.word	0x080028b5
 800279c:	08002833 	.word	0x08002833
 80027a0:	080028b5 	.word	0x080028b5
 80027a4:	080028b5 	.word	0x080028b5
 80027a8:	080028b5 	.word	0x080028b5
 80027ac:	08002873 	.word	0x08002873
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68b9      	ldr	r1, [r7, #8]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 f9d0 	bl	8002b5c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	6812      	ldr	r2, [r2, #0]
 80027c4:	6992      	ldr	r2, [r2, #24]
 80027c6:	f042 0208 	orr.w	r2, r2, #8
 80027ca:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	6812      	ldr	r2, [r2, #0]
 80027d4:	6992      	ldr	r2, [r2, #24]
 80027d6:	f022 0204 	bic.w	r2, r2, #4
 80027da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	6812      	ldr	r2, [r2, #0]
 80027e4:	6991      	ldr	r1, [r2, #24]
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	6912      	ldr	r2, [r2, #16]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	619a      	str	r2, [r3, #24]
    }
    break;
 80027ee:	e062      	b.n	80028b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68b9      	ldr	r1, [r7, #8]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 f914 	bl	8002a24 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	6812      	ldr	r2, [r2, #0]
 8002804:	6992      	ldr	r2, [r2, #24]
 8002806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800280a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	6812      	ldr	r2, [r2, #0]
 8002814:	6992      	ldr	r2, [r2, #24]
 8002816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800281a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	6812      	ldr	r2, [r2, #0]
 8002824:	6991      	ldr	r1, [r2, #24]
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	6912      	ldr	r2, [r2, #16]
 800282a:	0212      	lsls	r2, r2, #8
 800282c:	430a      	orrs	r2, r1
 800282e:	619a      	str	r2, [r3, #24]
    }
    break;
 8002830:	e041      	b.n	80028b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	68b9      	ldr	r1, [r7, #8]
 8002838:	4618      	mov	r0, r3
 800283a:	f000 fa03 	bl	8002c44 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	6812      	ldr	r2, [r2, #0]
 8002846:	69d2      	ldr	r2, [r2, #28]
 8002848:	f042 0208 	orr.w	r2, r2, #8
 800284c:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	6812      	ldr	r2, [r2, #0]
 8002856:	69d2      	ldr	r2, [r2, #28]
 8002858:	f022 0204 	bic.w	r2, r2, #4
 800285c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	6812      	ldr	r2, [r2, #0]
 8002866:	69d1      	ldr	r1, [r2, #28]
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	6912      	ldr	r2, [r2, #16]
 800286c:	430a      	orrs	r2, r1
 800286e:	61da      	str	r2, [r3, #28]
    }
    break;
 8002870:	e021      	b.n	80028b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68b9      	ldr	r1, [r7, #8]
 8002878:	4618      	mov	r0, r3
 800287a:	f000 fa5b 	bl	8002d34 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	6812      	ldr	r2, [r2, #0]
 8002886:	69d2      	ldr	r2, [r2, #28]
 8002888:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800288c:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	69d2      	ldr	r2, [r2, #28]
 8002898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800289c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	69d1      	ldr	r1, [r2, #28]
 80028a8:	68ba      	ldr	r2, [r7, #8]
 80028aa:	6912      	ldr	r2, [r2, #16]
 80028ac:	0212      	lsls	r2, r2, #8
 80028ae:	430a      	orrs	r2, r1
 80028b0:	61da      	str	r2, [r3, #28]
    }
    break;
 80028b2:	e000      	b.n	80028b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 80028b4:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2201      	movs	r2, #1
 80028ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3710      	adds	r7, #16
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80028da:	2300      	movs	r3, #0
 80028dc:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a44      	ldr	r2, [pc, #272]	; (80029f8 <TIM_Base_SetConfig+0x128>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d013      	beq.n	8002914 <TIM_Base_SetConfig+0x44>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028f2:	d00f      	beq.n	8002914 <TIM_Base_SetConfig+0x44>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a41      	ldr	r2, [pc, #260]	; (80029fc <TIM_Base_SetConfig+0x12c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d00b      	beq.n	8002914 <TIM_Base_SetConfig+0x44>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a40      	ldr	r2, [pc, #256]	; (8002a00 <TIM_Base_SetConfig+0x130>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d007      	beq.n	8002914 <TIM_Base_SetConfig+0x44>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a3f      	ldr	r2, [pc, #252]	; (8002a04 <TIM_Base_SetConfig+0x134>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d003      	beq.n	8002914 <TIM_Base_SetConfig+0x44>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a3e      	ldr	r2, [pc, #248]	; (8002a08 <TIM_Base_SetConfig+0x138>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d101      	bne.n	8002918 <TIM_Base_SetConfig+0x48>
 8002914:	2301      	movs	r3, #1
 8002916:	e000      	b.n	800291a <TIM_Base_SetConfig+0x4a>
 8002918:	2300      	movs	r3, #0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d008      	beq.n	8002930 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002924:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	4313      	orrs	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a31      	ldr	r2, [pc, #196]	; (80029f8 <TIM_Base_SetConfig+0x128>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d02b      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800293e:	d027      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a2e      	ldr	r2, [pc, #184]	; (80029fc <TIM_Base_SetConfig+0x12c>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d023      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a2d      	ldr	r2, [pc, #180]	; (8002a00 <TIM_Base_SetConfig+0x130>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d01f      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a2c      	ldr	r2, [pc, #176]	; (8002a04 <TIM_Base_SetConfig+0x134>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d01b      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a2b      	ldr	r2, [pc, #172]	; (8002a08 <TIM_Base_SetConfig+0x138>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d017      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4a2a      	ldr	r2, [pc, #168]	; (8002a0c <TIM_Base_SetConfig+0x13c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d013      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a29      	ldr	r2, [pc, #164]	; (8002a10 <TIM_Base_SetConfig+0x140>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d00f      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a28      	ldr	r2, [pc, #160]	; (8002a14 <TIM_Base_SetConfig+0x144>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d00b      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a27      	ldr	r2, [pc, #156]	; (8002a18 <TIM_Base_SetConfig+0x148>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d007      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a26      	ldr	r2, [pc, #152]	; (8002a1c <TIM_Base_SetConfig+0x14c>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d003      	beq.n	8002990 <TIM_Base_SetConfig+0xc0>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a25      	ldr	r2, [pc, #148]	; (8002a20 <TIM_Base_SetConfig+0x150>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d101      	bne.n	8002994 <TIM_Base_SetConfig+0xc4>
 8002990:	2301      	movs	r3, #1
 8002992:	e000      	b.n	8002996 <TIM_Base_SetConfig+0xc6>
 8002994:	2300      	movs	r3, #0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d008      	beq.n	80029ac <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a0c      	ldr	r2, [pc, #48]	; (80029f8 <TIM_Base_SetConfig+0x128>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d003      	beq.n	80029d2 <TIM_Base_SetConfig+0x102>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a0e      	ldr	r2, [pc, #56]	; (8002a08 <TIM_Base_SetConfig+0x138>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d101      	bne.n	80029d6 <TIM_Base_SetConfig+0x106>
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <TIM_Base_SetConfig+0x108>
 80029d6:	2300      	movs	r3, #0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d003      	beq.n	80029e4 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	691a      	ldr	r2, [r3, #16]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	615a      	str	r2, [r3, #20]
}
 80029ea:	bf00      	nop
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	40010000 	.word	0x40010000
 80029fc:	40000400 	.word	0x40000400
 8002a00:	40000800 	.word	0x40000800
 8002a04:	40000c00 	.word	0x40000c00
 8002a08:	40010400 	.word	0x40010400
 8002a0c:	40014000 	.word	0x40014000
 8002a10:	40014400 	.word	0x40014400
 8002a14:	40014800 	.word	0x40014800
 8002a18:	40001800 	.word	0x40001800
 8002a1c:	40001c00 	.word	0x40001c00
 8002a20:	40002000 	.word	0x40002000

08002a24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b087      	sub	sp, #28
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002a36:	2300      	movs	r3, #0
 8002a38:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	f023 0210 	bic.w	r2, r3, #16
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	699b      	ldr	r3, [r3, #24]
 8002a56:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a66:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	021b      	lsls	r3, r3, #8
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	f023 0320 	bic.w	r3, r3, #32
 8002a7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	011b      	lsls	r3, r3, #4
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a20      	ldr	r2, [pc, #128]	; (8002b0c <TIM_OC2_SetConfig+0xe8>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d003      	beq.n	8002a98 <TIM_OC2_SetConfig+0x74>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a1f      	ldr	r2, [pc, #124]	; (8002b10 <TIM_OC2_SetConfig+0xec>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d101      	bne.n	8002a9c <TIM_OC2_SetConfig+0x78>
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e000      	b.n	8002a9e <TIM_OC2_SetConfig+0x7a>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d021      	beq.n	8002ae6 <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002abc:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002acc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	621a      	str	r2, [r3, #32]
}
 8002b00:	bf00      	nop
 8002b02:	371c      	adds	r7, #28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr
 8002b0c:	40010000 	.word	0x40010000
 8002b10:	40010400 	.word	0x40010400

08002b14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002b20:	2300      	movs	r3, #0
 8002b22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002b24:	2201      	movs	r2, #1
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6a1a      	ldr	r2, [r3, #32]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	43db      	mvns	r3, r3
 8002b36:	401a      	ands	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6a1a      	ldr	r2, [r3, #32]
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	fa01 f303 	lsl.w	r3, r1, r3
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	621a      	str	r2, [r3, #32]
}
 8002b4e:	bf00      	nop
 8002b50:	371c      	adds	r7, #28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
	...

08002b5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b087      	sub	sp, #28
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8002b6e:	2300      	movs	r3, #0
 8002b70:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	f023 0201 	bic.w	r2, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f023 0303 	bic.w	r3, r3, #3
 8002b9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68fa      	ldr	r2, [r7, #12]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f023 0302 	bic.w	r3, r3, #2
 8002bb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a1f      	ldr	r2, [pc, #124]	; (8002c3c <TIM_OC1_SetConfig+0xe0>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d003      	beq.n	8002bcc <TIM_OC1_SetConfig+0x70>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a1e      	ldr	r2, [pc, #120]	; (8002c40 <TIM_OC1_SetConfig+0xe4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d101      	bne.n	8002bd0 <TIM_OC1_SetConfig+0x74>
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e000      	b.n	8002bd2 <TIM_OC1_SetConfig+0x76>
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d01e      	beq.n	8002c14 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f023 0308 	bic.w	r3, r3, #8
 8002bdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	f023 0304 	bic.w	r3, r3, #4
 8002bee:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	621a      	str	r2, [r3, #32]
} 
 8002c2e:	bf00      	nop
 8002c30:	371c      	adds	r7, #28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40010000 	.word	0x40010000
 8002c40:	40010400 	.word	0x40010400

08002c44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b087      	sub	sp, #28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8002c56:	2300      	movs	r3, #0
 8002c58:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f023 0303 	bic.w	r3, r3, #3
 8002c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	021b      	lsls	r3, r3, #8
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a20      	ldr	r2, [pc, #128]	; (8002d2c <TIM_OC3_SetConfig+0xe8>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d003      	beq.n	8002cb6 <TIM_OC3_SetConfig+0x72>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a1f      	ldr	r2, [pc, #124]	; (8002d30 <TIM_OC3_SetConfig+0xec>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d101      	bne.n	8002cba <TIM_OC3_SetConfig+0x76>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <TIM_OC3_SetConfig+0x78>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d021      	beq.n	8002d04 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	021b      	lsls	r3, r3, #8
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002cda:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ce2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002cea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	011b      	lsls	r3, r3, #4
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685a      	ldr	r2, [r3, #4]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	621a      	str	r2, [r3, #32]
}
 8002d1e:	bf00      	nop
 8002d20:	371c      	adds	r7, #28
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40010000 	.word	0x40010000
 8002d30:	40010400 	.word	0x40010400

08002d34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b087      	sub	sp, #28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8002d46:	2300      	movs	r3, #0
 8002d48:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d6e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d76:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	021b      	lsls	r3, r3, #8
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d8a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	031b      	lsls	r3, r3, #12
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a14      	ldr	r2, [pc, #80]	; (8002dec <TIM_OC4_SetConfig+0xb8>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d003      	beq.n	8002da8 <TIM_OC4_SetConfig+0x74>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a13      	ldr	r2, [pc, #76]	; (8002df0 <TIM_OC4_SetConfig+0xbc>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d101      	bne.n	8002dac <TIM_OC4_SetConfig+0x78>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <TIM_OC4_SetConfig+0x7a>
 8002dac:	2300      	movs	r3, #0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d009      	beq.n	8002dc6 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002db8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	019b      	lsls	r3, r3, #6
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	693a      	ldr	r2, [r7, #16]
 8002dd0:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685a      	ldr	r2, [r3, #4]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	621a      	str	r2, [r3, #32]
}
 8002de0:	bf00      	nop
 8002de2:	371c      	adds	r7, #28
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	40010000 	.word	0x40010000
 8002df0:	40010400 	.word	0x40010400

08002df4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d101      	bne.n	8002e0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e08:	2302      	movs	r3, #2
 8002e0a:	e032      	b.n	8002e72 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2202      	movs	r2, #2
 8002e18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	6852      	ldr	r2, [r2, #4]
 8002e26:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002e2a:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6812      	ldr	r2, [r2, #0]
 8002e34:	6851      	ldr	r1, [r2, #4]
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	6892      	ldr	r2, [r2, #8]
 8002e48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e4c:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6812      	ldr	r2, [r2, #0]
 8002e56:	6891      	ldr	r1, [r2, #8]
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	6852      	ldr	r2, [r2, #4]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
} 
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral. 
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	b085      	sub	sp, #20
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
 8002e86:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d101      	bne.n	8002e9a <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002e96:	2302      	movs	r3, #2
 8002e98:	e044      	b.n	8002f24 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e03f      	b.n	8002fc2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f001 f81c 	bl	8003f94 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2224      	movs	r2, #36	; 0x24
 8002f60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	68d2      	ldr	r2, [r2, #12]
 8002f6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f72:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 f829 	bl	8002fcc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6812      	ldr	r2, [r2, #0]
 8002f82:	6912      	ldr	r2, [r2, #16]
 8002f84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6812      	ldr	r2, [r2, #0]
 8002f92:	6952      	ldr	r2, [r2, #20]
 8002f94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f98:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	68d2      	ldr	r2, [r2, #12]
 8002fa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fa8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fe6:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003008:	f023 030c 	bic.w	r3, r3, #12
 800300c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	431a      	orrs	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	695b      	ldr	r3, [r3, #20]
 800301c:	431a      	orrs	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	4313      	orrs	r3, r2
 8003024:	68fa      	ldr	r2, [r7, #12]
 8003026:	4313      	orrs	r3, r2
 8003028:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003040:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	4313      	orrs	r3, r2
 800304a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800305c:	f040 80e4 	bne.w	8003228 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4aab      	ldr	r2, [pc, #684]	; (8003314 <UART_SetConfig+0x348>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d004      	beq.n	8003074 <UART_SetConfig+0xa8>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4aaa      	ldr	r2, [pc, #680]	; (8003318 <UART_SetConfig+0x34c>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d16c      	bne.n	800314e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681c      	ldr	r4, [r3, #0]
 8003078:	f7fd ff7a 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 800307c:	4602      	mov	r2, r0
 800307e:	4613      	mov	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	009a      	lsls	r2, r3, #2
 8003086:	441a      	add	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	4aa2      	ldr	r2, [pc, #648]	; (800331c <UART_SetConfig+0x350>)
 8003094:	fba2 2303 	umull	r2, r3, r2, r3
 8003098:	095b      	lsrs	r3, r3, #5
 800309a:	011d      	lsls	r5, r3, #4
 800309c:	f7fd ff68 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 80030a0:	4602      	mov	r2, r0
 80030a2:	4613      	mov	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	4413      	add	r3, r2
 80030a8:	009a      	lsls	r2, r3, #2
 80030aa:	441a      	add	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	fbb2 f6f3 	udiv	r6, r2, r3
 80030b6:	f7fd ff5b 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 80030ba:	4602      	mov	r2, r0
 80030bc:	4613      	mov	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	4413      	add	r3, r2
 80030c2:	009a      	lsls	r2, r3, #2
 80030c4:	441a      	add	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d0:	4a92      	ldr	r2, [pc, #584]	; (800331c <UART_SetConfig+0x350>)
 80030d2:	fba2 2303 	umull	r2, r3, r2, r3
 80030d6:	095b      	lsrs	r3, r3, #5
 80030d8:	2264      	movs	r2, #100	; 0x64
 80030da:	fb02 f303 	mul.w	r3, r2, r3
 80030de:	1af3      	subs	r3, r6, r3
 80030e0:	00db      	lsls	r3, r3, #3
 80030e2:	3332      	adds	r3, #50	; 0x32
 80030e4:	4a8d      	ldr	r2, [pc, #564]	; (800331c <UART_SetConfig+0x350>)
 80030e6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ea:	095b      	lsrs	r3, r3, #5
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80030f2:	441d      	add	r5, r3
 80030f4:	f7fd ff3c 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 80030f8:	4602      	mov	r2, r0
 80030fa:	4613      	mov	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4413      	add	r3, r2
 8003100:	009a      	lsls	r2, r3, #2
 8003102:	441a      	add	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	fbb2 f6f3 	udiv	r6, r2, r3
 800310e:	f7fd ff2f 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 8003112:	4602      	mov	r2, r0
 8003114:	4613      	mov	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	009a      	lsls	r2, r3, #2
 800311c:	441a      	add	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	fbb2 f3f3 	udiv	r3, r2, r3
 8003128:	4a7c      	ldr	r2, [pc, #496]	; (800331c <UART_SetConfig+0x350>)
 800312a:	fba2 2303 	umull	r2, r3, r2, r3
 800312e:	095b      	lsrs	r3, r3, #5
 8003130:	2264      	movs	r2, #100	; 0x64
 8003132:	fb02 f303 	mul.w	r3, r2, r3
 8003136:	1af3      	subs	r3, r6, r3
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	3332      	adds	r3, #50	; 0x32
 800313c:	4a77      	ldr	r2, [pc, #476]	; (800331c <UART_SetConfig+0x350>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	442b      	add	r3, r5
 800314a:	60a3      	str	r3, [r4, #8]
 800314c:	e154      	b.n	80033f8 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681c      	ldr	r4, [r3, #0]
 8003152:	f7fd fef9 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 8003156:	4602      	mov	r2, r0
 8003158:	4613      	mov	r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	4413      	add	r3, r2
 800315e:	009a      	lsls	r2, r3, #2
 8003160:	441a      	add	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	fbb2 f3f3 	udiv	r3, r2, r3
 800316c:	4a6b      	ldr	r2, [pc, #428]	; (800331c <UART_SetConfig+0x350>)
 800316e:	fba2 2303 	umull	r2, r3, r2, r3
 8003172:	095b      	lsrs	r3, r3, #5
 8003174:	011d      	lsls	r5, r3, #4
 8003176:	f7fd fee7 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 800317a:	4602      	mov	r2, r0
 800317c:	4613      	mov	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	009a      	lsls	r2, r3, #2
 8003184:	441a      	add	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003190:	f7fd feda 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 8003194:	4602      	mov	r2, r0
 8003196:	4613      	mov	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4413      	add	r3, r2
 800319c:	009a      	lsls	r2, r3, #2
 800319e:	441a      	add	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031aa:	4a5c      	ldr	r2, [pc, #368]	; (800331c <UART_SetConfig+0x350>)
 80031ac:	fba2 2303 	umull	r2, r3, r2, r3
 80031b0:	095b      	lsrs	r3, r3, #5
 80031b2:	2264      	movs	r2, #100	; 0x64
 80031b4:	fb02 f303 	mul.w	r3, r2, r3
 80031b8:	1af3      	subs	r3, r6, r3
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	3332      	adds	r3, #50	; 0x32
 80031be:	4a57      	ldr	r2, [pc, #348]	; (800331c <UART_SetConfig+0x350>)
 80031c0:	fba2 2303 	umull	r2, r3, r2, r3
 80031c4:	095b      	lsrs	r3, r3, #5
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80031cc:	441d      	add	r5, r3
 80031ce:	f7fd febb 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 80031d2:	4602      	mov	r2, r0
 80031d4:	4613      	mov	r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	009a      	lsls	r2, r3, #2
 80031dc:	441a      	add	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80031e8:	f7fd feae 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 80031ec:	4602      	mov	r2, r0
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	009a      	lsls	r2, r3, #2
 80031f6:	441a      	add	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003202:	4a46      	ldr	r2, [pc, #280]	; (800331c <UART_SetConfig+0x350>)
 8003204:	fba2 2303 	umull	r2, r3, r2, r3
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	2264      	movs	r2, #100	; 0x64
 800320c:	fb02 f303 	mul.w	r3, r2, r3
 8003210:	1af3      	subs	r3, r6, r3
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	3332      	adds	r3, #50	; 0x32
 8003216:	4a41      	ldr	r2, [pc, #260]	; (800331c <UART_SetConfig+0x350>)
 8003218:	fba2 2303 	umull	r2, r3, r2, r3
 800321c:	095b      	lsrs	r3, r3, #5
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	442b      	add	r3, r5
 8003224:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003226:	e0e7      	b.n	80033f8 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a39      	ldr	r2, [pc, #228]	; (8003314 <UART_SetConfig+0x348>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d004      	beq.n	800323c <UART_SetConfig+0x270>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a38      	ldr	r2, [pc, #224]	; (8003318 <UART_SetConfig+0x34c>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d171      	bne.n	8003320 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681c      	ldr	r4, [r3, #0]
 8003240:	f7fd fe96 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 8003244:	4602      	mov	r2, r0
 8003246:	4613      	mov	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	4413      	add	r3, r2
 800324c:	009a      	lsls	r2, r3, #2
 800324e:	441a      	add	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	fbb2 f3f3 	udiv	r3, r2, r3
 800325a:	4a30      	ldr	r2, [pc, #192]	; (800331c <UART_SetConfig+0x350>)
 800325c:	fba2 2303 	umull	r2, r3, r2, r3
 8003260:	095b      	lsrs	r3, r3, #5
 8003262:	011d      	lsls	r5, r3, #4
 8003264:	f7fd fe84 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 8003268:	4602      	mov	r2, r0
 800326a:	4613      	mov	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4413      	add	r3, r2
 8003270:	009a      	lsls	r2, r3, #2
 8003272:	441a      	add	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	fbb2 f6f3 	udiv	r6, r2, r3
 800327e:	f7fd fe77 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 8003282:	4602      	mov	r2, r0
 8003284:	4613      	mov	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4413      	add	r3, r2
 800328a:	009a      	lsls	r2, r3, #2
 800328c:	441a      	add	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	fbb2 f3f3 	udiv	r3, r2, r3
 8003298:	4a20      	ldr	r2, [pc, #128]	; (800331c <UART_SetConfig+0x350>)
 800329a:	fba2 2303 	umull	r2, r3, r2, r3
 800329e:	095b      	lsrs	r3, r3, #5
 80032a0:	2264      	movs	r2, #100	; 0x64
 80032a2:	fb02 f303 	mul.w	r3, r2, r3
 80032a6:	1af3      	subs	r3, r6, r3
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	3332      	adds	r3, #50	; 0x32
 80032ac:	4a1b      	ldr	r2, [pc, #108]	; (800331c <UART_SetConfig+0x350>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	095b      	lsrs	r3, r3, #5
 80032b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032b8:	441d      	add	r5, r3
 80032ba:	f7fd fe59 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 80032be:	4602      	mov	r2, r0
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	009a      	lsls	r2, r3, #2
 80032c8:	441a      	add	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80032d4:	f7fd fe4c 	bl	8000f70 <HAL_RCC_GetPCLK2Freq>
 80032d8:	4602      	mov	r2, r0
 80032da:	4613      	mov	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	4413      	add	r3, r2
 80032e0:	009a      	lsls	r2, r3, #2
 80032e2:	441a      	add	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ee:	4a0b      	ldr	r2, [pc, #44]	; (800331c <UART_SetConfig+0x350>)
 80032f0:	fba2 2303 	umull	r2, r3, r2, r3
 80032f4:	095b      	lsrs	r3, r3, #5
 80032f6:	2264      	movs	r2, #100	; 0x64
 80032f8:	fb02 f303 	mul.w	r3, r2, r3
 80032fc:	1af3      	subs	r3, r6, r3
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	3332      	adds	r3, #50	; 0x32
 8003302:	4a06      	ldr	r2, [pc, #24]	; (800331c <UART_SetConfig+0x350>)
 8003304:	fba2 2303 	umull	r2, r3, r2, r3
 8003308:	095b      	lsrs	r3, r3, #5
 800330a:	f003 030f 	and.w	r3, r3, #15
 800330e:	442b      	add	r3, r5
 8003310:	60a3      	str	r3, [r4, #8]
 8003312:	e071      	b.n	80033f8 <UART_SetConfig+0x42c>
 8003314:	40011000 	.word	0x40011000
 8003318:	40011400 	.word	0x40011400
 800331c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681c      	ldr	r4, [r3, #0]
 8003324:	f7fd fe10 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 8003328:	4602      	mov	r2, r0
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	009a      	lsls	r2, r3, #2
 8003332:	441a      	add	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	fbb2 f3f3 	udiv	r3, r2, r3
 800333e:	4a30      	ldr	r2, [pc, #192]	; (8003400 <UART_SetConfig+0x434>)
 8003340:	fba2 2303 	umull	r2, r3, r2, r3
 8003344:	095b      	lsrs	r3, r3, #5
 8003346:	011d      	lsls	r5, r3, #4
 8003348:	f7fd fdfe 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 800334c:	4602      	mov	r2, r0
 800334e:	4613      	mov	r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	4413      	add	r3, r2
 8003354:	009a      	lsls	r2, r3, #2
 8003356:	441a      	add	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003362:	f7fd fdf1 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 8003366:	4602      	mov	r2, r0
 8003368:	4613      	mov	r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	4413      	add	r3, r2
 800336e:	009a      	lsls	r2, r3, #2
 8003370:	441a      	add	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	4a20      	ldr	r2, [pc, #128]	; (8003400 <UART_SetConfig+0x434>)
 800337e:	fba2 2303 	umull	r2, r3, r2, r3
 8003382:	095b      	lsrs	r3, r3, #5
 8003384:	2264      	movs	r2, #100	; 0x64
 8003386:	fb02 f303 	mul.w	r3, r2, r3
 800338a:	1af3      	subs	r3, r6, r3
 800338c:	011b      	lsls	r3, r3, #4
 800338e:	3332      	adds	r3, #50	; 0x32
 8003390:	4a1b      	ldr	r2, [pc, #108]	; (8003400 <UART_SetConfig+0x434>)
 8003392:	fba2 2303 	umull	r2, r3, r2, r3
 8003396:	095b      	lsrs	r3, r3, #5
 8003398:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800339c:	441d      	add	r5, r3
 800339e:	f7fd fdd3 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 80033a2:	4602      	mov	r2, r0
 80033a4:	4613      	mov	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	009a      	lsls	r2, r3, #2
 80033ac:	441a      	add	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80033b8:	f7fd fdc6 	bl	8000f48 <HAL_RCC_GetPCLK1Freq>
 80033bc:	4602      	mov	r2, r0
 80033be:	4613      	mov	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	009a      	lsls	r2, r3, #2
 80033c6:	441a      	add	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d2:	4a0b      	ldr	r2, [pc, #44]	; (8003400 <UART_SetConfig+0x434>)
 80033d4:	fba2 2303 	umull	r2, r3, r2, r3
 80033d8:	095b      	lsrs	r3, r3, #5
 80033da:	2264      	movs	r2, #100	; 0x64
 80033dc:	fb02 f303 	mul.w	r3, r2, r3
 80033e0:	1af3      	subs	r3, r6, r3
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	3332      	adds	r3, #50	; 0x32
 80033e6:	4a06      	ldr	r2, [pc, #24]	; (8003400 <UART_SetConfig+0x434>)
 80033e8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ec:	095b      	lsrs	r3, r3, #5
 80033ee:	f003 030f 	and.w	r3, r3, #15
 80033f2:	442b      	add	r3, r5
 80033f4:	60a3      	str	r3, [r4, #8]
}
 80033f6:	e7ff      	b.n	80033f8 <UART_SetConfig+0x42c>
 80033f8:	bf00      	nop
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003400:	51eb851f 	.word	0x51eb851f

08003404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003408:	f7fd f884 	bl	8000514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800340c:	f000 f870 	bl	80034f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003410:	f000 fb7c 	bl	8003b0c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003414:	f000 fb50 	bl	8003ab8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8003418:	f000 f8fa 	bl	8003610 <MX_I2C1_Init>
  MX_TIM4_Init(0);
 800341c:	2000      	movs	r0, #0
 800341e:	f000 fa63 	bl	80038e8 <MX_TIM4_Init>
  MX_TIM3_Init(0);
 8003422:	2000      	movs	r0, #0
 8003424:	f000 fa02 	bl	800382c <MX_TIM3_Init>
  MX_TIM8_Init(0);
 8003428:	2000      	movs	r0, #0
 800342a:	f000 fabb 	bl	80039a4 <MX_TIM8_Init>
  MX_TIM2_Init();
 800342e:	f000 f9a9 	bl	8003784 <MX_TIM2_Init>
  MX_RTC_Init();
 8003432:	f000 f91b 	bl	800366c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8003436:	2201      	movs	r2, #1
 8003438:	2120      	movs	r1, #32
 800343a:	481f      	ldr	r0, [pc, #124]	; (80034b8 <main+0xb4>)
 800343c:	f7fd fb9c 	bl	8000b78 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */
  //Set time, data and alarm
  	//1) Set time
  	myTime.Hours = 12;
 8003440:	4b1e      	ldr	r3, [pc, #120]	; (80034bc <main+0xb8>)
 8003442:	220c      	movs	r2, #12
 8003444:	701a      	strb	r2, [r3, #0]
  	myTime.Minutes = 59;
 8003446:	4b1d      	ldr	r3, [pc, #116]	; (80034bc <main+0xb8>)
 8003448:	223b      	movs	r2, #59	; 0x3b
 800344a:	705a      	strb	r2, [r3, #1]
  	myTime.Seconds = 45;
 800344c:	4b1b      	ldr	r3, [pc, #108]	; (80034bc <main+0xb8>)
 800344e:	222d      	movs	r2, #45	; 0x2d
 8003450:	709a      	strb	r2, [r3, #2]
  	HAL_RTC_SetTime(&hrtc, &myTime, RTC_FORMAT_BIN);
 8003452:	2200      	movs	r2, #0
 8003454:	4919      	ldr	r1, [pc, #100]	; (80034bc <main+0xb8>)
 8003456:	481a      	ldr	r0, [pc, #104]	; (80034c0 <main+0xbc>)
 8003458:	f7fe fd69 	bl	8001f2e <HAL_RTC_SetTime>
  	//2) Set date
  	myDate.Date = 6;
 800345c:	4b19      	ldr	r3, [pc, #100]	; (80034c4 <main+0xc0>)
 800345e:	2206      	movs	r2, #6
 8003460:	709a      	strb	r2, [r3, #2]
  	myDate.Month = RTC_MONTH_DECEMBER;
 8003462:	4b18      	ldr	r3, [pc, #96]	; (80034c4 <main+0xc0>)
 8003464:	2212      	movs	r2, #18
 8003466:	705a      	strb	r2, [r3, #1]
  	myDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8003468:	4b16      	ldr	r3, [pc, #88]	; (80034c4 <main+0xc0>)
 800346a:	2204      	movs	r2, #4
 800346c:	701a      	strb	r2, [r3, #0]
  	myDate.Year = 18;
 800346e:	4b15      	ldr	r3, [pc, #84]	; (80034c4 <main+0xc0>)
 8003470:	2212      	movs	r2, #18
 8003472:	70da      	strb	r2, [r3, #3]
  	HAL_RTC_SetDate(&hrtc, &myDate, RTC_FORMAT_BIN);
 8003474:	2200      	movs	r2, #0
 8003476:	4913      	ldr	r1, [pc, #76]	; (80034c4 <main+0xc0>)
 8003478:	4811      	ldr	r0, [pc, #68]	; (80034c0 <main+0xbc>)
 800347a:	f7fe fe1d 	bl	80020b8 <HAL_RTC_SetDate>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	set_RGB(25,0,0);
 800347e:	2200      	movs	r2, #0
 8003480:	2100      	movs	r1, #0
 8003482:	2019      	movs	r0, #25
 8003484:	f000 f820 	bl	80034c8 <set_RGB>
	HAL_Delay(1000);
 8003488:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800348c:	f7fd f8b4 	bl	80005f8 <HAL_Delay>
	set_RGB(75,0,0);
 8003490:	2200      	movs	r2, #0
 8003492:	2100      	movs	r1, #0
 8003494:	204b      	movs	r0, #75	; 0x4b
 8003496:	f000 f817 	bl	80034c8 <set_RGB>
	HAL_Delay(1000);
 800349a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800349e:	f7fd f8ab 	bl	80005f8 <HAL_Delay>
	set_RGB(100,0,0);
 80034a2:	2200      	movs	r2, #0
 80034a4:	2100      	movs	r1, #0
 80034a6:	2064      	movs	r0, #100	; 0x64
 80034a8:	f000 f80e 	bl	80034c8 <set_RGB>
	HAL_Delay(1000);
 80034ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80034b0:	f7fd f8a2 	bl	80005f8 <HAL_Delay>
	set_RGB(25,0,0);
 80034b4:	e7e3      	b.n	800347e <main+0x7a>
 80034b6:	bf00      	nop
 80034b8:	40020000 	.word	0x40020000
 80034bc:	2000002c 	.word	0x2000002c
 80034c0:	2000014c 	.word	0x2000014c
 80034c4:	20000148 	.word	0x20000148

080034c8 <set_RGB>:
}



void set_RGB(int red, int green, int blue)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
	MX_TIM4_Init(red);
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 fa07 	bl	80038e8 <MX_TIM4_Init>
	MX_TIM3_Init(green);
 80034da:	68b8      	ldr	r0, [r7, #8]
 80034dc:	f000 f9a6 	bl	800382c <MX_TIM3_Init>
	MX_TIM8_Init(blue);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 fa5f 	bl	80039a4 <MX_TIM8_Init>
}
 80034e6:	bf00      	nop
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
	...

080034f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b0ac      	sub	sp, #176	; 0xb0
 80034f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034f6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80034fa:	2234      	movs	r2, #52	; 0x34
 80034fc:	2100      	movs	r1, #0
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 fe4c 	bl	800419c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003504:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	605a      	str	r2, [r3, #4]
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	60da      	str	r2, [r3, #12]
 8003512:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003514:	f107 030c 	add.w	r3, r7, #12
 8003518:	225c      	movs	r2, #92	; 0x5c
 800351a:	2100      	movs	r1, #0
 800351c:	4618      	mov	r0, r3
 800351e:	f000 fe3d 	bl	800419c <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003522:	2300      	movs	r3, #0
 8003524:	60bb      	str	r3, [r7, #8]
 8003526:	4a38      	ldr	r2, [pc, #224]	; (8003608 <SystemClock_Config+0x118>)
 8003528:	4b37      	ldr	r3, [pc, #220]	; (8003608 <SystemClock_Config+0x118>)
 800352a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003530:	6413      	str	r3, [r2, #64]	; 0x40
 8003532:	4b35      	ldr	r3, [pc, #212]	; (8003608 <SystemClock_Config+0x118>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353a:	60bb      	str	r3, [r7, #8]
 800353c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800353e:	2300      	movs	r3, #0
 8003540:	607b      	str	r3, [r7, #4]
 8003542:	4a32      	ldr	r2, [pc, #200]	; (800360c <SystemClock_Config+0x11c>)
 8003544:	4b31      	ldr	r3, [pc, #196]	; (800360c <SystemClock_Config+0x11c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800354c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	4b2e      	ldr	r3, [pc, #184]	; (800360c <SystemClock_Config+0x11c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800355a:	607b      	str	r3, [r7, #4]
 800355c:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800355e:	2306      	movs	r3, #6
 8003560:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003562:	2301      	movs	r3, #1
 8003564:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003568:	2301      	movs	r3, #1
 800356a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800356e:	2310      	movs	r3, #16
 8003570:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003574:	2302      	movs	r3, #2
 8003576:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800357a:	2300      	movs	r3, #0
 800357c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003580:	2310      	movs	r3, #16
 8003582:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003586:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800358a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800358e:	2304      	movs	r3, #4
 8003590:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003594:	2302      	movs	r3, #2
 8003596:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800359a:	2302      	movs	r3, #2
 800359c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035a0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7fe f9d7 	bl	8001958 <HAL_RCC_OscConfig>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80035b0:	f000 fb4c 	bl	8003c4c <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035b4:	230f      	movs	r3, #15
 80035b6:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035b8:	2302      	movs	r3, #2
 80035ba:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035bc:	2300      	movs	r3, #0
 80035be:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035c4:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035c6:	2300      	movs	r3, #0
 80035c8:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80035ca:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80035ce:	2102      	movs	r1, #2
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7fd fbcb 	bl	8000d6c <HAL_RCC_ClockConfig>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 80035dc:	f000 fb36 	bl	8003c4c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80035e0:	2320      	movs	r3, #32
 80035e2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80035e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035ea:	f107 030c 	add.w	r3, r7, #12
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fd fcd2 	bl	8000f98 <HAL_RCCEx_PeriphCLKConfig>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <SystemClock_Config+0x10e>
  {
    Error_Handler();
 80035fa:	f000 fb27 	bl	8003c4c <Error_Handler>
  }
}
 80035fe:	bf00      	nop
 8003600:	37b0      	adds	r7, #176	; 0xb0
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	40023800 	.word	0x40023800
 800360c:	40007000 	.word	0x40007000

08003610 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003614:	4b12      	ldr	r3, [pc, #72]	; (8003660 <MX_I2C1_Init+0x50>)
 8003616:	4a13      	ldr	r2, [pc, #76]	; (8003664 <MX_I2C1_Init+0x54>)
 8003618:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800361a:	4b11      	ldr	r3, [pc, #68]	; (8003660 <MX_I2C1_Init+0x50>)
 800361c:	4a12      	ldr	r2, [pc, #72]	; (8003668 <MX_I2C1_Init+0x58>)
 800361e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003620:	4b0f      	ldr	r3, [pc, #60]	; (8003660 <MX_I2C1_Init+0x50>)
 8003622:	2200      	movs	r2, #0
 8003624:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003626:	4b0e      	ldr	r3, [pc, #56]	; (8003660 <MX_I2C1_Init+0x50>)
 8003628:	2200      	movs	r2, #0
 800362a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800362c:	4b0c      	ldr	r3, [pc, #48]	; (8003660 <MX_I2C1_Init+0x50>)
 800362e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003632:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003634:	4b0a      	ldr	r3, [pc, #40]	; (8003660 <MX_I2C1_Init+0x50>)
 8003636:	2200      	movs	r2, #0
 8003638:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800363a:	4b09      	ldr	r3, [pc, #36]	; (8003660 <MX_I2C1_Init+0x50>)
 800363c:	2200      	movs	r2, #0
 800363e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003640:	4b07      	ldr	r3, [pc, #28]	; (8003660 <MX_I2C1_Init+0x50>)
 8003642:	2200      	movs	r2, #0
 8003644:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003646:	4b06      	ldr	r3, [pc, #24]	; (8003660 <MX_I2C1_Init+0x50>)
 8003648:	2200      	movs	r2, #0
 800364a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800364c:	4804      	ldr	r0, [pc, #16]	; (8003660 <MX_I2C1_Init+0x50>)
 800364e:	f7fd faad 	bl	8000bac <HAL_I2C_Init>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003658:	f000 faf8 	bl	8003c4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800365c:	bf00      	nop
 800365e:	bd80      	pop	{r7, pc}
 8003660:	200000b8 	.word	0x200000b8
 8003664:	40005400 	.word	0x40005400
 8003668:	000186a0 	.word	0x000186a0

0800366c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b090      	sub	sp, #64	; 0x40
 8003670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003672:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003676:	2200      	movs	r2, #0
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	605a      	str	r2, [r3, #4]
 800367c:	609a      	str	r2, [r3, #8]
 800367e:	60da      	str	r2, [r3, #12]
 8003680:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003682:	2300      	movs	r3, #0
 8003684:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8003686:	463b      	mov	r3, r7
 8003688:	2228      	movs	r2, #40	; 0x28
 800368a:	2100      	movs	r1, #0
 800368c:	4618      	mov	r0, r3
 800368e:	f000 fd85 	bl	800419c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8003692:	4b3a      	ldr	r3, [pc, #232]	; (800377c <MX_RTC_Init+0x110>)
 8003694:	4a3a      	ldr	r2, [pc, #232]	; (8003780 <MX_RTC_Init+0x114>)
 8003696:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003698:	4b38      	ldr	r3, [pc, #224]	; (800377c <MX_RTC_Init+0x110>)
 800369a:	2200      	movs	r2, #0
 800369c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800369e:	4b37      	ldr	r3, [pc, #220]	; (800377c <MX_RTC_Init+0x110>)
 80036a0:	227f      	movs	r2, #127	; 0x7f
 80036a2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80036a4:	4b35      	ldr	r3, [pc, #212]	; (800377c <MX_RTC_Init+0x110>)
 80036a6:	22ff      	movs	r2, #255	; 0xff
 80036a8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80036aa:	4b34      	ldr	r3, [pc, #208]	; (800377c <MX_RTC_Init+0x110>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80036b0:	4b32      	ldr	r3, [pc, #200]	; (800377c <MX_RTC_Init+0x110>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80036b6:	4b31      	ldr	r3, [pc, #196]	; (800377c <MX_RTC_Init+0x110>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80036bc:	482f      	ldr	r0, [pc, #188]	; (800377c <MX_RTC_Init+0x110>)
 80036be:	f7fe fba5 	bl	8001e0c <HAL_RTC_Init>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80036c8:	f000 fac0 	bl	8003c4c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /**Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 80036d2:	2300      	movs	r3, #0
 80036d4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 80036d8:	2300      	movs	r3, #0
 80036da:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80036de:	2300      	movs	r3, #0
 80036e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80036e2:	2300      	movs	r3, #0
 80036e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80036e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036ea:	2201      	movs	r2, #1
 80036ec:	4619      	mov	r1, r3
 80036ee:	4823      	ldr	r0, [pc, #140]	; (800377c <MX_RTC_Init+0x110>)
 80036f0:	f7fe fc1d 	bl	8001f2e <HAL_RTC_SetTime>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80036fa:	f000 faa7 	bl	8003c4c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80036fe:	2301      	movs	r3, #1
 8003700:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8003704:	2301      	movs	r3, #1
 8003706:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 800370a:	2301      	movs	r3, #1
 800370c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x18;
 8003710:	2318      	movs	r3, #24
 8003712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003716:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800371a:	2201      	movs	r2, #1
 800371c:	4619      	mov	r1, r3
 800371e:	4817      	ldr	r0, [pc, #92]	; (800377c <MX_RTC_Init+0x110>)
 8003720:	f7fe fcca 	bl	80020b8 <HAL_RTC_SetDate>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800372a:	f000 fa8f 	bl	8003c4c <Error_Handler>
  }
  /**Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800372e:	2300      	movs	r3, #0
 8003730:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8003732:	2300      	movs	r3, #0
 8003734:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8003736:	2300      	movs	r3, #0
 8003738:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800373a:	2300      	movs	r3, #0
 800373c:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800373e:	2300      	movs	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003742:	2300      	movs	r3, #0
 8003744:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800374a:	2300      	movs	r3, #0
 800374c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800374e:	2300      	movs	r3, #0
 8003750:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8003752:	2301      	movs	r3, #1
 8003754:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8003758:	f44f 7380 	mov.w	r3, #256	; 0x100
 800375c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800375e:	463b      	mov	r3, r7
 8003760:	2201      	movs	r2, #1
 8003762:	4619      	mov	r1, r3
 8003764:	4805      	ldr	r0, [pc, #20]	; (800377c <MX_RTC_Init+0x110>)
 8003766:	f7fe fd4f 	bl	8002208 <HAL_RTC_SetAlarm_IT>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8003770:	f000 fa6c 	bl	8003c4c <Error_Handler>
  }


}
 8003774:	bf00      	nop
 8003776:	3740      	adds	r7, #64	; 0x40
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	2000014c 	.word	0x2000014c
 8003780:	40002800 	.word	0x40002800

08003784 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08a      	sub	sp, #40	; 0x28
 8003788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800378a:	f107 0320 	add.w	r3, r7, #32
 800378e:	2200      	movs	r2, #0
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003794:	1d3b      	adds	r3, r7, #4
 8003796:	2200      	movs	r2, #0
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	605a      	str	r2, [r3, #4]
 800379c:	609a      	str	r2, [r3, #8]
 800379e:	60da      	str	r2, [r3, #12]
 80037a0:	611a      	str	r2, [r3, #16]
 80037a2:	615a      	str	r2, [r3, #20]
 80037a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037a6:	4b20      	ldr	r3, [pc, #128]	; (8003828 <MX_TIM2_Init+0xa4>)
 80037a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80037ac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80037ae:	4b1e      	ldr	r3, [pc, #120]	; (8003828 <MX_TIM2_Init+0xa4>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037b4:	4b1c      	ldr	r3, [pc, #112]	; (8003828 <MX_TIM2_Init+0xa4>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 80037ba:	4b1b      	ldr	r3, [pc, #108]	; (8003828 <MX_TIM2_Init+0xa4>)
 80037bc:	2200      	movs	r2, #0
 80037be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037c0:	4b19      	ldr	r3, [pc, #100]	; (8003828 <MX_TIM2_Init+0xa4>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80037c6:	4818      	ldr	r0, [pc, #96]	; (8003828 <MX_TIM2_Init+0xa4>)
 80037c8:	f7fe ff5c 	bl	8002684 <HAL_TIM_PWM_Init>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80037d2:	f000 fa3b 	bl	8003c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037d6:	2300      	movs	r3, #0
 80037d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037da:	2300      	movs	r3, #0
 80037dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037de:	f107 0320 	add.w	r3, r7, #32
 80037e2:	4619      	mov	r1, r3
 80037e4:	4810      	ldr	r0, [pc, #64]	; (8003828 <MX_TIM2_Init+0xa4>)
 80037e6:	f7ff fb05 	bl	8002df4 <HAL_TIMEx_MasterConfigSynchronization>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80037f0:	f000 fa2c 	bl	8003c4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037f4:	2360      	movs	r3, #96	; 0x60
 80037f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80037f8:	2300      	movs	r3, #0
 80037fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037fc:	2300      	movs	r3, #0
 80037fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003800:	2300      	movs	r3, #0
 8003802:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003804:	1d3b      	adds	r3, r7, #4
 8003806:	2208      	movs	r2, #8
 8003808:	4619      	mov	r1, r3
 800380a:	4807      	ldr	r0, [pc, #28]	; (8003828 <MX_TIM2_Init+0xa4>)
 800380c:	f7fe ff9a 	bl	8002744 <HAL_TIM_PWM_ConfigChannel>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003816:	f000 fa19 	bl	8003c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800381a:	4803      	ldr	r0, [pc, #12]	; (8003828 <MX_TIM2_Init+0xa4>)
 800381c:	f000 fb0c 	bl	8003e38 <HAL_TIM_MspPostInit>

}
 8003820:	bf00      	nop
 8003822:	3728      	adds	r7, #40	; 0x28
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	2000016c 	.word	0x2000016c

0800382c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(int duty)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08c      	sub	sp, #48	; 0x30
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003834:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800383e:	f107 030c 	add.w	r3, r7, #12
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	605a      	str	r2, [r3, #4]
 8003848:	609a      	str	r2, [r3, #8]
 800384a:	60da      	str	r2, [r3, #12]
 800384c:	611a      	str	r2, [r3, #16]
 800384e:	615a      	str	r2, [r3, #20]
 8003850:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003852:	4b23      	ldr	r3, [pc, #140]	; (80038e0 <MX_TIM3_Init+0xb4>)
 8003854:	4a23      	ldr	r2, [pc, #140]	; (80038e4 <MX_TIM3_Init+0xb8>)
 8003856:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 840;
 8003858:	4b21      	ldr	r3, [pc, #132]	; (80038e0 <MX_TIM3_Init+0xb4>)
 800385a:	f44f 7252 	mov.w	r2, #840	; 0x348
 800385e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003860:	4b1f      	ldr	r3, [pc, #124]	; (80038e0 <MX_TIM3_Init+0xb4>)
 8003862:	2200      	movs	r2, #0
 8003864:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8003866:	4b1e      	ldr	r3, [pc, #120]	; (80038e0 <MX_TIM3_Init+0xb4>)
 8003868:	2264      	movs	r2, #100	; 0x64
 800386a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800386c:	4b1c      	ldr	r3, [pc, #112]	; (80038e0 <MX_TIM3_Init+0xb4>)
 800386e:	2200      	movs	r2, #0
 8003870:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003872:	481b      	ldr	r0, [pc, #108]	; (80038e0 <MX_TIM3_Init+0xb4>)
 8003874:	f7fe ff06 	bl	8002684 <HAL_TIM_PWM_Init>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800387e:	f000 f9e5 	bl	8003c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003882:	2300      	movs	r3, #0
 8003884:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003886:	2300      	movs	r3, #0
 8003888:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800388a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800388e:	4619      	mov	r1, r3
 8003890:	4813      	ldr	r0, [pc, #76]	; (80038e0 <MX_TIM3_Init+0xb4>)
 8003892:	f7ff faaf 	bl	8002df4 <HAL_TIMEx_MasterConfigSynchronization>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 800389c:	f000 f9d6 	bl	8003c4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038a0:	2360      	movs	r3, #96	; 0x60
 80038a2:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = duty;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038ac:	2300      	movs	r3, #0
 80038ae:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80038b0:	f107 030c 	add.w	r3, r7, #12
 80038b4:	2204      	movs	r2, #4
 80038b6:	4619      	mov	r1, r3
 80038b8:	4809      	ldr	r0, [pc, #36]	; (80038e0 <MX_TIM3_Init+0xb4>)
 80038ba:	f7fe ff43 	bl	8002744 <HAL_TIM_PWM_ConfigChannel>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80038c4:	f000 f9c2 	bl	8003c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 80038c8:	2104      	movs	r1, #4
 80038ca:	4805      	ldr	r0, [pc, #20]	; (80038e0 <MX_TIM3_Init+0xb4>)
 80038cc:	f7fe ff06 	bl	80026dc <HAL_TIM_PWM_Start>
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80038d0:	4803      	ldr	r0, [pc, #12]	; (80038e0 <MX_TIM3_Init+0xb4>)
 80038d2:	f000 fab1 	bl	8003e38 <HAL_TIM_MspPostInit>

}
 80038d6:	bf00      	nop
 80038d8:	3730      	adds	r7, #48	; 0x30
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	2000010c 	.word	0x2000010c
 80038e4:	40000400 	.word	0x40000400

080038e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(int duty)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08c      	sub	sp, #48	; 0x30
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038fa:	f107 030c 	add.w	r3, r7, #12
 80038fe:	2200      	movs	r2, #0
 8003900:	601a      	str	r2, [r3, #0]
 8003902:	605a      	str	r2, [r3, #4]
 8003904:	609a      	str	r2, [r3, #8]
 8003906:	60da      	str	r2, [r3, #12]
 8003908:	611a      	str	r2, [r3, #16]
 800390a:	615a      	str	r2, [r3, #20]
 800390c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800390e:	4b23      	ldr	r3, [pc, #140]	; (800399c <MX_TIM4_Init+0xb4>)
 8003910:	4a23      	ldr	r2, [pc, #140]	; (80039a0 <MX_TIM4_Init+0xb8>)
 8003912:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840;
 8003914:	4b21      	ldr	r3, [pc, #132]	; (800399c <MX_TIM4_Init+0xb4>)
 8003916:	f44f 7252 	mov.w	r2, #840	; 0x348
 800391a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800391c:	4b1f      	ldr	r3, [pc, #124]	; (800399c <MX_TIM4_Init+0xb4>)
 800391e:	2200      	movs	r2, #0
 8003920:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 8003922:	4b1e      	ldr	r3, [pc, #120]	; (800399c <MX_TIM4_Init+0xb4>)
 8003924:	2264      	movs	r2, #100	; 0x64
 8003926:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003928:	4b1c      	ldr	r3, [pc, #112]	; (800399c <MX_TIM4_Init+0xb4>)
 800392a:	2200      	movs	r2, #0
 800392c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800392e:	481b      	ldr	r0, [pc, #108]	; (800399c <MX_TIM4_Init+0xb4>)
 8003930:	f7fe fea8 	bl	8002684 <HAL_TIM_PWM_Init>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800393a:	f000 f987 	bl	8003c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800393e:	2300      	movs	r3, #0
 8003940:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003942:	2300      	movs	r3, #0
 8003944:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003946:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800394a:	4619      	mov	r1, r3
 800394c:	4813      	ldr	r0, [pc, #76]	; (800399c <MX_TIM4_Init+0xb4>)
 800394e:	f7ff fa51 	bl	8002df4 <HAL_TIMEx_MasterConfigSynchronization>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8003958:	f000 f978 	bl	8003c4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800395c:	2360      	movs	r3, #96	; 0x60
 800395e:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = duty;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003964:	2300      	movs	r3, #0
 8003966:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003968:	2300      	movs	r3, #0
 800396a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800396c:	f107 030c 	add.w	r3, r7, #12
 8003970:	2200      	movs	r2, #0
 8003972:	4619      	mov	r1, r3
 8003974:	4809      	ldr	r0, [pc, #36]	; (800399c <MX_TIM4_Init+0xb4>)
 8003976:	f7fe fee5 	bl	8002744 <HAL_TIM_PWM_ConfigChannel>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d001      	beq.n	8003984 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8003980:	f000 f964 	bl	8003c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8003984:	2100      	movs	r1, #0
 8003986:	4805      	ldr	r0, [pc, #20]	; (800399c <MX_TIM4_Init+0xb4>)
 8003988:	f7fe fea8 	bl	80026dc <HAL_TIM_PWM_Start>
  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800398c:	4803      	ldr	r0, [pc, #12]	; (800399c <MX_TIM4_Init+0xb4>)
 800398e:	f000 fa53 	bl	8003e38 <HAL_TIM_MspPostInit>

}
 8003992:	bf00      	nop
 8003994:	3730      	adds	r7, #48	; 0x30
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	2000007c 	.word	0x2000007c
 80039a0:	40000800 	.word	0x40000800

080039a4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(int duty)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b092      	sub	sp, #72	; 0x48
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80039b0:	2200      	movs	r2, #0
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	605a      	str	r2, [r3, #4]
 80039c0:	609a      	str	r2, [r3, #8]
 80039c2:	60da      	str	r2, [r3, #12]
 80039c4:	611a      	str	r2, [r3, #16]
 80039c6:	615a      	str	r2, [r3, #20]
 80039c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80039ca:	f107 0308 	add.w	r3, r7, #8
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	605a      	str	r2, [r3, #4]
 80039d4:	609a      	str	r2, [r3, #8]
 80039d6:	60da      	str	r2, [r3, #12]
 80039d8:	611a      	str	r2, [r3, #16]
 80039da:	615a      	str	r2, [r3, #20]
 80039dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80039de:	4b34      	ldr	r3, [pc, #208]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 80039e0:	4a34      	ldr	r2, [pc, #208]	; (8003ab4 <MX_TIM8_Init+0x110>)
 80039e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 840;
 80039e4:	4b32      	ldr	r3, [pc, #200]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 80039e6:	f44f 7252 	mov.w	r2, #840	; 0x348
 80039ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ec:	4b30      	ldr	r3, [pc, #192]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 80039f2:	4b2f      	ldr	r3, [pc, #188]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 80039f4:	2264      	movs	r2, #100	; 0x64
 80039f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039f8:	4b2d      	ldr	r3, [pc, #180]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80039fe:	4b2c      	ldr	r3, [pc, #176]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003a04:	482a      	ldr	r0, [pc, #168]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 8003a06:	f7fe fe3d 	bl	8002684 <HAL_TIM_PWM_Init>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <MX_TIM8_Init+0x70>
  {
    Error_Handler();
 8003a10:	f000 f91c 	bl	8003c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a14:	2300      	movs	r3, #0
 8003a16:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003a1c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a20:	4619      	mov	r1, r3
 8003a22:	4823      	ldr	r0, [pc, #140]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 8003a24:	f7ff f9e6 	bl	8002df4 <HAL_TIMEx_MasterConfigSynchronization>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8003a2e:	f000 f90d 	bl	8003c4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a32:	2360      	movs	r3, #96	; 0x60
 8003a34:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = duty;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a42:	2300      	movs	r3, #0
 8003a44:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003a46:	2300      	movs	r3, #0
 8003a48:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a52:	2204      	movs	r2, #4
 8003a54:	4619      	mov	r1, r3
 8003a56:	4816      	ldr	r0, [pc, #88]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 8003a58:	f7fe fe74 	bl	8002744 <HAL_TIM_PWM_ConfigChannel>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8003a62:	f000 f8f3 	bl	8003c4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003a66:	2300      	movs	r3, #0
 8003a68:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a7e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003a80:	2300      	movs	r3, #0
 8003a82:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003a84:	f107 0308 	add.w	r3, r7, #8
 8003a88:	4619      	mov	r1, r3
 8003a8a:	4809      	ldr	r0, [pc, #36]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 8003a8c:	f7ff f9f7 	bl	8002e7e <HAL_TIMEx_ConfigBreakDeadTime>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8003a96:	f000 f8d9 	bl	8003c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_2);
 8003a9a:	2104      	movs	r1, #4
 8003a9c:	4804      	ldr	r0, [pc, #16]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 8003a9e:	f7fe fe1d 	bl	80026dc <HAL_TIM_PWM_Start>
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003aa2:	4803      	ldr	r0, [pc, #12]	; (8003ab0 <MX_TIM8_Init+0x10c>)
 8003aa4:	f000 f9c8 	bl	8003e38 <HAL_TIM_MspPostInit>

}
 8003aa8:	bf00      	nop
 8003aaa:	3748      	adds	r7, #72	; 0x48
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20000040 	.word	0x20000040
 8003ab4:	40010400 	.word	0x40010400

08003ab8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003abc:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003abe:	4a12      	ldr	r2, [pc, #72]	; (8003b08 <MX_USART2_UART_Init+0x50>)
 8003ac0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003ac2:	4b10      	ldr	r3, [pc, #64]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003ac4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ac8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003aca:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003ad6:	4b0b      	ldr	r3, [pc, #44]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003adc:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003ade:	220c      	movs	r2, #12
 8003ae0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ae2:	4b08      	ldr	r3, [pc, #32]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ae8:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003aee:	4805      	ldr	r0, [pc, #20]	; (8003b04 <MX_USART2_UART_Init+0x4c>)
 8003af0:	f7ff fa1e 	bl	8002f30 <HAL_UART_Init>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003afa:	f000 f8a7 	bl	8003c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003afe:	bf00      	nop
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	200001a8 	.word	0x200001a8
 8003b08:	40004400 	.word	0x40004400

08003b0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08a      	sub	sp, #40	; 0x28
 8003b10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b12:	f107 0314 	add.w	r3, r7, #20
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	605a      	str	r2, [r3, #4]
 8003b1c:	609a      	str	r2, [r3, #8]
 8003b1e:	60da      	str	r2, [r3, #12]
 8003b20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b22:	2300      	movs	r3, #0
 8003b24:	613b      	str	r3, [r7, #16]
 8003b26:	4a43      	ldr	r2, [pc, #268]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b28:	4b42      	ldr	r3, [pc, #264]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2c:	f043 0304 	orr.w	r3, r3, #4
 8003b30:	6313      	str	r3, [r2, #48]	; 0x30
 8003b32:	4b40      	ldr	r3, [pc, #256]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b36:	f003 0304 	and.w	r3, r3, #4
 8003b3a:	613b      	str	r3, [r7, #16]
 8003b3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]
 8003b42:	4a3c      	ldr	r2, [pc, #240]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b44:	4b3b      	ldr	r3, [pc, #236]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b4e:	4b39      	ldr	r3, [pc, #228]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b56:	60fb      	str	r3, [r7, #12]
 8003b58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60bb      	str	r3, [r7, #8]
 8003b5e:	4a35      	ldr	r2, [pc, #212]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b60:	4b34      	ldr	r3, [pc, #208]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b64:	f043 0301 	orr.w	r3, r3, #1
 8003b68:	6313      	str	r3, [r2, #48]	; 0x30
 8003b6a:	4b32      	ldr	r3, [pc, #200]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	60bb      	str	r3, [r7, #8]
 8003b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	607b      	str	r3, [r7, #4]
 8003b7a:	4a2e      	ldr	r2, [pc, #184]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b7c:	4b2d      	ldr	r3, [pc, #180]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b80:	f043 0302 	orr.w	r3, r3, #2
 8003b84:	6313      	str	r3, [r2, #48]	; 0x30
 8003b86:	4b2b      	ldr	r3, [pc, #172]	; (8003c34 <MX_GPIO_Init+0x128>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	607b      	str	r3, [r7, #4]
 8003b90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8003b92:	2200      	movs	r2, #0
 8003b94:	2160      	movs	r1, #96	; 0x60
 8003b96:	4828      	ldr	r0, [pc, #160]	; (8003c38 <MX_GPIO_Init+0x12c>)
 8003b98:	f7fc ffee 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	2120      	movs	r1, #32
 8003ba0:	4826      	ldr	r0, [pc, #152]	; (8003c3c <MX_GPIO_Init+0x130>)
 8003ba2:	f7fc ffe9 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003ba6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bac:	4b24      	ldr	r3, [pc, #144]	; (8003c40 <MX_GPIO_Init+0x134>)
 8003bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003bb4:	f107 0314 	add.w	r3, r7, #20
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4822      	ldr	r0, [pc, #136]	; (8003c44 <MX_GPIO_Init+0x138>)
 8003bbc:	f7fc fe4a 	bl	8000854 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bc4:	4b20      	ldr	r3, [pc, #128]	; (8003c48 <MX_GPIO_Init+0x13c>)
 8003bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bcc:	f107 0314 	add.w	r3, r7, #20
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	481c      	ldr	r0, [pc, #112]	; (8003c44 <MX_GPIO_Init+0x138>)
 8003bd4:	f7fc fe3e 	bl	8000854 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8003bd8:	2360      	movs	r3, #96	; 0x60
 8003bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be0:	2300      	movs	r3, #0
 8003be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be4:	2300      	movs	r3, #0
 8003be6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be8:	f107 0314 	add.w	r3, r7, #20
 8003bec:	4619      	mov	r1, r3
 8003bee:	4812      	ldr	r0, [pc, #72]	; (8003c38 <MX_GPIO_Init+0x12c>)
 8003bf0:	f7fc fe30 	bl	8000854 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003bf4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003bf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bfa:	4b13      	ldr	r3, [pc, #76]	; (8003c48 <MX_GPIO_Init+0x13c>)
 8003bfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c02:	f107 0314 	add.w	r3, r7, #20
 8003c06:	4619      	mov	r1, r3
 8003c08:	480b      	ldr	r0, [pc, #44]	; (8003c38 <MX_GPIO_Init+0x12c>)
 8003c0a:	f7fc fe23 	bl	8000854 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003c0e:	2320      	movs	r3, #32
 8003c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c12:	2301      	movs	r3, #1
 8003c14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c16:	2300      	movs	r3, #0
 8003c18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c1e:	f107 0314 	add.w	r3, r7, #20
 8003c22:	4619      	mov	r1, r3
 8003c24:	4805      	ldr	r0, [pc, #20]	; (8003c3c <MX_GPIO_Init+0x130>)
 8003c26:	f7fc fe15 	bl	8000854 <HAL_GPIO_Init>

}
 8003c2a:	bf00      	nop
 8003c2c:	3728      	adds	r7, #40	; 0x28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	40023800 	.word	0x40023800
 8003c38:	40020000 	.word	0x40020000
 8003c3c:	40020400 	.word	0x40020400
 8003c40:	10210000 	.word	0x10210000
 8003c44:	40020800 	.word	0x40020800
 8003c48:	10110000 	.word	0x10110000

08003c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003c50:	bf00      	nop
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
	...

08003c5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c62:	2300      	movs	r3, #0
 8003c64:	607b      	str	r3, [r7, #4]
 8003c66:	4a10      	ldr	r2, [pc, #64]	; (8003ca8 <HAL_MspInit+0x4c>)
 8003c68:	4b0f      	ldr	r3, [pc, #60]	; (8003ca8 <HAL_MspInit+0x4c>)
 8003c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c70:	6453      	str	r3, [r2, #68]	; 0x44
 8003c72:	4b0d      	ldr	r3, [pc, #52]	; (8003ca8 <HAL_MspInit+0x4c>)
 8003c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c7a:	607b      	str	r3, [r7, #4]
 8003c7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	603b      	str	r3, [r7, #0]
 8003c82:	4a09      	ldr	r2, [pc, #36]	; (8003ca8 <HAL_MspInit+0x4c>)
 8003c84:	4b08      	ldr	r3, [pc, #32]	; (8003ca8 <HAL_MspInit+0x4c>)
 8003c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c8e:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <HAL_MspInit+0x4c>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c96:	603b      	str	r3, [r7, #0]
 8003c98:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003c9a:	2007      	movs	r0, #7
 8003c9c:	f7fc fd98 	bl	80007d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ca0:	bf00      	nop
 8003ca2:	3708      	adds	r7, #8
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40023800 	.word	0x40023800

08003cac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08a      	sub	sp, #40	; 0x28
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb4:	f107 0314 	add.w	r3, r7, #20
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	605a      	str	r2, [r3, #4]
 8003cbe:	609a      	str	r2, [r3, #8]
 8003cc0:	60da      	str	r2, [r3, #12]
 8003cc2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a19      	ldr	r2, [pc, #100]	; (8003d30 <HAL_I2C_MspInit+0x84>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d12c      	bne.n	8003d28 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cce:	2300      	movs	r3, #0
 8003cd0:	613b      	str	r3, [r7, #16]
 8003cd2:	4a18      	ldr	r2, [pc, #96]	; (8003d34 <HAL_I2C_MspInit+0x88>)
 8003cd4:	4b17      	ldr	r3, [pc, #92]	; (8003d34 <HAL_I2C_MspInit+0x88>)
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd8:	f043 0302 	orr.w	r3, r3, #2
 8003cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cde:	4b15      	ldr	r3, [pc, #84]	; (8003d34 <HAL_I2C_MspInit+0x88>)
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	613b      	str	r3, [r7, #16]
 8003ce8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003cea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003cf0:	2312      	movs	r3, #18
 8003cf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003cfc:	2304      	movs	r3, #4
 8003cfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d00:	f107 0314 	add.w	r3, r7, #20
 8003d04:	4619      	mov	r1, r3
 8003d06:	480c      	ldr	r0, [pc, #48]	; (8003d38 <HAL_I2C_MspInit+0x8c>)
 8003d08:	f7fc fda4 	bl	8000854 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	60fb      	str	r3, [r7, #12]
 8003d10:	4a08      	ldr	r2, [pc, #32]	; (8003d34 <HAL_I2C_MspInit+0x88>)
 8003d12:	4b08      	ldr	r3, [pc, #32]	; (8003d34 <HAL_I2C_MspInit+0x88>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d1a:	6413      	str	r3, [r2, #64]	; 0x40
 8003d1c:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <HAL_I2C_MspInit+0x88>)
 8003d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003d28:	bf00      	nop
 8003d2a:	3728      	adds	r7, #40	; 0x28
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40005400 	.word	0x40005400
 8003d34:	40023800 	.word	0x40023800
 8003d38:	40020400 	.word	0x40020400

08003d3c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]

  if(hrtc->Instance==RTC)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a08      	ldr	r2, [pc, #32]	; (8003d6c <HAL_RTC_MspInit+0x30>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d10a      	bne.n	8003d64 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003d4e:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <HAL_RTC_MspInit+0x34>)
 8003d50:	2201      	movs	r2, #1
 8003d52:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8003d54:	2200      	movs	r2, #0
 8003d56:	2100      	movs	r1, #0
 8003d58:	2029      	movs	r0, #41	; 0x29
 8003d5a:	f7fc fd44 	bl	80007e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8003d5e:	2029      	movs	r0, #41	; 0x29
 8003d60:	f7fc fd5d 	bl	800081e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003d64:	bf00      	nop
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	40002800 	.word	0x40002800
 8003d70:	42470e3c 	.word	0x42470e3c

08003d74 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM2)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d84:	d10e      	bne.n	8003da4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d86:	2300      	movs	r3, #0
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	4a27      	ldr	r2, [pc, #156]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003d8c:	4b26      	ldr	r3, [pc, #152]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d90:	f043 0301 	orr.w	r3, r3, #1
 8003d94:	6413      	str	r3, [r2, #64]	; 0x40
 8003d96:	4b24      	ldr	r3, [pc, #144]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003da2:	e03a      	b.n	8003e1a <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM3)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a20      	ldr	r2, [pc, #128]	; (8003e2c <HAL_TIM_PWM_MspInit+0xb8>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d10e      	bne.n	8003dcc <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003dae:	2300      	movs	r3, #0
 8003db0:	613b      	str	r3, [r7, #16]
 8003db2:	4a1d      	ldr	r2, [pc, #116]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003db4:	4b1c      	ldr	r3, [pc, #112]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db8:	f043 0302 	orr.w	r3, r3, #2
 8003dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8003dbe:	4b1a      	ldr	r3, [pc, #104]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	613b      	str	r3, [r7, #16]
 8003dc8:	693b      	ldr	r3, [r7, #16]
}
 8003dca:	e026      	b.n	8003e1a <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM4)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a17      	ldr	r2, [pc, #92]	; (8003e30 <HAL_TIM_PWM_MspInit+0xbc>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d10e      	bne.n	8003df4 <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	4a13      	ldr	r2, [pc, #76]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003ddc:	4b12      	ldr	r3, [pc, #72]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de0:	f043 0304 	orr.w	r3, r3, #4
 8003de4:	6413      	str	r3, [r2, #64]	; 0x40
 8003de6:	4b10      	ldr	r3, [pc, #64]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	f003 0304 	and.w	r3, r3, #4
 8003dee:	60fb      	str	r3, [r7, #12]
 8003df0:	68fb      	ldr	r3, [r7, #12]
}
 8003df2:	e012      	b.n	8003e1a <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM8)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a0e      	ldr	r2, [pc, #56]	; (8003e34 <HAL_TIM_PWM_MspInit+0xc0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d10d      	bne.n	8003e1a <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60bb      	str	r3, [r7, #8]
 8003e02:	4a09      	ldr	r2, [pc, #36]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003e04:	4b08      	ldr	r3, [pc, #32]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e08:	f043 0302 	orr.w	r3, r3, #2
 8003e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e0e:	4b06      	ldr	r3, [pc, #24]	; (8003e28 <HAL_TIM_PWM_MspInit+0xb4>)
 8003e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e12:	f003 0302 	and.w	r3, r3, #2
 8003e16:	60bb      	str	r3, [r7, #8]
 8003e18:	68bb      	ldr	r3, [r7, #8]
}
 8003e1a:	bf00      	nop
 8003e1c:	371c      	adds	r7, #28
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	40023800 	.word	0x40023800
 8003e2c:	40000400 	.word	0x40000400
 8003e30:	40000800 	.word	0x40000800
 8003e34:	40010400 	.word	0x40010400

08003e38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b08c      	sub	sp, #48	; 0x30
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e40:	f107 031c 	add.w	r3, r7, #28
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	605a      	str	r2, [r3, #4]
 8003e4a:	609a      	str	r2, [r3, #8]
 8003e4c:	60da      	str	r2, [r3, #12]
 8003e4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e58:	d11f      	bne.n	8003e9a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61bb      	str	r3, [r7, #24]
 8003e5e:	4a46      	ldr	r2, [pc, #280]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003e60:	4b45      	ldr	r3, [pc, #276]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e64:	f043 0302 	orr.w	r3, r3, #2
 8003e68:	6313      	str	r3, [r2, #48]	; 0x30
 8003e6a:	4b43      	ldr	r3, [pc, #268]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	61bb      	str	r3, [r7, #24]
 8003e74:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e80:	2300      	movs	r3, #0
 8003e82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e84:	2300      	movs	r3, #0
 8003e86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e8c:	f107 031c 	add.w	r3, r7, #28
 8003e90:	4619      	mov	r1, r3
 8003e92:	483a      	ldr	r0, [pc, #232]	; (8003f7c <HAL_TIM_MspPostInit+0x144>)
 8003e94:	f7fc fcde 	bl	8000854 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003e98:	e06a      	b.n	8003f70 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a38      	ldr	r2, [pc, #224]	; (8003f80 <HAL_TIM_MspPostInit+0x148>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d11e      	bne.n	8003ee2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	617b      	str	r3, [r7, #20]
 8003ea8:	4a33      	ldr	r2, [pc, #204]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003eaa:	4b33      	ldr	r3, [pc, #204]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	6313      	str	r3, [r2, #48]	; 0x30
 8003eb4:	4b30      	ldr	r3, [pc, #192]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	617b      	str	r3, [r7, #20]
 8003ebe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003ec0:	2380      	movs	r3, #128	; 0x80
 8003ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ed4:	f107 031c 	add.w	r3, r7, #28
 8003ed8:	4619      	mov	r1, r3
 8003eda:	482a      	ldr	r0, [pc, #168]	; (8003f84 <HAL_TIM_MspPostInit+0x14c>)
 8003edc:	f7fc fcba 	bl	8000854 <HAL_GPIO_Init>
}
 8003ee0:	e046      	b.n	8003f70 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM4)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a28      	ldr	r2, [pc, #160]	; (8003f88 <HAL_TIM_MspPostInit+0x150>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d11e      	bne.n	8003f2a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eec:	2300      	movs	r3, #0
 8003eee:	613b      	str	r3, [r7, #16]
 8003ef0:	4a21      	ldr	r2, [pc, #132]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003ef2:	4b21      	ldr	r3, [pc, #132]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef6:	f043 0302 	orr.w	r3, r3, #2
 8003efa:	6313      	str	r3, [r2, #48]	; 0x30
 8003efc:	4b1e      	ldr	r3, [pc, #120]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	613b      	str	r3, [r7, #16]
 8003f06:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003f08:	2340      	movs	r3, #64	; 0x40
 8003f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f10:	2300      	movs	r3, #0
 8003f12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f14:	2300      	movs	r3, #0
 8003f16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003f18:	2302      	movs	r3, #2
 8003f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f1c:	f107 031c 	add.w	r3, r7, #28
 8003f20:	4619      	mov	r1, r3
 8003f22:	4816      	ldr	r0, [pc, #88]	; (8003f7c <HAL_TIM_MspPostInit+0x144>)
 8003f24:	f7fc fc96 	bl	8000854 <HAL_GPIO_Init>
}
 8003f28:	e022      	b.n	8003f70 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM8)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a17      	ldr	r2, [pc, #92]	; (8003f8c <HAL_TIM_MspPostInit+0x154>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d11d      	bne.n	8003f70 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f34:	2300      	movs	r3, #0
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	4a0f      	ldr	r2, [pc, #60]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003f3a:	4b0f      	ldr	r3, [pc, #60]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	f043 0304 	orr.w	r3, r3, #4
 8003f42:	6313      	str	r3, [r2, #48]	; 0x30
 8003f44:	4b0c      	ldr	r3, [pc, #48]	; (8003f78 <HAL_TIM_MspPostInit+0x140>)
 8003f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003f50:	2380      	movs	r3, #128	; 0x80
 8003f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f54:	2302      	movs	r3, #2
 8003f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003f60:	2303      	movs	r3, #3
 8003f62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f64:	f107 031c 	add.w	r3, r7, #28
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4809      	ldr	r0, [pc, #36]	; (8003f90 <HAL_TIM_MspPostInit+0x158>)
 8003f6c:	f7fc fc72 	bl	8000854 <HAL_GPIO_Init>
}
 8003f70:	bf00      	nop
 8003f72:	3730      	adds	r7, #48	; 0x30
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40023800 	.word	0x40023800
 8003f7c:	40020400 	.word	0x40020400
 8003f80:	40000400 	.word	0x40000400
 8003f84:	40020000 	.word	0x40020000
 8003f88:	40000800 	.word	0x40000800
 8003f8c:	40010400 	.word	0x40010400
 8003f90:	40020800 	.word	0x40020800

08003f94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b08a      	sub	sp, #40	; 0x28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f9c:	f107 0314 	add.w	r3, r7, #20
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]
 8003fa4:	605a      	str	r2, [r3, #4]
 8003fa6:	609a      	str	r2, [r3, #8]
 8003fa8:	60da      	str	r2, [r3, #12]
 8003faa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a19      	ldr	r2, [pc, #100]	; (8004018 <HAL_UART_MspInit+0x84>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d12b      	bne.n	800400e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	613b      	str	r3, [r7, #16]
 8003fba:	4a18      	ldr	r2, [pc, #96]	; (800401c <HAL_UART_MspInit+0x88>)
 8003fbc:	4b17      	ldr	r3, [pc, #92]	; (800401c <HAL_UART_MspInit+0x88>)
 8003fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003fc6:	4b15      	ldr	r3, [pc, #84]	; (800401c <HAL_UART_MspInit+0x88>)
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fce:	613b      	str	r3, [r7, #16]
 8003fd0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60fb      	str	r3, [r7, #12]
 8003fd6:	4a11      	ldr	r2, [pc, #68]	; (800401c <HAL_UART_MspInit+0x88>)
 8003fd8:	4b10      	ldr	r3, [pc, #64]	; (800401c <HAL_UART_MspInit+0x88>)
 8003fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fe2:	4b0e      	ldr	r3, [pc, #56]	; (800401c <HAL_UART_MspInit+0x88>)
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003fee:	230c      	movs	r3, #12
 8003ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ffe:	2307      	movs	r3, #7
 8004000:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004002:	f107 0314 	add.w	r3, r7, #20
 8004006:	4619      	mov	r1, r3
 8004008:	4805      	ldr	r0, [pc, #20]	; (8004020 <HAL_UART_MspInit+0x8c>)
 800400a:	f7fc fc23 	bl	8000854 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800400e:	bf00      	nop
 8004010:	3728      	adds	r7, #40	; 0x28
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	40004400 	.word	0x40004400
 800401c:	40023800 	.word	0x40023800
 8004020:	40020000 	.word	0x40020000

08004024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004028:	bf00      	nop
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004032:	b480      	push	{r7}
 8004034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004036:	e7fe      	b.n	8004036 <HardFault_Handler+0x4>

08004038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004038:	b480      	push	{r7}
 800403a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800403c:	e7fe      	b.n	800403c <MemManage_Handler+0x4>

0800403e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800403e:	b480      	push	{r7}
 8004040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004042:	e7fe      	b.n	8004042 <BusFault_Handler+0x4>

08004044 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004044:	b480      	push	{r7}
 8004046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004048:	e7fe      	b.n	8004048 <UsageFault_Handler+0x4>

0800404a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800404a:	b480      	push	{r7}
 800404c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800404e:	bf00      	nop
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800405c:	bf00      	nop
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004066:	b480      	push	{r7}
 8004068:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800406a:	bf00      	nop
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004078:	f7fc fa9e 	bl	80005b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800407c:	bf00      	nop
 800407e:	bd80      	pop	{r7, pc}

08004080 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004084:	4802      	ldr	r0, [pc, #8]	; (8004090 <RTC_Alarm_IRQHandler+0x10>)
 8004086:	f7fe fa13 	bl	80024b0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800408a:	bf00      	nop
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	2000014c 	.word	0x2000014c

08004094 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004098:	4a16      	ldr	r2, [pc, #88]	; (80040f4 <SystemInit+0x60>)
 800409a:	4b16      	ldr	r3, [pc, #88]	; (80040f4 <SystemInit+0x60>)
 800409c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80040a8:	4a13      	ldr	r2, [pc, #76]	; (80040f8 <SystemInit+0x64>)
 80040aa:	4b13      	ldr	r3, [pc, #76]	; (80040f8 <SystemInit+0x64>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f043 0301 	orr.w	r3, r3, #1
 80040b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80040b4:	4b10      	ldr	r3, [pc, #64]	; (80040f8 <SystemInit+0x64>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80040ba:	4a0f      	ldr	r2, [pc, #60]	; (80040f8 <SystemInit+0x64>)
 80040bc:	4b0e      	ldr	r3, [pc, #56]	; (80040f8 <SystemInit+0x64>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80040c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040c8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80040ca:	4b0b      	ldr	r3, [pc, #44]	; (80040f8 <SystemInit+0x64>)
 80040cc:	4a0b      	ldr	r2, [pc, #44]	; (80040fc <SystemInit+0x68>)
 80040ce:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80040d0:	4a09      	ldr	r2, [pc, #36]	; (80040f8 <SystemInit+0x64>)
 80040d2:	4b09      	ldr	r3, [pc, #36]	; (80040f8 <SystemInit+0x64>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040da:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80040dc:	4b06      	ldr	r3, [pc, #24]	; (80040f8 <SystemInit+0x64>)
 80040de:	2200      	movs	r2, #0
 80040e0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80040e2:	4b04      	ldr	r3, [pc, #16]	; (80040f4 <SystemInit+0x60>)
 80040e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80040e8:	609a      	str	r2, [r3, #8]
#endif
}
 80040ea:	bf00      	nop
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr
 80040f4:	e000ed00 	.word	0xe000ed00
 80040f8:	40023800 	.word	0x40023800
 80040fc:	24003010 	.word	0x24003010

08004100 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004100:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004138 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004104:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004106:	e003      	b.n	8004110 <LoopCopyDataInit>

08004108 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004108:	4b0c      	ldr	r3, [pc, #48]	; (800413c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800410a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800410c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800410e:	3104      	adds	r1, #4

08004110 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004110:	480b      	ldr	r0, [pc, #44]	; (8004140 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004112:	4b0c      	ldr	r3, [pc, #48]	; (8004144 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004114:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004116:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004118:	d3f6      	bcc.n	8004108 <CopyDataInit>
  ldr  r2, =_sbss
 800411a:	4a0b      	ldr	r2, [pc, #44]	; (8004148 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800411c:	e002      	b.n	8004124 <LoopFillZerobss>

0800411e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800411e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004120:	f842 3b04 	str.w	r3, [r2], #4

08004124 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004124:	4b09      	ldr	r3, [pc, #36]	; (800414c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004126:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004128:	d3f9      	bcc.n	800411e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800412a:	f7ff ffb3 	bl	8004094 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800412e:	f000 f811 	bl	8004154 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004132:	f7ff f967 	bl	8003404 <main>
  bx  lr    
 8004136:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004138:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800413c:	080041ec 	.word	0x080041ec
  ldr  r0, =_sdata
 8004140:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004144:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8004148:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 800414c:	20000210 	.word	0x20000210

08004150 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004150:	e7fe      	b.n	8004150 <ADC_IRQHandler>
	...

08004154 <__libc_init_array>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	4e0d      	ldr	r6, [pc, #52]	; (800418c <__libc_init_array+0x38>)
 8004158:	4c0d      	ldr	r4, [pc, #52]	; (8004190 <__libc_init_array+0x3c>)
 800415a:	1ba4      	subs	r4, r4, r6
 800415c:	10a4      	asrs	r4, r4, #2
 800415e:	2500      	movs	r5, #0
 8004160:	42a5      	cmp	r5, r4
 8004162:	d109      	bne.n	8004178 <__libc_init_array+0x24>
 8004164:	4e0b      	ldr	r6, [pc, #44]	; (8004194 <__libc_init_array+0x40>)
 8004166:	4c0c      	ldr	r4, [pc, #48]	; (8004198 <__libc_init_array+0x44>)
 8004168:	f000 f820 	bl	80041ac <_init>
 800416c:	1ba4      	subs	r4, r4, r6
 800416e:	10a4      	asrs	r4, r4, #2
 8004170:	2500      	movs	r5, #0
 8004172:	42a5      	cmp	r5, r4
 8004174:	d105      	bne.n	8004182 <__libc_init_array+0x2e>
 8004176:	bd70      	pop	{r4, r5, r6, pc}
 8004178:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800417c:	4798      	blx	r3
 800417e:	3501      	adds	r5, #1
 8004180:	e7ee      	b.n	8004160 <__libc_init_array+0xc>
 8004182:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004186:	4798      	blx	r3
 8004188:	3501      	adds	r5, #1
 800418a:	e7f2      	b.n	8004172 <__libc_init_array+0x1e>
 800418c:	080041e4 	.word	0x080041e4
 8004190:	080041e4 	.word	0x080041e4
 8004194:	080041e4 	.word	0x080041e4
 8004198:	080041e8 	.word	0x080041e8

0800419c <memset>:
 800419c:	4402      	add	r2, r0
 800419e:	4603      	mov	r3, r0
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d100      	bne.n	80041a6 <memset+0xa>
 80041a4:	4770      	bx	lr
 80041a6:	f803 1b01 	strb.w	r1, [r3], #1
 80041aa:	e7f9      	b.n	80041a0 <memset+0x4>

080041ac <_init>:
 80041ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ae:	bf00      	nop
 80041b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041b2:	bc08      	pop	{r3}
 80041b4:	469e      	mov	lr, r3
 80041b6:	4770      	bx	lr

080041b8 <_fini>:
 80041b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ba:	bf00      	nop
 80041bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041be:	bc08      	pop	{r3}
 80041c0:	469e      	mov	lr, r3
 80041c2:	4770      	bx	lr
