module ROM_Firmware(clk, address, data, cs);
	input cs;
	input[15:0] address;
	output[7:0] data;
	
	reg[7:0] mem;
	reg[7:0] temp_data;
	
	initial begin
	
	end
	
	
	assign cs ? tmp_data : 8'hz;

endmodule