# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model tehb_dataless
.inputs clk rst ins_valid outs_ready
.outputs ins_ready outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\fullReg[0:0] fullReg re clk 0
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$4_Y $false rst $0\fullReg[0:0]
1-0 1
-11 1
.names outs_ready $not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$3_Y
0 1
.names fullReg ins_ready
0 1
.names outs_valid $not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$3_Y $and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$4_Y
11 1
.names ins_valid fullReg outs_valid
1- 1
-1 1
.end
