// BEGIN_LEGAL
//
// Copyright (c) 2019-current, Cisco Systems, Inc. ("Cisco"). All Rights Reserved.
//
// This file and all technical concepts, proprietary knowledge, algorithms and
// intellectual property rights it contains (collectively the "Confidential Information"),
// are the sole propriety information of Cisco and shall remain at Cisco's ownership.
// You shall not disclose the Confidential Information to any third party and you
// shall use it solely in connection with operating and/or maintaining of Cisco's
// products and pursuant to the terms and conditions of the license agreement you
// entered into with Cisco.
//
// THE SOURCE CODE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED.
// IN NO EVENT SHALL CISCO BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
// AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH
// THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
//
// END_LEGAL

/*
 * Cisco Systems, Inc.
 *
 */
#ifndef __PACIFIC_LEABA_REGISTERS_H__
#define __PACIFIC_LEABA_REGISTERS_H__

#define PACIFIC_LLD_MEMORY_SBIF_CSS_MEM_ODD 0x0
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_0 0x1000700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_1 0x1000f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_2 0x1001700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_3 0x1001f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_4 0x1002700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_5 0x1002f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_6 0x1003700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_DATA_MEM_7 0x1003f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_0 0x1004700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_1 0x1004f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_2 0x1005700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_3 0x1005f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_4 0x1006700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_5 0x1006f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_6 0x1007700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_7 0x1007f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_8 0x1008700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_9 0x1008f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_10 0x1009700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_11 0x1009f00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_12 0x100a700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_13 0x100af00
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_14 0x100b700
#define PACIFIC_LLD_MEMORY_SBIF_ACCESS_ENGINE_COMMAND_MEM_15 0x100bf00

#define PACIFIC_LLD_REGISTER_SBIF_MSI_MASTER_INTERRUPT_REG 0x1000000
#define PACIFIC_LLD_REGISTER_SBIF_MSI_MASTER_INTERRUPT_REG_MASK 0x1000004
#define PACIFIC_LLD_REGISTER_SBIF_MSI_MASTER_INTERRUPT_REG_TEST 0x1000008
#define PACIFIC_LLD_REGISTER_SBIF_PIN_MASTER_INTERRUPT_REG 0x100000c
#define PACIFIC_LLD_REGISTER_SBIF_PIN_MASTER_INTERRUPT_REG_MASK 0x1000010
#define PACIFIC_LLD_REGISTER_SBIF_PIN_MASTER_INTERRUPT_REG_TEST 0x1000014
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_MASTER_INTERRUPT_REG 0x1000018
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_MASTER_INTERRUPT_REG_MASK 0x100001c
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_MASTER_INTERRUPT_REG_TEST 0x1000020
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_MASTER_INTERRUPT_REG 0x1000024
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_MASTER_INTERRUPT_REG_MASK 0x1000028
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_MASTER_INTERRUPT_REG_TEST 0x100002c
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_MASTER_INTERRUPT_REG 0x1000030
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_MASTER_INTERRUPT_REG_MASK 0x1000034
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_MASTER_INTERRUPT_REG_TEST 0x1000038
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_MASTER_INTERRUPT_REG 0x100003c
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_MASTER_INTERRUPT_REG_MASK 0x1000040
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_MASTER_INTERRUPT_REG_TEST 0x1000044
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_ECC1B_ERROR_INTERRUPT_REG 0x1000048
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_ECC1B_ERROR_INTERRUPT_REG_MASK 0x100004c
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_ECC1B_ERROR_INTERRUPT_REG_TEST 0x1000050
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_AE_ECC1B_ERROR_INTERRUPT_REG 0x1000054
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_AE_ECC1B_ERROR_INTERRUPT_REG_MASK 0x1000058
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_AE_ECC1B_ERROR_INTERRUPT_REG_TEST 0x100005c
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_SYNC_ECC1B_ERROR_INTERRUPT_REG 0x1000060
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_SYNC_ECC1B_ERROR_INTERRUPT_REG_MASK 0x1000064
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_SYNC_ECC1B_ERROR_INTERRUPT_REG_TEST 0x1000068
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_ECC2B_ERROR_INTERRUPT_REG 0x100006c
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_ECC2B_ERROR_INTERRUPT_REG_MASK 0x1000070
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_ECC2B_ERROR_INTERRUPT_REG_TEST 0x1000074
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_AE_ECC2B_ERROR_INTERRUPT_REG 0x1000078
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_AE_ECC2B_ERROR_INTERRUPT_REG_MASK 0x100007c
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_AE_ECC2B_ERROR_INTERRUPT_REG_TEST 0x1000080
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_SYNC_ECC2B_ERROR_INTERRUPT_REG 0x1000084
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_SYNC_ECC2B_ERROR_INTERRUPT_REG_MASK 0x1000088
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_SYNC_ECC2B_ERROR_INTERRUPT_REG_TEST 0x100008c
#define PACIFIC_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG0 0x1000090
#define PACIFIC_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x1000094
#define PACIFIC_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x1000098
#define PACIFIC_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG1 0x100009c
#define PACIFIC_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x10000a0
#define PACIFIC_LLD_REGISTER_SBIF_MSI_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x10000a4
#define PACIFIC_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG0 0x10000a8
#define PACIFIC_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x10000ac
#define PACIFIC_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x10000b0
#define PACIFIC_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG1 0x10000b4
#define PACIFIC_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x10000b8
#define PACIFIC_LLD_REGISTER_SBIF_PIN_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x10000bc
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG0 0x10000c0
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x10000c4
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x10000c8
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG1 0x10000cc
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x10000d0
#define PACIFIC_LLD_REGISTER_SBIF_ARC0_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x10000d4
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG0 0x10000d8
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x10000dc
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x10000e0
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG1 0x10000e4
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x10000e8
#define PACIFIC_LLD_REGISTER_SBIF_ARC1_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x10000ec
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG0 0x10000f0
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x10000f4
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x10000f8
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG1 0x10000fc
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x1000100
#define PACIFIC_LLD_REGISTER_SBIF_ARC2_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x1000104
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG0 0x1000108
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG0_MASK 0x100010c
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG0_TEST 0x1000110
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG1 0x1000114
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG1_MASK 0x1000118
#define PACIFIC_LLD_REGISTER_SBIF_ARC3_BLOCKS_INTERRUPT_SUMMARY_REG1_TEST 0x100011c
#define PACIFIC_LLD_REGISTER_SBIF_RESET_REG 0x1000120
#define PACIFIC_LLD_REGISTER_SBIF_SCRATCHPAD_REG 0x1000124
#define PACIFIC_LLD_REGISTER_SBIF_ECC_ERROR_COUNTER_REG 0x1000128
#define PACIFIC_LLD_REGISTER_SBIF_PWRUP_CFG_CPU_OVERRIDE_CORE_PLL_REG 0x100012c
#define PACIFIC_LLD_REGISTER_SBIF_PWRUP_CFG_CPU_OVERRIDE_CSS_PLL_REG 0x1000130
#define PACIFIC_LLD_REGISTER_SBIF_PWRUP_CFG_CPU_OVERRIDE_HBMLO_PLL_REG 0x1000134
#define PACIFIC_LLD_REGISTER_SBIF_PWRUP_CFG_CPU_OVERRIDE_HBMHI_PLL_REG 0x1000138
#define PACIFIC_LLD_REGISTER_SBIF_PWRUP_CFG_CPU_OVERRIDE_OTHER_REG 0x100013c
#define PACIFIC_LLD_REGISTER_SBIF_PWRUP_CFG_CPU_OVERRIDE_WARMUP_REG 0x1000140
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_GLOBAL_CONFIG_REG 0x1000144
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_PRIORITY_REG 0x1000148
#define PACIFIC_LLD_REGISTER_SBIF_COMMAND_MEM_FIFO_OVERRIDE_REG 0x100014c
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_RESET_REG 0x1000150
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_0 0x1000154
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_1 0x1000158
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_2 0x100015c
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_3 0x1000160
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_4 0x1000164
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_5 0x1000168
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_6 0x100016c
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_GO_REG_7 0x1000170
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_0 0x1000174
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_1 0x1000178
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_2 0x100017c
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_3 0x1000180
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_4 0x1000184
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_5 0x1000188
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_6 0x100018c
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_CMD_PTR_REG_7 0x1000190
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_0 0x1000194
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_1 0x1000198
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_2 0x100019c
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_3 0x10001a0
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_4 0x10001a4
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_5 0x10001a8
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_6 0x10001ac
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_STATUS_REG_7 0x10001b0
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_ERROR_ADDR_REG_0 0x10001b4
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_ERROR_ADDR_REG_1 0x10001b8
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_ERROR_ADDR_REG_2 0x10001bc
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_ERROR_ADDR_REG_3 0x10001c0
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_ERROR_ADDR_REG_4 0x10001c4
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_ERROR_ADDR_REG_5 0x10001c8
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_ERROR_ADDR_REG_6 0x10001cc
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_ERROR_ADDR_REG_7 0x10001d0
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_SEMAPHORE_REG_0 0x10001d4
#define PACIFIC_LLD_REGISTER_SBIF_ACC_ENG_SEMAPHORE_REG_1 0x10001d8
#define PACIFIC_LLD_REGISTER_SBIF_ARC_RUN_HALT_REG_0 0x10001dc
#define PACIFIC_LLD_REGISTER_SBIF_ARC_RUN_HALT_REG_1 0x10001e0
#define PACIFIC_LLD_REGISTER_SBIF_ARC_RUN_HALT_REG_2 0x10001e4
#define PACIFIC_LLD_REGISTER_SBIF_ARC_RUN_HALT_REG_3 0x10001e8
#define PACIFIC_LLD_REGISTER_SBIF_ARC_STATUS_REG_0 0x10001ec
#define PACIFIC_LLD_REGISTER_SBIF_ARC_STATUS_REG_1 0x10001f0
#define PACIFIC_LLD_REGISTER_SBIF_ARC_STATUS_REG_2 0x10001f4
#define PACIFIC_LLD_REGISTER_SBIF_ARC_STATUS_REG_3 0x10001f8
#define PACIFIC_LLD_REGISTER_SBIF_SBM_REQ_REG 0x10001fc
#define PACIFIC_LLD_REGISTER_SBIF_SBM_REQ_DATA_REG 0x1000200
#define PACIFIC_LLD_REGISTER_SBIF_SBM_REQ_EXECUTE_REG 0x1000204
#define PACIFIC_LLD_REGISTER_SBIF_SBM_RSP_RESULT_REG 0x1000208
#define PACIFIC_LLD_REGISTER_SBIF_SBM_RSP_DATA_REG 0x100020c
#define PACIFIC_LLD_REGISTER_SBIF_MISC_OUTPUT_REG 0x1000210
#define PACIFIC_LLD_REGISTER_SBIF_MISC_INPUT_REG 0x1000214
#define PACIFIC_LLD_REGISTER_SBIF_DEVICE_TIME_STATUS_REG 0x1000218
#define PACIFIC_LLD_REGISTER_SBIF_DEVICE_TIME_CFG_REG 0x100021c
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_CFG_RESET_REG 0x1000220
#define PACIFIC_LLD_REGISTER_SBIF_I2C_CFG_REG 0x1000224
#define PACIFIC_LLD_REGISTER_SBIF_MBIST_CONFIGURATION 0x1000228
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_MBIST_STATUS_FAIL 0x100022c
#define PACIFIC_LLD_REGISTER_SBIF_SBIF_MBIST_STATUS_PASS 0x1000230
#define PACIFIC_LLD_REGISTER_SBIF_SYNC_MBIST_STATUS_FAIL 0x1000234
#define PACIFIC_LLD_REGISTER_SBIF_SYNC_MBIST_STATUS_PASS 0x1000238
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_MBIST_STATUS_FAIL 0x100023c
#define PACIFIC_LLD_REGISTER_SBIF_PCIE_MBIST_STATUS_PASS 0x1000240
#define PACIFIC_LLD_REGISTER_SBIF_ARC_MBIST_STATUS_FAIL_0 0x1000244
#define PACIFIC_LLD_REGISTER_SBIF_ARC_MBIST_STATUS_FAIL_1 0x1000248
#define PACIFIC_LLD_REGISTER_SBIF_ARC_MBIST_STATUS_FAIL_2 0x100024c
#define PACIFIC_LLD_REGISTER_SBIF_ARC_MBIST_STATUS_FAIL_3 0x1000250
#define PACIFIC_LLD_REGISTER_SBIF_ARC_MBIST_STATUS_PASS_0 0x1000254
#define PACIFIC_LLD_REGISTER_SBIF_ARC_MBIST_STATUS_PASS_1 0x1000258
#define PACIFIC_LLD_REGISTER_SBIF_ARC_MBIST_STATUS_PASS_2 0x100025c
#define PACIFIC_LLD_REGISTER_SBIF_ARC_MBIST_STATUS_PASS_3 0x1000260
#define PACIFIC_LLD_REGISTER_SBIF_SBM_MBIST_STATUS_FAIL 0x1000264
#define PACIFIC_LLD_REGISTER_SBIF_SBM_MBIST_STATUS_PASS 0x1000268
#define PACIFIC_LLD_REGISTER_SBIF_CSS_MEM_MBIST_STATUS_FAIL 0x100026c
#define PACIFIC_LLD_REGISTER_SBIF_CSS_MEM_MBIST_STATUS_PASS 0x1000270
#define PACIFIC_LLD_REGISTER_SBIF_TAP_FSM_STATUS_REG 0x1000274
#define PACIFIC_LLD_REGISTER_SBIF_PLL_LOCK_STATUS_REG 0x1000278
#define PACIFIC_LLD_REGISTER_SBIF_TAP_CONTROL_REG 0x100027c
#define PACIFIC_LLD_REGISTER_SBIF_TAP_OVERRIDE_CFG_REG 0x1000280
#define PACIFIC_LLD_REGISTER_SBIF_TAP_OVERRIDE_STATUS_REG 0x1000284
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_CFG_REG 0x1000288
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_IR_DR_LENGTH_REG 0x100028c
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_IR_DR_VALUE_REG 0x1000290
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_CONTROL_REG 0x1000294
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_TAP_RESET_REG 0x1000298
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_TAP_MODE_SELECT_REG 0x100029c
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_STATUS_REG 0x10002a0
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_TEST_DATA_OUT_REG0 0x10002a4
#define PACIFIC_LLD_REGISTER_SBIF_CPU_JTAG_TEST_DATA_OUT_REG1 0x10002a8
#define PACIFIC_LLD_REGISTER_SBIF_DEVICE_ID_STATUS_REG 0x10002ac
#define PACIFIC_LLD_REGISTER_SBIF_EFUSE_USERBITS_REG0 0x10002b0
#define PACIFIC_LLD_REGISTER_SBIF_EFUSE_USERBITS_REG1 0x10002b4
#define PACIFIC_LLD_REGISTER_SBIF_EFUSE_USERBITS_REG2 0x10002b8
#define PACIFIC_LLD_REGISTER_SBIF_EFUSE_USERBITS_REG3 0x10002bc
#define PACIFIC_LLD_REGISTER_SBIF_OBS_CLOCK_REG 0x10002c0
#define PACIFIC_LLD_REGISTER_SBIF_REI_CONTROL_CONFIG_REG 0x10002c4
#define PACIFIC_LLD_REGISTER_SBIF_REI_CONTROL_STATUS_REG 0x10002c8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_0 0x10002cc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_1 0x10002d0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_2 0x10002d4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_3 0x10002d8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_4 0x10002dc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_5 0x10002e0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_6 0x10002e4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_7 0x10002e8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_8 0x10002ec
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_9 0x10002f0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_10 0x10002f4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_LSB_REG_11 0x10002f8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_0 0x10002fc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_1 0x1000300
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_2 0x1000304
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_3 0x1000308
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_4 0x100030c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_5 0x1000310
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_6 0x1000314
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_7 0x1000318
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_8 0x100031c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_9 0x1000320
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_10 0x1000324
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_BASE_MSB_REG_11 0x1000328
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_0 0x100032c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_1 0x1000330
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_2 0x1000334
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_3 0x1000338
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_4 0x100033c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_5 0x1000340
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_6 0x1000344
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_7 0x1000348
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_8 0x100034c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_9 0x1000350
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_10 0x1000354
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_PD_PTR_REG_11 0x1000358
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_0 0x100035c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_1 0x1000360
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_2 0x1000364
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_3 0x1000368
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_4 0x100036c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_5 0x1000370
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_6 0x1000374
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_7 0x1000378
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_8 0x100037c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_9 0x1000380
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_10 0x1000384
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_PTR_REG_11 0x1000388
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_0 0x100038c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_1 0x1000390
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_2 0x1000394
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_3 0x1000398
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_4 0x100039c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_5 0x10003a0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_6 0x10003a4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_7 0x10003a8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_8 0x10003ac
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_9 0x10003b0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_10 0x10003b4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_PD_LENGTH_REG_11 0x10003b8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_0 0x10003bc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_1 0x10003c0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_2 0x10003c4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_3 0x10003c8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_4 0x10003cc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_5 0x10003d0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_6 0x10003d4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_7 0x10003d8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_8 0x10003dc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_9 0x10003e0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_10 0x10003e4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_LSB_REG_11 0x10003e8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_0 0x10003ec
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_1 0x10003f0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_2 0x10003f4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_3 0x10003f8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_4 0x10003fc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_5 0x1000400
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_6 0x1000404
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_7 0x1000408
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_8 0x100040c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_9 0x1000410
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_10 0x1000414
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_BASE_MSB_REG_11 0x1000418
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_0 0x100041c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_1 0x1000420
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_2 0x1000424
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_3 0x1000428
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_4 0x100042c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_5 0x1000430
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_6 0x1000434
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_7 0x1000438
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_8 0x100043c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_9 0x1000440
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_10 0x1000444
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_WR_DATA_PTR_REG_11 0x1000448
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_0 0x100044c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_1 0x1000450
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_2 0x1000454
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_3 0x1000458
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_4 0x100045c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_5 0x1000460
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_6 0x1000464
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_7 0x1000468
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_8 0x100046c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_9 0x1000470
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_10 0x1000474
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_RD_DATA_PTR_REG_11 0x1000478
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_0 0x100047c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_1 0x1000480
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_2 0x1000484
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_3 0x1000488
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_4 0x100048c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_5 0x1000490
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_6 0x1000494
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_7 0x1000498
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_8 0x100049c
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_9 0x10004a0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_10 0x10004a4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DATA_LENGTH_REG_11 0x10004a8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_0 0x10004ac
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_1 0x10004b0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_2 0x10004b4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_3 0x10004b8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_4 0x10004bc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_5 0x10004c0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_6 0x10004c4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_7 0x10004c8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_8 0x10004cc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_9 0x10004d0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_10 0x10004d4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_CFG_REG_11 0x10004d8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_STATE_REG 0x10004dc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_0 0x10004e0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_1 0x10004e4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_2 0x10004e8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_3 0x10004ec
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_4 0x10004f0
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_5 0x10004f4
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_6 0x10004f8
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_7 0x10004fc
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_8 0x1000500
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_9 0x1000504
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_10 0x1000508
#define PACIFIC_LLD_REGISTER_SBIF_EXT_DMA_DROP_CNT_REG_11 0x100050c
#define PACIFIC_LLD_REGISTER_SBIF_DMA_STATUS_CNT_REG 0x1000510
#define PACIFIC_LLD_REGISTER_SBIF_DMA_ERR_INTERRUPT_REG 0x1000514
#define PACIFIC_LLD_REGISTER_SBIF_DMA_ERR_INTERRUPT_REG_MASK 0x1000518
#define PACIFIC_LLD_REGISTER_SBIF_DMA_ERR_INTERRUPT_REG_TEST 0x100051c
#define PACIFIC_LLD_REGISTER_SBIF_DMA_DONE_INTERRUPT_REG 0x1000520
#define PACIFIC_LLD_REGISTER_SBIF_DMA_DONE_INTERRUPT_REG_MASK 0x1000524
#define PACIFIC_LLD_REGISTER_SBIF_DMA_DONE_INTERRUPT_REG_TEST 0x1000528
#define PACIFIC_LLD_REGISTER_SBIF_DMA_DROP_FC_INTERRUPT_REG 0x100052c
#define PACIFIC_LLD_REGISTER_SBIF_DMA_DROP_FC_INTERRUPT_REG_MASK 0x1000530
#define PACIFIC_LLD_REGISTER_SBIF_DMA_DROP_FC_INTERRUPT_REG_TEST 0x1000534
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_0 0x1000538
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_1 0x100053c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_2 0x1000540
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_3 0x1000544
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_4 0x1000548
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_5 0x100054c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_6 0x1000550
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_7 0x1000554
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_8 0x1000558
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_9 0x100055c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_10 0x1000560
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_LSB_REG_11 0x1000564
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_0 0x1000568
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_1 0x100056c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_2 0x1000570
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_3 0x1000574
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_4 0x1000578
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_5 0x100057c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_6 0x1000580
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_7 0x1000584
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_8 0x1000588
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_9 0x100058c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_10 0x1000590
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_BASE_MSB_REG_11 0x1000594
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_0 0x1000598
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_1 0x100059c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_2 0x10005a0
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_3 0x10005a4
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_4 0x10005a8
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_5 0x10005ac
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_6 0x10005b0
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_7 0x10005b4
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_8 0x10005b8
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_9 0x10005bc
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_10 0x10005c0
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_WR_PD_PTR_REG_11 0x10005c4
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_0 0x10005c8
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_1 0x10005cc
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_2 0x10005d0
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_3 0x10005d4
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_4 0x10005d8
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_5 0x10005dc
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_6 0x10005e0
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_7 0x10005e4
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_8 0x10005e8
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_9 0x10005ec
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_10 0x10005f0
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_RD_PD_PTR_REG_11 0x10005f4
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_0 0x10005f8
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_1 0x10005fc
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_2 0x1000600
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_3 0x1000604
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_4 0x1000608
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_5 0x100060c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_6 0x1000610
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_7 0x1000614
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_8 0x1000618
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_9 0x100061c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_10 0x1000620
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_PD_LENGTH_REG_11 0x1000624
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_0 0x1000628
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_1 0x100062c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_2 0x1000630
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_3 0x1000634
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_4 0x1000638
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_5 0x100063c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_6 0x1000640
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_7 0x1000644
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_8 0x1000648
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_9 0x100064c
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_10 0x1000650
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_CFG_REG_11 0x1000654
#define PACIFIC_LLD_REGISTER_SBIF_INJ_DMA_STATE_REG 0x1000658
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_CFG_REG 0x100065c
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_ADDR_REG 0x1000660
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_0 0x1000664
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_1 0x1000668
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_2 0x100066c
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_3 0x1000670
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_4 0x1000674
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_5 0x1000678
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_6 0x100067c
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_7 0x1000680
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_8 0x1000684
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_9 0x1000688
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_10 0x100068c
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_11 0x1000690
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_12 0x1000694
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_13 0x1000698
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_14 0x100069c
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_DATA_REG_15 0x10006a0
#define PACIFIC_LLD_REGISTER_SBIF_SPI_CTRL_EXEC_REG 0x10006a4
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_CFG_REG 0x10006a8
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_0 0x10006ac
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_1 0x10006b0
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_2 0x10006b4
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_3 0x10006b8
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_4 0x10006bc
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_5 0x10006c0
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_6 0x10006c4
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_7 0x10006c8
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_8 0x10006cc
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_9 0x10006d0
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_10 0x10006d4
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_11 0x10006d8
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_12 0x10006dc
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_13 0x10006e0
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_14 0x10006e4
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_15 0x10006e8
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_16 0x10006ec
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_17 0x10006f0
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_18 0x10006f4
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_19 0x10006f8
#define PACIFIC_LLD_REGISTER_SBIF_LED_INTERFACE_DATA_REG_20 0x10006fc

#endif // __PACIFIC_LEABA_REGISTERS_H__
