#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff085904200 .scope module, "main" "main" 2 3;
 .timescale -9 -9;
v0x7ff085914dd0_0 .var "a", 31 0;
v0x7ff085914e80_0 .var "b", 31 0;
v0x7ff085914f30_0 .var "mode", 3 0;
v0x7ff085915000_0 .net "x", 31 0, L_0x7ff085915250;  1 drivers
S_0x7ff085904370 .scope module, "alu32_0" "ALU32" 2 10, 3 1 0, S_0x7ff085904200;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /OUTPUT 32 "X";
v0x7ff0859149c0_0 .net/s "A", 31 0, v0x7ff085914dd0_0;  1 drivers
v0x7ff085914a80_0 .net/s "B", 31 0, v0x7ff085914e80_0;  1 drivers
v0x7ff085914b30_0 .net "X", 31 0, L_0x7ff085915250;  alias, 1 drivers
v0x7ff085914bf0_0 .net *"_ivl_1", 32 0, L_0x7ff0859150b0;  1 drivers
v0x7ff085914ca0_0 .net "mode", 3 0, v0x7ff085914f30_0;  1 drivers
L_0x7ff0859150b0 .ufunc/vec4 TD_main.alu32_0.operation, 33, v0x7ff085914f30_0, v0x7ff085914dd0_0, v0x7ff085914e80_0 (v0x7ff085914850_0, v0x7ff085904700_0, v0x7ff0859147a0_0) S_0x7ff085904540;
L_0x7ff085915250 .part L_0x7ff0859150b0, 0, 32;
S_0x7ff085904540 .scope function.vec4.s33, "operation" "operation" 3 8, 3 8 0, S_0x7ff085904370;
 .timescale -9 -9;
v0x7ff085904700_0 .var/s "A", 31 0;
v0x7ff0859147a0_0 .var/s "B", 31 0;
v0x7ff085914850_0 .var "mode", 3 0;
; Variable operation is vec4 return value of scope S_0x7ff085904540
TD_main.alu32_0.operation ;
    %load/vec4 v0x7ff085914850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 0, 0, 33;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7ff085904700_0;
    %pad/s 33;
    %load/vec4 v0x7ff0859147a0_0;
    %pad/s 33;
    %add;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7ff085904700_0;
    %pad/s 33;
    %load/vec4 v0x7ff0859147a0_0;
    %pad/s 33;
    %sub;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7ff085904700_0;
    %pad/s 33;
    %load/vec4 v0x7ff0859147a0_0;
    %pad/s 33;
    %and;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7ff085904700_0;
    %pad/s 33;
    %load/vec4 v0x7ff0859147a0_0;
    %pad/s 33;
    %or;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7ff085904700_0;
    %pad/s 33;
    %load/vec4 v0x7ff0859147a0_0;
    %pad/s 33;
    %xor;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7ff085904700_0;
    %pad/s 33;
    %load/vec4 v0x7ff0859147a0_0;
    %ix/vec4 4;
    %shiftl 4;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7ff085904700_0;
    %pad/s 33;
    %load/vec4 v0x7ff0859147a0_0;
    %ix/vec4 4;
    %shiftr 4;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7ff085904700_0;
    %pad/s 33;
    %load/vec4 v0x7ff0859147a0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %ret/vec4 0, 0, 33;  Assign to operation (store_vec4_to_lval)
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7ff085904200;
T_1 ;
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff085914dd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff085914e80_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ff085914f30_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7ff085914dd0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x7ff085914e80_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ff085914f30_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 204, 0, 32;
    %store/vec4 v0x7ff085914dd0_0, 0, 32;
    %pushi/vec4 202, 0, 32;
    %store/vec4 v0x7ff085914e80_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7ff085914f30_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7ff085914f30_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ff085914f30_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff085914e80_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ff085914f30_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ff085914f30_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7ff085914f30_0, 0, 4;
    %delay 100, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/32bitALU_test.v";
    "ALU/32bitALU.v";
