
---------- Begin Simulation Statistics ----------
final_tick                                65299603500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 490640                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685720                       # Number of bytes of host memory used
host_op_rate                                   536916                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   203.82                       # Real time elapsed on the host
host_tick_rate                              320385642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065300                       # Number of seconds simulated
sim_ticks                                 65299603500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.085603                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691994                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9867667                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16344131                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434449                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134424                       # Number of indirect misses.
system.cpu.branchPred.lookups                20406990                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050670                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1075                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.305992                       # CPI: cycles per instruction
system.cpu.discardedOps                        692163                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49599185                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17142865                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9894858                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14336205                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.765701                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        130599207                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       116263002                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1864                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       741586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1484587                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            385                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4169                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26044                       # Transaction distribution
system.membus.trans_dist::CleanEvict              175                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       112181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4417600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4417600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42981                       # Request fanout histogram
system.membus.respLayer1.occupancy          230032750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           182595000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            699659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668514                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30747                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       221252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2227591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85595264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8645312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               94240576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26604                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1666816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           769609                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002927                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054027                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 767356     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2253      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             769609                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1471798500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111144487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003368499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                31617                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700018                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668401                       # number of overall hits
system.l2.overall_hits::.cpu.data               31617                       # number of overall hits
system.l2.overall_hits::total                  700018                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42475                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42987                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             42475                       # number of overall misses
system.l2.overall_misses::total                 42987                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3447992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3487071000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39079000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3447992000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3487071000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74092                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               743005                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74092                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              743005                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.573274                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057856                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.573274                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057856                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76326.171875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81176.974691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81119.198828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76326.171875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81176.974691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81119.198828                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26044                       # number of writebacks
system.l2.writebacks::total                     26044                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42981                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33904500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3022965000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3056869500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33904500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3022965000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3056869500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.573206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057848                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.573206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057848                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66349.315068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71178.832117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71121.414113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66349.315068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71178.832117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71121.414113                       # average overall mshr miss latency
system.l2.replacements                          26604                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60991                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60991                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668162                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668162                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668162                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668162                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4533                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3119839500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3119839500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         43345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.895420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80383.373699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80383.373699                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2731719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2731719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.895420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70383.373699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70383.373699                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76326.171875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76326.171875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33904500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33904500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66349.315068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66349.315068                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         27084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    328152500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    328152500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        30747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89585.722086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89585.722086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    291245500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    291245500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.118971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79618.780755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79618.780755                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15548.287381                       # Cycle average of tags in use
system.l2.tags.total_refs                     1482717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.491416                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.020683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        76.468355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15468.798344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.944141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3995                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11909                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11904772                       # Number of tag accesses
system.l2.tags.data_accesses                 11904772                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2718080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2750784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1666816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1666816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               42981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26044                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26044                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            500830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41624755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42125585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       500830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           500830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25525668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25525668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25525668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           500830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41624755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67651253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001789420500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1452                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1452                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              128469                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24615                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       42981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26044                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26044                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1627                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    486066500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  214870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1291829000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11310.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30060.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19350                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26044                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.465830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.371737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.241419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8519     37.13%     37.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9259     40.35%     77.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2451     10.68%     88.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          816      3.56%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          953      4.15%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          247      1.08%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          215      0.94%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          189      0.82%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          295      1.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.595041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.549927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    373.683875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1449     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1452                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.924931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.914753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.589839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              102      7.02%      7.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.34%      7.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1245     85.74%     93.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      6.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1452                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2750336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1665728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2750784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1666816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        42.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65298927000                       # Total gap between requests
system.mem_ctrls.avgGap                     946018.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2717632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1665728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 500829.993554248766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41617894.356739856303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25509006.344885386527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26044                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12981750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1278847250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1401685358250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25404.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30111.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53819895.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             81745860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             43448955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153817020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           67891320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5154371040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16520963220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11162657760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33184895175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.194436                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28854633250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2180360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34264610250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             82081440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             43623525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           153017340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67969620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5154371040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16291079940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11356243680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33148386585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.635342                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29362114000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2180360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33757129500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65299603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27663686                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27663686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27663686                       # number of overall hits
system.cpu.icache.overall_hits::total        27663686                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668913                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668913                       # number of overall misses
system.cpu.icache.overall_misses::total        668913                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8729932500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8729932500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8729932500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8729932500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28332599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28332599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28332599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28332599                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023609                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023609                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023609                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023609                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13050.923663                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13050.923663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13050.923663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13050.923663                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668514                       # number of writebacks
system.cpu.icache.writebacks::total            668514                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668913                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668913                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668913                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668913                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8061020500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8061020500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8061020500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8061020500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023609                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023609                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12050.925158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12050.925158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12050.925158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12050.925158                       # average overall mshr miss latency
system.cpu.icache.replacements                 668514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27663686                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27663686                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668913                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8729932500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8729932500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28332599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28332599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13050.923663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13050.923663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8061020500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8061020500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12050.925158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12050.925158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.678855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28332598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.356241                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.678855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57334110                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57334110                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35631583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35631583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35634876                       # number of overall hits
system.cpu.dcache.overall_hits::total        35634876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       100579                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         100579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100647                       # number of overall misses
system.cpu.dcache.overall_misses::total        100647                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5205295000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5205295000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5205295000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5205295000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35732162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35732162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735523                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735523                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002815                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002816                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51753.298402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51753.298402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51718.332389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51718.332389                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        60991                       # number of writebacks
system.cpu.dcache.writebacks::total             60991                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26553                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74088                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3911723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3911723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3913482500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3913482500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002072                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52842.562073                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52842.562073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52822.083198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52822.083198                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73068                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21440019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21440019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        37392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    804066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    804066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21503.690629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21503.690629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        30699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    670118000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    670118000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21828.658914                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21828.658914                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14191564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14191564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        63187                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        63187                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4401229000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4401229000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69654.026936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69654.026936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43327                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43327                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3241605500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3241605500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74817.215593                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74817.215593                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3293                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3293                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           68                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020232                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020232                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           62                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           62                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1759000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1759000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018447                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018447                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28370.967742                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28370.967742                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       112000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       112000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000045                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000045                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        28000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        28000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000045                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        27000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.438725                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35887128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74092                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            484.359013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.438725                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          517                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35987779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35987779                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65299603500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
