; ModuleID = 'bench/qemu/original/hw_display_cirrus_vga.c.ll'
source_filename = "bench/qemu/original/hw_display_cirrus_vga.c.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.VMStateInfo = type { ptr, ptr, ptr }
%struct.VMStateField = type { ptr, ptr, i64, i64, i64, i32, i64, i64, ptr, i32, ptr, i32, i32, ptr }
%struct.VMStateDescription = type { ptr, i8, i8, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.MemoryRegionOps = type { ptr, ptr, ptr, ptr, i32, %struct.anon, %struct.anon.2 }
%struct.anon = type { i32, i32, i8, ptr }
%struct.anon.2 = type { i32, i32, i8 }
%struct.TypeInfo = type { ptr, ptr, i64, i64, ptr, ptr, ptr, i8, i64, ptr, ptr, ptr, ptr }
%struct.InterfaceInfo = type { ptr }
%struct.Property = type { ptr, ptr, i64, i8, i64, i8, %union.anon.3, i32, ptr, i32, ptr }
%union.anon.3 = type { i64 }
%struct.PropertyInfo = type { ptr, ptr, ptr, i8, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.CirrusVGAState = type { %struct.VGACommonState, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, i8, %struct.MemoryRegion, %struct.MemoryRegion, [2 x %struct.MemoryRegion], i32, i32, i8, i8, i8, i8, [2 x i32], [2 x i32], [48 x i8], i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, ptr, [8192 x i8], ptr, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.VGACommonState = type { ptr, ptr, %struct.MemoryRegion, i32, i32, i32, i32, i32, i8, %struct.MemoryRegion, i8, [256 x i8], [256 x i8], i8, [256 x i8], i8, [21 x i8], i32, i8, [256 x i8], i8, i8, i8, i8, i8, i8, i8, i8, [3 x i8], i32, [768 x i8], i32, ptr, ptr, ptr, %struct.PortioList, %struct.PortioList, i16, [10 x i16], i32, i32, i32, ptr, [2 x i32], i32, i8, i8, i32, i32, i32, i32, i32, i8, i8, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i64, i32, ptr, i8, i8, i8, i8, i8, [64 x i32], i32, i32, ptr, ptr, [256 x i32], [16000 x i32], ptr, ptr, %union.vga_retrace, i8 }
%struct.PortioList = type { ptr, ptr, ptr, i32, ptr, ptr, ptr, i8 }
%union.vga_retrace = type { %struct.vga_precise_retrace }
%struct.vga_precise_retrace = type { i64, i64, i32, i32, i32, i32, i32, i32 }
%struct.MemoryRegion = type { %struct.Object, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, ptr, ptr, ptr, ptr, ptr, ptr, i32, i128, i64, ptr, i64, i8, i8, i8, i8, i8, ptr, i64, i32, %union.anon, %union.anon.0, %union.anon.1, ptr, i32, ptr, ptr, i8 }
%struct.Object = type { ptr, ptr, ptr, i32, ptr }
%union.anon = type { %struct.QTailQLink }
%struct.QTailQLink = type { ptr, ptr }
%union.anon.0 = type { %struct.QTailQLink }
%union.anon.1 = type { %struct.QTailQLink }
%struct.timeval = type { i64, i64 }
%struct.PCIDeviceClass = type { %struct.DeviceClass, ptr, ptr, ptr, ptr, i16, i16, i8, i16, i16, i16, ptr }
%struct.DeviceClass = type { %struct.ObjectClass, [1 x i64], ptr, ptr, ptr, i8, i8, ptr, ptr, ptr, ptr, ptr }
%struct.ObjectClass = type { ptr, ptr, [4 x ptr], [4 x ptr], ptr, ptr }
%struct.PCICirrusVGAState = type { %struct.PCIDevice, %struct.CirrusVGAState }
%struct.PCIDevice = type { %struct.DeviceState, i8, i8, ptr, ptr, ptr, ptr, ptr, i32, %struct.PCIReqIDCache, [64 x i8], [7 x %struct.PCIIORegion], %struct.AddressSpace, %struct.MemoryRegion, %struct.MemoryRegion, ptr, ptr, [3 x ptr], i8, i8, i32, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, ptr, i8, i32, i8, %struct.PCIExpressDevice, ptr, ptr, i32, i8, %struct.MemoryRegion, i32, ptr, ptr, ptr, ptr, ptr, i32 }
%struct.DeviceState = type { %struct.Object, ptr, ptr, i8, i8, i64, ptr, i32, i8, ptr, %struct.NamedGPIOListHead, %struct.NamedClockListHead, %struct.BusStateHead, i32, i32, i32, %struct.ResettableState, ptr, %struct.MemReentrancyGuard }
%struct.NamedGPIOListHead = type { ptr }
%struct.NamedClockListHead = type { ptr }
%struct.BusStateHead = type { ptr }
%struct.ResettableState = type { i32, i8, i8 }
%struct.MemReentrancyGuard = type { i8 }
%struct.PCIReqIDCache = type { ptr, i32 }
%struct.PCIIORegion = type { i64, i64, i8, ptr, ptr }
%struct.AddressSpace = type { %struct.rcu_head, ptr, ptr, ptr, i32, i32, ptr, %union.anon.4, %union.anon.5 }
%struct.rcu_head = type { ptr, ptr }
%union.anon.4 = type { %struct.QTailQLink }
%union.anon.5 = type { %struct.QTailQLink }
%struct.PCIExpressDevice = type { i8, i8, i8, i16, %struct.PCIEAERLog, i16, i16, i16, %struct.PCIESriovPF, %struct.PCIESriovVF }
%struct.PCIEAERLog = type { i16, i16, ptr }
%struct.PCIESriovPF = type { i16, [7 x i8], ptr, ptr }
%struct.PCIESriovVF = type { ptr, i16 }

@.str = private unnamed_addr constant [11 x i8] c"cirrus_vga\00", align 1
@.str.1 = private unnamed_addr constant [10 x i8] c"vga.latch\00", align 1
@vmstate_info_uint32 = external constant %struct.VMStateInfo, align 8
@.str.2 = private unnamed_addr constant [13 x i8] c"vga.sr_index\00", align 1
@vmstate_info_uint8 = external constant %struct.VMStateInfo, align 8
@.str.3 = private unnamed_addr constant [7 x i8] c"vga.sr\00", align 1
@vmstate_info_buffer = external constant %struct.VMStateInfo, align 8
@.str.4 = private unnamed_addr constant [13 x i8] c"vga.gr_index\00", align 1
@.str.5 = private unnamed_addr constant [18 x i8] c"cirrus_shadow_gr0\00", align 1
@.str.6 = private unnamed_addr constant [18 x i8] c"cirrus_shadow_gr1\00", align 1
@.str.7 = private unnamed_addr constant [7 x i8] c"vga.gr\00", align 1
@.str.8 = private unnamed_addr constant [13 x i8] c"vga.ar_index\00", align 1
@.str.9 = private unnamed_addr constant [7 x i8] c"vga.ar\00", align 1
@.str.10 = private unnamed_addr constant [17 x i8] c"vga.ar_flip_flop\00", align 1
@vmstate_info_int32 = external constant %struct.VMStateInfo, align 8
@.str.11 = private unnamed_addr constant [13 x i8] c"vga.cr_index\00", align 1
@.str.12 = private unnamed_addr constant [7 x i8] c"vga.cr\00", align 1
@.str.13 = private unnamed_addr constant [8 x i8] c"vga.msr\00", align 1
@.str.14 = private unnamed_addr constant [8 x i8] c"vga.fcr\00", align 1
@.str.15 = private unnamed_addr constant [9 x i8] c"vga.st00\00", align 1
@.str.16 = private unnamed_addr constant [9 x i8] c"vga.st01\00", align 1
@.str.17 = private unnamed_addr constant [14 x i8] c"vga.dac_state\00", align 1
@.str.18 = private unnamed_addr constant [18 x i8] c"vga.dac_sub_index\00", align 1
@.str.19 = private unnamed_addr constant [19 x i8] c"vga.dac_read_index\00", align 1
@.str.20 = private unnamed_addr constant [20 x i8] c"vga.dac_write_index\00", align 1
@.str.21 = private unnamed_addr constant [14 x i8] c"vga.dac_cache\00", align 1
@.str.22 = private unnamed_addr constant [12 x i8] c"vga.palette\00", align 1
@.str.23 = private unnamed_addr constant [16 x i8] c"vga.bank_offset\00", align 1
@.str.24 = private unnamed_addr constant [28 x i8] c"cirrus_hidden_dac_lockindex\00", align 1
@.str.25 = private unnamed_addr constant [23 x i8] c"cirrus_hidden_dac_data\00", align 1
@.str.26 = private unnamed_addr constant [16 x i8] c"vga.hw_cursor_x\00", align 1
@.str.27 = private unnamed_addr constant [16 x i8] c"vga.hw_cursor_y\00", align 1
@.compoundliteral = internal global [28 x %struct.VMStateField] [%struct.VMStateField { ptr @.str.1, ptr null, i64 304, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.2, ptr null, i64 592, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.3, ptr null, i64 593, i64 256, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.4, ptr null, i64 1105, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.5, ptr null, i64 70584, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.6, ptr null, i64 70585, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.7, ptr null, i64 1108, i64 254, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.8, ptr null, i64 1362, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.9, ptr null, i64 1363, i64 21, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.10, ptr null, i64 1384, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_int32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.11, ptr null, i64 1388, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.12, ptr null, i64 1389, i64 256, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.13, ptr null, i64 1645, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.14, ptr null, i64 1646, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.15, ptr null, i64 1647, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.16, ptr null, i64 1648, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.17, ptr null, i64 1649, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.18, ptr null, i64 1650, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.19, ptr null, i64 1651, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.20, ptr null, i64 1652, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.21, ptr null, i64 1653, i64 3, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.22, ptr null, i64 1660, i64 768, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.23, ptr null, i64 2428, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_int32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.24, ptr null, i64 70586, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.25, ptr null, i64 70587, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.26, ptr null, i64 2992, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.27, ptr null, i64 2996, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr null, ptr null, i64 0, i64 0, i64 0, i32 0, i64 0, i64 0, ptr null, i32 65536, ptr null, i32 0, i32 0, ptr null }], align 8
@vmstate_cirrus_vga = dso_local constant %struct.VMStateDescription { ptr @.str, i8 0, i8 0, i32 2, i32 1, i32 0, ptr null, ptr @cirrus_post_load, ptr null, ptr null, ptr null, ptr null, ptr @.compoundliteral, ptr null }, align 8
@cirrus_init_common.inited = internal unnamed_addr global i1 false, align 4
@rop_to_index = internal unnamed_addr global [256 x i8] zeroinitializer, align 16
@cirrus_vga_io_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_vga_ioport_read, ptr @cirrus_vga_ioport_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.28 = private unnamed_addr constant [10 x i8] c"cirrus-io\00", align 1
@.str.29 = private unnamed_addr constant [24 x i8] c"cirrus-lowmem-container\00", align 1
@cirrus_vga_mem_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_vga_mem_read, ptr @cirrus_vga_mem_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.30 = private unnamed_addr constant [18 x i8] c"cirrus-low-memory\00", align 1
@.str.31 = private unnamed_addr constant [10 x i8] c"vga.bank0\00", align 1
@.str.32 = private unnamed_addr constant [10 x i8] c"vga.bank1\00", align 1
@cirrus_linear_io_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_linear_read, ptr @cirrus_linear_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.33 = private unnamed_addr constant [17 x i8] c"cirrus-linear-io\00", align 1
@cirrus_linear_bitblt_io_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_linear_bitblt_read, ptr @cirrus_linear_bitblt_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.34 = private unnamed_addr constant [19 x i8] c"cirrus-bitblt-mmio\00", align 1
@cirrus_mmio_io_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_mmio_read, ptr @cirrus_mmio_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.35 = private unnamed_addr constant [12 x i8] c"cirrus-mmio\00", align 1
@.str.36 = private unnamed_addr constant [32 x i8] c"cirrus: inport sr_index 0x%02x\0A\00", align 1
@qemu_loglevel = external local_unnamed_addr global i32, align 4
@.str.37 = private unnamed_addr constant [32 x i8] c"cirrus: inport gr_index 0x%02x\0A\00", align 1
@.str.38 = private unnamed_addr constant [32 x i8] c"cirrus: inport cr_index 0x%02x\0A\00", align 1
@trace_events_enabled_count = external local_unnamed_addr global i32, align 4
@_TRACE_VGA_CIRRUS_READ_IO_DSTATE = external local_unnamed_addr global i16, align 2
@message_with_timestamp = external local_unnamed_addr global i8, align 1
@.str.39 = private unnamed_addr constant [53 x i8] c"%d@%zu.%06zu:vga_cirrus_read_io addr 0x%x, val 0x%x\0A\00", align 1
@.str.40 = private unnamed_addr constant [40 x i8] c"vga_cirrus_read_io addr 0x%x, val 0x%x\0A\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_IO_DSTATE = external local_unnamed_addr global i16, align 2
@.str.41 = private unnamed_addr constant [54 x i8] c"%d@%zu.%06zu:vga_cirrus_write_io addr 0x%x, val 0x%x\0A\00", align 1
@.str.42 = private unnamed_addr constant [41 x i8] c"vga_cirrus_write_io addr 0x%x, val 0x%x\0A\00", align 1
@sr_mask = external local_unnamed_addr constant [8 x i8], align 1
@.str.43 = private unnamed_addr constant [50 x i8] c"cirrus: outport sr_index 0x%02x, sr_value 0x%02x\0A\00", align 1
@gr_mask = external local_unnamed_addr constant [16 x i8], align 16
@.str.44 = private unnamed_addr constant [50 x i8] c"cirrus: outport gr_index 0x%02x, gr_value 0x%02x\0A\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE = external local_unnamed_addr global i16, align 2
@.str.45 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:vga_cirrus_write_gr GR addr 0x%02x, val 0x%02x\0A\00", align 1
@.str.46 = private unnamed_addr constant [48 x i8] c"vga_cirrus_write_gr GR addr 0x%02x, val 0x%02x\0A\00", align 1
@.str.48 = private unnamed_addr constant [50 x i8] c"cirrus: bitblt - memory-to-memory copy requested\0A\00", align 1
@cirrus_colorexpand_transp = internal unnamed_addr constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_colorexpand_transp_0_8, ptr @cirrus_colorexpand_transp_0_16, ptr @cirrus_colorexpand_transp_0_24, ptr @cirrus_colorexpand_transp_0_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_and_dst_8, ptr @cirrus_colorexpand_transp_src_and_dst_16, ptr @cirrus_colorexpand_transp_src_and_dst_24, ptr @cirrus_colorexpand_transp_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_and_notdst_8, ptr @cirrus_colorexpand_transp_src_and_notdst_16, ptr @cirrus_colorexpand_transp_src_and_notdst_24, ptr @cirrus_colorexpand_transp_src_and_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notdst_8, ptr @cirrus_colorexpand_transp_notdst_16, ptr @cirrus_colorexpand_transp_notdst_24, ptr @cirrus_colorexpand_transp_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_8, ptr @cirrus_colorexpand_transp_src_16, ptr @cirrus_colorexpand_transp_src_24, ptr @cirrus_colorexpand_transp_src_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_1_8, ptr @cirrus_colorexpand_transp_1_16, ptr @cirrus_colorexpand_transp_1_24, ptr @cirrus_colorexpand_transp_1_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_and_dst_8, ptr @cirrus_colorexpand_transp_notsrc_and_dst_16, ptr @cirrus_colorexpand_transp_notsrc_and_dst_24, ptr @cirrus_colorexpand_transp_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_xor_dst_8, ptr @cirrus_colorexpand_transp_src_xor_dst_16, ptr @cirrus_colorexpand_transp_src_xor_dst_24, ptr @cirrus_colorexpand_transp_src_xor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_or_dst_8, ptr @cirrus_colorexpand_transp_src_or_dst_16, ptr @cirrus_colorexpand_transp_src_or_dst_24, ptr @cirrus_colorexpand_transp_src_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_or_notdst_8, ptr @cirrus_colorexpand_transp_notsrc_or_notdst_16, ptr @cirrus_colorexpand_transp_notsrc_or_notdst_24, ptr @cirrus_colorexpand_transp_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_notxor_dst_8, ptr @cirrus_colorexpand_transp_src_notxor_dst_16, ptr @cirrus_colorexpand_transp_src_notxor_dst_24, ptr @cirrus_colorexpand_transp_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_or_notdst_8, ptr @cirrus_colorexpand_transp_src_or_notdst_16, ptr @cirrus_colorexpand_transp_src_or_notdst_24, ptr @cirrus_colorexpand_transp_src_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_8, ptr @cirrus_colorexpand_transp_notsrc_16, ptr @cirrus_colorexpand_transp_notsrc_24, ptr @cirrus_colorexpand_transp_notsrc_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_or_dst_8, ptr @cirrus_colorexpand_transp_notsrc_or_dst_16, ptr @cirrus_colorexpand_transp_notsrc_or_dst_24, ptr @cirrus_colorexpand_transp_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_and_notdst_8, ptr @cirrus_colorexpand_transp_notsrc_and_notdst_16, ptr @cirrus_colorexpand_transp_notsrc_and_notdst_24, ptr @cirrus_colorexpand_transp_notsrc_and_notdst_32]], align 16
@cirrus_colorexpand = internal unnamed_addr constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_colorexpand_0_8, ptr @cirrus_colorexpand_0_16, ptr @cirrus_colorexpand_0_24, ptr @cirrus_colorexpand_0_32], [4 x ptr] [ptr @cirrus_colorexpand_src_and_dst_8, ptr @cirrus_colorexpand_src_and_dst_16, ptr @cirrus_colorexpand_src_and_dst_24, ptr @cirrus_colorexpand_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_colorexpand_src_and_notdst_8, ptr @cirrus_colorexpand_src_and_notdst_16, ptr @cirrus_colorexpand_src_and_notdst_24, ptr @cirrus_colorexpand_src_and_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_notdst_8, ptr @cirrus_colorexpand_notdst_16, ptr @cirrus_colorexpand_notdst_24, ptr @cirrus_colorexpand_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_8, ptr @cirrus_colorexpand_src_16, ptr @cirrus_colorexpand_src_24, ptr @cirrus_colorexpand_src_32], [4 x ptr] [ptr @cirrus_colorexpand_1_8, ptr @cirrus_colorexpand_1_16, ptr @cirrus_colorexpand_1_24, ptr @cirrus_colorexpand_1_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_and_dst_8, ptr @cirrus_colorexpand_notsrc_and_dst_16, ptr @cirrus_colorexpand_notsrc_and_dst_24, ptr @cirrus_colorexpand_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_xor_dst_8, ptr @cirrus_colorexpand_src_xor_dst_16, ptr @cirrus_colorexpand_src_xor_dst_24, ptr @cirrus_colorexpand_src_xor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_or_dst_8, ptr @cirrus_colorexpand_src_or_dst_16, ptr @cirrus_colorexpand_src_or_dst_24, ptr @cirrus_colorexpand_src_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_or_notdst_8, ptr @cirrus_colorexpand_notsrc_or_notdst_16, ptr @cirrus_colorexpand_notsrc_or_notdst_24, ptr @cirrus_colorexpand_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_notxor_dst_8, ptr @cirrus_colorexpand_src_notxor_dst_16, ptr @cirrus_colorexpand_src_notxor_dst_24, ptr @cirrus_colorexpand_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_or_notdst_8, ptr @cirrus_colorexpand_src_or_notdst_16, ptr @cirrus_colorexpand_src_or_notdst_24, ptr @cirrus_colorexpand_src_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_8, ptr @cirrus_colorexpand_notsrc_16, ptr @cirrus_colorexpand_notsrc_24, ptr @cirrus_colorexpand_notsrc_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_or_dst_8, ptr @cirrus_colorexpand_notsrc_or_dst_16, ptr @cirrus_colorexpand_notsrc_or_dst_24, ptr @cirrus_colorexpand_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_and_notdst_8, ptr @cirrus_colorexpand_notsrc_and_notdst_16, ptr @cirrus_colorexpand_notsrc_and_notdst_24, ptr @cirrus_colorexpand_notsrc_and_notdst_32]], align 16
@cirrus_colorexpand_pattern_transp = internal unnamed_addr constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_0_8, ptr @cirrus_colorexpand_pattern_transp_0_16, ptr @cirrus_colorexpand_pattern_transp_0_24, ptr @cirrus_colorexpand_pattern_transp_0_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_and_dst_8, ptr @cirrus_colorexpand_pattern_transp_src_and_dst_16, ptr @cirrus_colorexpand_pattern_transp_src_and_dst_24, ptr @cirrus_colorexpand_pattern_transp_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_and_notdst_8, ptr @cirrus_colorexpand_pattern_transp_src_and_notdst_16, ptr @cirrus_colorexpand_pattern_transp_src_and_notdst_24, ptr @cirrus_colorexpand_pattern_transp_src_and_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notdst_8, ptr @cirrus_colorexpand_pattern_transp_notdst_16, ptr @cirrus_colorexpand_pattern_transp_notdst_24, ptr @cirrus_colorexpand_pattern_transp_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_8, ptr @cirrus_colorexpand_pattern_transp_src_16, ptr @cirrus_colorexpand_pattern_transp_src_24, ptr @cirrus_colorexpand_pattern_transp_src_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_1_8, ptr @cirrus_colorexpand_pattern_transp_1_16, ptr @cirrus_colorexpand_pattern_transp_1_24, ptr @cirrus_colorexpand_pattern_transp_1_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_and_dst_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_dst_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_dst_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_xor_dst_8, ptr @cirrus_colorexpand_pattern_transp_src_xor_dst_16, ptr @cirrus_colorexpand_pattern_transp_src_xor_dst_24, ptr @cirrus_colorexpand_pattern_transp_src_xor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_or_dst_8, ptr @cirrus_colorexpand_pattern_transp_src_or_dst_16, ptr @cirrus_colorexpand_pattern_transp_src_or_dst_24, ptr @cirrus_colorexpand_pattern_transp_src_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_notxor_dst_8, ptr @cirrus_colorexpand_pattern_transp_src_notxor_dst_16, ptr @cirrus_colorexpand_pattern_transp_src_notxor_dst_24, ptr @cirrus_colorexpand_pattern_transp_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_or_notdst_8, ptr @cirrus_colorexpand_pattern_transp_src_or_notdst_16, ptr @cirrus_colorexpand_pattern_transp_src_or_notdst_24, ptr @cirrus_colorexpand_pattern_transp_src_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_or_dst_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_dst_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_dst_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_32]], align 16
@cirrus_colorexpand_pattern = internal unnamed_addr constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_colorexpand_pattern_0_8, ptr @cirrus_colorexpand_pattern_0_16, ptr @cirrus_colorexpand_pattern_0_24, ptr @cirrus_colorexpand_pattern_0_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_and_dst_8, ptr @cirrus_colorexpand_pattern_src_and_dst_16, ptr @cirrus_colorexpand_pattern_src_and_dst_24, ptr @cirrus_colorexpand_pattern_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_and_notdst_8, ptr @cirrus_colorexpand_pattern_src_and_notdst_16, ptr @cirrus_colorexpand_pattern_src_and_notdst_24, ptr @cirrus_colorexpand_pattern_src_and_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notdst_8, ptr @cirrus_colorexpand_pattern_notdst_16, ptr @cirrus_colorexpand_pattern_notdst_24, ptr @cirrus_colorexpand_pattern_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_8, ptr @cirrus_colorexpand_pattern_src_16, ptr @cirrus_colorexpand_pattern_src_24, ptr @cirrus_colorexpand_pattern_src_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_1_8, ptr @cirrus_colorexpand_pattern_1_16, ptr @cirrus_colorexpand_pattern_1_24, ptr @cirrus_colorexpand_pattern_1_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_and_dst_8, ptr @cirrus_colorexpand_pattern_notsrc_and_dst_16, ptr @cirrus_colorexpand_pattern_notsrc_and_dst_24, ptr @cirrus_colorexpand_pattern_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_xor_dst_8, ptr @cirrus_colorexpand_pattern_src_xor_dst_16, ptr @cirrus_colorexpand_pattern_src_xor_dst_24, ptr @cirrus_colorexpand_pattern_src_xor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_or_dst_8, ptr @cirrus_colorexpand_pattern_src_or_dst_16, ptr @cirrus_colorexpand_pattern_src_or_dst_24, ptr @cirrus_colorexpand_pattern_src_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_or_notdst_8, ptr @cirrus_colorexpand_pattern_notsrc_or_notdst_16, ptr @cirrus_colorexpand_pattern_notsrc_or_notdst_24, ptr @cirrus_colorexpand_pattern_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_notxor_dst_8, ptr @cirrus_colorexpand_pattern_src_notxor_dst_16, ptr @cirrus_colorexpand_pattern_src_notxor_dst_24, ptr @cirrus_colorexpand_pattern_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_or_notdst_8, ptr @cirrus_colorexpand_pattern_src_or_notdst_16, ptr @cirrus_colorexpand_pattern_src_or_notdst_24, ptr @cirrus_colorexpand_pattern_src_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_8, ptr @cirrus_colorexpand_pattern_notsrc_16, ptr @cirrus_colorexpand_pattern_notsrc_24, ptr @cirrus_colorexpand_pattern_notsrc_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_or_dst_8, ptr @cirrus_colorexpand_pattern_notsrc_or_dst_16, ptr @cirrus_colorexpand_pattern_notsrc_or_dst_24, ptr @cirrus_colorexpand_pattern_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_and_notdst_8, ptr @cirrus_colorexpand_pattern_notsrc_and_notdst_16, ptr @cirrus_colorexpand_pattern_notsrc_and_notdst_24, ptr @cirrus_colorexpand_pattern_notsrc_and_notdst_32]], align 16
@cirrus_patternfill = internal unnamed_addr constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_patternfill_0_8, ptr @cirrus_patternfill_0_16, ptr @cirrus_patternfill_0_24, ptr @cirrus_patternfill_0_32], [4 x ptr] [ptr @cirrus_patternfill_src_and_dst_8, ptr @cirrus_patternfill_src_and_dst_16, ptr @cirrus_patternfill_src_and_dst_24, ptr @cirrus_patternfill_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_patternfill_src_and_notdst_8, ptr @cirrus_patternfill_src_and_notdst_16, ptr @cirrus_patternfill_src_and_notdst_24, ptr @cirrus_patternfill_src_and_notdst_32], [4 x ptr] [ptr @cirrus_patternfill_notdst_8, ptr @cirrus_patternfill_notdst_16, ptr @cirrus_patternfill_notdst_24, ptr @cirrus_patternfill_notdst_32], [4 x ptr] [ptr @cirrus_patternfill_src_8, ptr @cirrus_patternfill_src_16, ptr @cirrus_patternfill_src_24, ptr @cirrus_patternfill_src_32], [4 x ptr] [ptr @cirrus_patternfill_1_8, ptr @cirrus_patternfill_1_16, ptr @cirrus_patternfill_1_24, ptr @cirrus_patternfill_1_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_and_dst_8, ptr @cirrus_patternfill_notsrc_and_dst_16, ptr @cirrus_patternfill_notsrc_and_dst_24, ptr @cirrus_patternfill_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_patternfill_src_xor_dst_8, ptr @cirrus_patternfill_src_xor_dst_16, ptr @cirrus_patternfill_src_xor_dst_24, ptr @cirrus_patternfill_src_xor_dst_32], [4 x ptr] [ptr @cirrus_patternfill_src_or_dst_8, ptr @cirrus_patternfill_src_or_dst_16, ptr @cirrus_patternfill_src_or_dst_24, ptr @cirrus_patternfill_src_or_dst_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_or_notdst_8, ptr @cirrus_patternfill_notsrc_or_notdst_16, ptr @cirrus_patternfill_notsrc_or_notdst_24, ptr @cirrus_patternfill_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_patternfill_src_notxor_dst_8, ptr @cirrus_patternfill_src_notxor_dst_16, ptr @cirrus_patternfill_src_notxor_dst_24, ptr @cirrus_patternfill_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_patternfill_src_or_notdst_8, ptr @cirrus_patternfill_src_or_notdst_16, ptr @cirrus_patternfill_src_or_notdst_24, ptr @cirrus_patternfill_src_or_notdst_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_8, ptr @cirrus_patternfill_notsrc_16, ptr @cirrus_patternfill_notsrc_24, ptr @cirrus_patternfill_notsrc_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_or_dst_8, ptr @cirrus_patternfill_notsrc_or_dst_16, ptr @cirrus_patternfill_notsrc_or_dst_24, ptr @cirrus_patternfill_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_and_notdst_8, ptr @cirrus_patternfill_notsrc_and_notdst_16, ptr @cirrus_patternfill_notsrc_and_notdst_24, ptr @cirrus_patternfill_notsrc_and_notdst_32]], align 16
@.str.49 = private unnamed_addr constant [67 x i8] c"cirrus: src transparent without colorexpand must be 8bpp or 16bpp\0A\00", align 1
@cirrus_bkwd_transp_rop = internal unnamed_addr constant [16 x [2 x ptr]] [[2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_0_8, ptr @cirrus_bitblt_rop_bkwd_transp_0_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_and_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_and_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_and_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_and_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_1_8, ptr @cirrus_bitblt_rop_bkwd_transp_1_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_xor_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_xor_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_or_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_or_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_or_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_or_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_16]], align 16
@cirrus_fwd_transp_rop = internal unnamed_addr constant [16 x [2 x ptr]] [[2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_0_8, ptr @cirrus_bitblt_rop_fwd_transp_0_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_and_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_and_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_and_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_and_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_8, ptr @cirrus_bitblt_rop_fwd_transp_src_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_1_8, ptr @cirrus_bitblt_rop_fwd_transp_1_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_xor_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_xor_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_or_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_or_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_notxor_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_notxor_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_or_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_or_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_16]], align 16
@cirrus_bkwd_rop = internal unnamed_addr constant [16 x ptr] [ptr @cirrus_bitblt_rop_bkwd_0, ptr @cirrus_bitblt_rop_bkwd_src_and_dst, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_bkwd_src_and_notdst, ptr @cirrus_bitblt_rop_bkwd_notdst, ptr @cirrus_bitblt_rop_bkwd_src, ptr @cirrus_bitblt_rop_bkwd_1, ptr @cirrus_bitblt_rop_bkwd_notsrc_and_dst, ptr @cirrus_bitblt_rop_bkwd_src_xor_dst, ptr @cirrus_bitblt_rop_bkwd_src_or_dst, ptr @cirrus_bitblt_rop_bkwd_notsrc_or_notdst, ptr @cirrus_bitblt_rop_bkwd_src_notxor_dst, ptr @cirrus_bitblt_rop_bkwd_src_or_notdst, ptr @cirrus_bitblt_rop_bkwd_notsrc, ptr @cirrus_bitblt_rop_bkwd_notsrc_or_dst, ptr @cirrus_bitblt_rop_bkwd_notsrc_and_notdst], align 16
@cirrus_fwd_rop = internal unnamed_addr constant [16 x ptr] [ptr @cirrus_bitblt_rop_fwd_0, ptr @cirrus_bitblt_rop_fwd_src_and_dst, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_fwd_src_and_notdst, ptr @cirrus_bitblt_rop_fwd_notdst, ptr @cirrus_bitblt_rop_fwd_src, ptr @cirrus_bitblt_rop_fwd_1, ptr @cirrus_bitblt_rop_fwd_notsrc_and_dst, ptr @cirrus_bitblt_rop_fwd_src_xor_dst, ptr @cirrus_bitblt_rop_fwd_src_or_dst, ptr @cirrus_bitblt_rop_fwd_notsrc_or_notdst, ptr @cirrus_bitblt_rop_fwd_src_notxor_dst, ptr @cirrus_bitblt_rop_fwd_src_or_notdst, ptr @cirrus_bitblt_rop_fwd_notsrc, ptr @cirrus_bitblt_rop_fwd_notsrc_or_dst, ptr @cirrus_bitblt_rop_fwd_notsrc_and_notdst], align 16
@_TRACE_VGA_CIRRUS_BITBLT_START_DSTATE = external local_unnamed_addr global i16, align 2
@.str.50 = private unnamed_addr constant [149 x i8] c"%d@%zu.%06zu:vga_cirrus_bitblt_start rop=0x%02x mode=0x%02x modeext=0x%02x w=%d h=%d dpitch=%d spitch=%d daddr=0x%08x saddr=0x%08x writemask=0x%02x\0A\00", align 1
@.str.51 = private unnamed_addr constant [136 x i8] c"vga_cirrus_bitblt_start rop=0x%02x mode=0x%02x modeext=0x%02x w=%d h=%d dpitch=%d spitch=%d daddr=0x%08x saddr=0x%08x writemask=0x%02x\0A\00", align 1
@cirrus_fill = internal unnamed_addr constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_fill_0_8, ptr @cirrus_fill_0_16, ptr @cirrus_fill_0_24, ptr @cirrus_fill_0_32], [4 x ptr] [ptr @cirrus_fill_src_and_dst_8, ptr @cirrus_fill_src_and_dst_16, ptr @cirrus_fill_src_and_dst_24, ptr @cirrus_fill_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_fill_nop, ptr @cirrus_bitblt_fill_nop, ptr @cirrus_bitblt_fill_nop, ptr @cirrus_bitblt_fill_nop], [4 x ptr] [ptr @cirrus_fill_src_and_notdst_8, ptr @cirrus_fill_src_and_notdst_16, ptr @cirrus_fill_src_and_notdst_24, ptr @cirrus_fill_src_and_notdst_32], [4 x ptr] [ptr @cirrus_fill_notdst_8, ptr @cirrus_fill_notdst_16, ptr @cirrus_fill_notdst_24, ptr @cirrus_fill_notdst_32], [4 x ptr] [ptr @cirrus_fill_src_8, ptr @cirrus_fill_src_16, ptr @cirrus_fill_src_24, ptr @cirrus_fill_src_32], [4 x ptr] [ptr @cirrus_fill_1_8, ptr @cirrus_fill_1_16, ptr @cirrus_fill_1_24, ptr @cirrus_fill_1_32], [4 x ptr] [ptr @cirrus_fill_notsrc_and_dst_8, ptr @cirrus_fill_notsrc_and_dst_16, ptr @cirrus_fill_notsrc_and_dst_24, ptr @cirrus_fill_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_fill_src_xor_dst_8, ptr @cirrus_fill_src_xor_dst_16, ptr @cirrus_fill_src_xor_dst_24, ptr @cirrus_fill_src_xor_dst_32], [4 x ptr] [ptr @cirrus_fill_src_or_dst_8, ptr @cirrus_fill_src_or_dst_16, ptr @cirrus_fill_src_or_dst_24, ptr @cirrus_fill_src_or_dst_32], [4 x ptr] [ptr @cirrus_fill_notsrc_or_notdst_8, ptr @cirrus_fill_notsrc_or_notdst_16, ptr @cirrus_fill_notsrc_or_notdst_24, ptr @cirrus_fill_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_fill_src_notxor_dst_8, ptr @cirrus_fill_src_notxor_dst_16, ptr @cirrus_fill_src_notxor_dst_24, ptr @cirrus_fill_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_fill_src_or_notdst_8, ptr @cirrus_fill_src_or_notdst_16, ptr @cirrus_fill_src_or_notdst_24, ptr @cirrus_fill_src_or_notdst_32], [4 x ptr] [ptr @cirrus_fill_notsrc_8, ptr @cirrus_fill_notsrc_16, ptr @cirrus_fill_notsrc_24, ptr @cirrus_fill_notsrc_32], [4 x ptr] [ptr @cirrus_fill_notsrc_or_dst_8, ptr @cirrus_fill_notsrc_or_dst_16, ptr @cirrus_fill_notsrc_or_dst_24, ptr @cirrus_fill_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_fill_notsrc_and_notdst_8, ptr @cirrus_fill_notsrc_and_notdst_16, ptr @cirrus_fill_notsrc_and_notdst_24, ptr @cirrus_fill_notsrc_and_notdst_32]], align 16
@.str.52 = private unnamed_addr constant [24 x i8] c"s->cirrus_blt_width > 0\00", align 1
@.str.53 = private unnamed_addr constant [32 x i8] c"../qemu/hw/display/cirrus_vga.c\00", align 1
@__PRETTY_FUNCTION__.blit_is_unsafe = private unnamed_addr constant [53 x i8] c"_Bool blit_is_unsafe(struct CirrusVGAState *, _Bool)\00", align 1
@.str.54 = private unnamed_addr constant [25 x i8] c"s->cirrus_blt_height > 0\00", align 1
@.str.55 = private unnamed_addr constant [44 x i8] c"s->cirrus_blt_srcpitch <= CIRRUS_BLTBUFSIZE\00", align 1
@__PRETTY_FUNCTION__.cirrus_bitblt_cputovideo = private unnamed_addr constant [47 x i8] c"int cirrus_bitblt_cputovideo(CirrusVGAState *)\00", align 1
@.str.56 = private unnamed_addr constant [50 x i8] c"cirrus: bitblt (video to cpu) is not implemented\0A\00", align 1
@.str.57 = private unnamed_addr constant [50 x i8] c"cirrus: outport cr_index 0x%02x, cr_value 0x%02x\0A\00", align 1
@.str.58 = private unnamed_addr constant [28 x i8] c"cirrus: mem_readb 0x%016lx\0A\00", align 1
@.str.59 = private unnamed_addr constant [36 x i8] c"cirrus: mmio read - address 0x%04x\0A\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_BLT_DSTATE = external local_unnamed_addr global i16, align 2
@.str.60 = private unnamed_addr constant [57 x i8] c"%d@%zu.%06zu:vga_cirrus_write_blt offset 0x%x, val 0x%x\0A\00", align 1
@.str.61 = private unnamed_addr constant [44 x i8] c"vga_cirrus_write_blt offset 0x%x, val 0x%x\0A\00", align 1
@.str.62 = private unnamed_addr constant [43 x i8] c"cirrus: mem_writeb 0x%016lx value 0x%02lx\0A\00", align 1
@.str.63 = private unnamed_addr constant [55 x i8] c"cirrus: mmio write - addr 0x%04x val 0x%02x (ignored)\0A\00", align 1
@.str.64 = private unnamed_addr constant [42 x i8] c"cirrus: linear bitblt is not implemented\0A\00", align 1
@.str.65 = private unnamed_addr constant [41 x i8] c"cirrus: invalid DAC value 0x%x in 16bpp\0A\00", align 1
@cirrus_vga_info = internal constant %struct.TypeInfo { ptr @.str.66, ptr @.str.67, i64 81568, i64 0, ptr null, ptr null, ptr null, i8 0, i64 0, ptr @cirrus_vga_class_init, ptr null, ptr null, ptr @.compoundliteral.69 }, align 8
@.str.66 = private unnamed_addr constant [11 x i8] c"cirrus-vga\00", align 1
@.str.67 = private unnamed_addr constant [11 x i8] c"pci-device\00", align 1
@.str.68 = private unnamed_addr constant [24 x i8] c"conventional-pci-device\00", align 1
@.compoundliteral.69 = internal global [2 x %struct.InterfaceInfo] [%struct.InterfaceInfo { ptr @.str.68 }, %struct.InterfaceInfo zeroinitializer], align 8
@.str.70 = private unnamed_addr constant [19 x i8] c"vgabios-cirrus.bin\00", align 1
@.str.71 = private unnamed_addr constant [21 x i8] c"Cirrus CLGD 54xx VGA\00", align 1
@vmstate_pci_cirrus_vga = internal constant %struct.VMStateDescription { ptr @.str, i8 0, i8 0, i32 2, i32 2, i32 0, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @.compoundliteral.78, ptr null }, align 8
@pci_vga_cirrus_properties = internal global [4 x %struct.Property] [%struct.Property { ptr @.str.79, ptr @qdev_prop_uint32, i64 2900, i8 0, i64 0, i8 1, %union.anon.3 { i64 4 }, i32 0, ptr null, i32 0, ptr null }, %struct.Property { ptr @.str.80, ptr @qdev_prop_bool, i64 73260, i8 0, i64 0, i8 1, %union.anon.3 { i64 1 }, i32 0, ptr null, i32 0, ptr null }, %struct.Property { ptr @.str.81, ptr @qdev_prop_bool, i64 5340, i8 0, i64 0, i8 1, %union.anon.3 zeroinitializer, i32 0, ptr null, i32 0, ptr null }, %struct.Property zeroinitializer], align 16
@.str.72 = private unnamed_addr constant [7 x i8] c"device\00", align 1
@.str.73 = private unnamed_addr constant [101 x i8] c"/home/dtcxzyw/WorkSpace/Projects/compilers/llvm-opt-benchmark/bench/qemu/qemu/include/hw/qdev-core.h\00", align 1
@__func__.DEVICE_CLASS = private unnamed_addr constant [13 x i8] c"DEVICE_CLASS\00", align 1
@.str.74 = private unnamed_addr constant [106 x i8] c"/home/dtcxzyw/WorkSpace/Projects/compilers/llvm-opt-benchmark/bench/qemu/qemu/include/hw/pci/pci_device.h\00", align 1
@__func__.PCI_DEVICE_CLASS = private unnamed_addr constant [17 x i8] c"PCI_DEVICE_CLASS\00", align 1
@__func__.pci_cirrus_vga_realize = private unnamed_addr constant [23 x i8] c"pci_cirrus_vga_realize\00", align 1
@.str.75 = private unnamed_addr constant [33 x i8] c"Invalid cirrus_vga ram size '%u'\00", align 1
@.str.76 = private unnamed_addr constant [16 x i8] c"cirrus-pci-bar0\00", align 1
@__func__.PCI_CIRRUS_VGA = private unnamed_addr constant [15 x i8] c"PCI_CIRRUS_VGA\00", align 1
@__func__.PCI_DEVICE_GET_CLASS = private unnamed_addr constant [21 x i8] c"PCI_DEVICE_GET_CLASS\00", align 1
@__func__.DEVICE = private unnamed_addr constant [7 x i8] c"DEVICE\00", align 1
@.str.77 = private unnamed_addr constant [4 x i8] c"dev\00", align 1
@vmstate_pci_device = external constant %struct.VMStateDescription, align 8
@.compoundliteral.78 = internal global [3 x %struct.VMStateField] [%struct.VMStateField { ptr @.str.77, ptr null, i64 0, i64 2608, i64 0, i32 0, i64 0, i64 0, ptr null, i32 8, ptr @vmstate_pci_device, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str, ptr null, i64 2608, i64 78960, i64 0, i32 0, i64 0, i64 0, ptr null, i32 8, ptr @vmstate_cirrus_vga, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr null, ptr null, i64 0, i64 0, i64 0, i32 0, i64 0, i64 0, ptr null, i32 65536, ptr null, i32 0, i32 0, ptr null }], align 8
@.str.79 = private unnamed_addr constant [10 x i8] c"vgamem_mb\00", align 1
@qdev_prop_uint32 = external constant %struct.PropertyInfo, align 8
@.str.80 = private unnamed_addr constant [8 x i8] c"blitter\00", align 1
@qdev_prop_bool = external constant %struct.PropertyInfo, align 8
@.str.81 = private unnamed_addr constant [15 x i8] c"global-vmstate\00", align 1
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_cirrus_vga_register_types, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_post_load(ptr noundef %opaque, i32 %version_id) #0 {
entry:
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 12
  %0 = load i8, ptr %cirrus_shadow_gr0, align 8
  %1 = and i8 %0, 15
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 14
  store i8 %1, ptr %gr, align 2
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 13
  %2 = load i8, ptr %cirrus_shadow_gr1, align 1
  %3 = and i8 %2, 15
  %arrayidx7 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 1
  store i8 %3, ptr %arrayidx7, align 1
  %arrayidx.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 11
  %4 = load i8, ptr %arrayidx.i, align 1
  %5 = and i8 %4, 1
  %cmp.not.i = icmp eq i8 %5, 0
  %arrayidx4.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 9
  %offset.0.in.i = load i8, ptr %arrayidx4.i, align 1
  %offset.0.i = zext i8 %offset.0.in.i to i32
  %6 = and i8 %4, 32
  %cmp15.not.i = icmp eq i8 %6, 0
  %offset.1.v.i = select i1 %cmp15.not.i, i32 12, i32 14
  %offset.1.i = shl nuw nsw i32 %offset.0.i, %offset.1.v.i
  %real_vram_size.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 41
  %7 = load i32, ptr %real_vram_size.i, align 8
  %limit.0.i = tail call i32 @llvm.usub.sat.i32(i32 %7, i32 %offset.1.i)
  %cmp45.not.not.i = icmp ugt i32 %7, %offset.1.i
  %spec.select = select i1 %cmp45.not.not.i, i32 %offset.1.i, i32 0
  %spec.select27 = select i1 %cmp45.not.not.i, i32 %limit.0.i, i32 0
  %arrayidx55.i = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 16, i64 0
  store i32 %spec.select, ptr %arrayidx55.i, align 4
  %arrayidx58.i = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 17, i64 0
  store i32 %spec.select27, ptr %arrayidx58.i, align 4
  %arrayidx4.i10 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 10
  %offset.0.in.in.i12 = select i1 %cmp.not.i, ptr %arrayidx4.i, ptr %arrayidx4.i10
  %offset.0.in.i13 = load i8, ptr %offset.0.in.in.i12, align 1
  %offset.0.i14 = zext i8 %offset.0.in.i13 to i32
  %offset.1.i17 = shl nuw nsw i32 %offset.0.i14, %offset.1.v.i
  %limit.0.i19 = tail call i32 @llvm.usub.sat.i32(i32 %7, i32 %offset.1.i17)
  br i1 %cmp.not.i, label %if.then36.i, label %if.end44.i

if.then36.i:                                      ; preds = %entry
  %cmp37.i = icmp ugt i32 %limit.0.i19, 32768
  br i1 %cmp37.i, label %if.end44.thread27.i, label %if.else52.i21

if.end44.thread27.i:                              ; preds = %if.then36.i
  %add40.i = add nuw nsw i32 %offset.1.i17, 32768
  %sub41.i = add i32 %limit.0.i19, -32768
  br label %cirrus_update_bank_ptr.exit26

if.end44.i:                                       ; preds = %entry
  %cmp45.not.not.i20 = icmp ugt i32 %7, %offset.1.i17
  br i1 %cmp45.not.not.i20, label %cirrus_update_bank_ptr.exit26, label %if.else52.i21

if.else52.i21:                                    ; preds = %if.end44.i, %if.then36.i
  br label %cirrus_update_bank_ptr.exit26

cirrus_update_bank_ptr.exit26:                    ; preds = %if.end44.thread27.i, %if.end44.i, %if.else52.i21
  %.sink33.i22 = phi i32 [ 0, %if.else52.i21 ], [ %add40.i, %if.end44.thread27.i ], [ %offset.1.i17, %if.end44.i ]
  %.sink.i23 = phi i32 [ 0, %if.else52.i21 ], [ %sub41.i, %if.end44.thread27.i ], [ %limit.0.i19, %if.end44.i ]
  %arrayidx55.i24 = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 16, i64 1
  store i32 %.sink33.i22, ptr %arrayidx55.i24, align 4
  %arrayidx58.i25 = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 17, i64 1
  store i32 %.sink.i23, ptr %arrayidx58.i25, align 4
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %opaque)
  %graphic_mode = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 44
  store i32 -1, ptr %graphic_mode, align 16
  ret i32 0
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @cirrus_init_common(ptr noundef %s, ptr noundef %owner, i32 noundef %device_id, i32 noundef %is_pci, ptr noundef %system_memory, ptr noundef %system_io) local_unnamed_addr #0 {
entry:
  %.b = load i1, ptr @cirrus_init_common.inited, align 4
  br i1 %.b, label %if.end5, label %if.then

if.then:                                          ; preds = %entry
  store i1 true, ptr @cirrus_init_common.inited, align 4
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 16 dereferenceable(256) @rop_to_index, i8 2, i64 256, i1 false)
  store i8 0, ptr @rop_to_index, align 16
  store i8 1, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 5), align 1
  store i8 3, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 9), align 1
  store i8 4, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 11), align 1
  store i8 5, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 13), align 1
  store i8 6, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 14), align 2
  store i8 7, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 80), align 16
  store i8 8, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 89), align 1
  store i8 9, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 109), align 1
  store i8 10, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 144), align 16
  store i8 11, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 149), align 1
  store i8 12, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 173), align 1
  store i8 13, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 208), align 16
  store i8 14, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 214), align 2
  store i8 15, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 218), align 2
  %device_id1 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 42
  store i32 %device_id, ptr %device_id1, align 4
  %tobool2.not = icmp eq i32 %is_pci, 0
  %bustype4 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 43
  %. = select i1 %tobool2.not, i32 56, i32 32
  store i32 %., ptr %bustype4, align 16
  br label %if.end5

if.end5:                                          ; preds = %if.then, %entry
  %cirrus_vga_io = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 1
  tail call void @memory_region_init_io(ptr noundef nonnull %cirrus_vga_io, ptr noundef %owner, ptr noundef nonnull @cirrus_vga_io_ops, ptr noundef %s, ptr noundef nonnull @.str.28, i64 noundef 48) #14
  tail call void @memory_region_set_flush_coalesced(ptr noundef nonnull %cirrus_vga_io) #14
  tail call void @memory_region_add_subregion(ptr noundef %system_io, i64 noundef 944, ptr noundef nonnull %cirrus_vga_io) #14
  %low_mem_container = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 7
  tail call void @memory_region_init(ptr noundef nonnull %low_mem_container, ptr noundef %owner, ptr noundef nonnull @.str.29, i64 noundef 131072) #14
  %low_mem = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 8
  tail call void @memory_region_init_io(ptr noundef nonnull %low_mem, ptr noundef %owner, ptr noundef nonnull @cirrus_vga_mem_ops, ptr noundef %s, ptr noundef nonnull @.str.30, i64 noundef 131072) #14
  tail call void @memory_region_add_subregion(ptr noundef nonnull %low_mem_container, i64 noundef 0, ptr noundef nonnull %low_mem) #14
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  %arrayidx14 = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 9, i64 0
  tail call void @memory_region_init_alias(ptr noundef %arrayidx14, ptr noundef %owner, ptr noundef nonnull @.str.31, ptr noundef nonnull %vram, i64 noundef 0, i64 noundef 32768) #14
  tail call void @memory_region_set_enabled(ptr noundef %arrayidx14, i1 noundef zeroext false) #14
  tail call void @memory_region_add_subregion_overlap(ptr noundef nonnull %low_mem_container, i64 noundef 0, ptr noundef %arrayidx14, i32 noundef 1) #14
  %arrayidx14.c = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 9, i64 1
  tail call void @memory_region_init_alias(ptr noundef %arrayidx14.c, ptr noundef %owner, ptr noundef nonnull @.str.32, ptr noundef nonnull %vram, i64 noundef 0, i64 noundef 32768) #14
  tail call void @memory_region_set_enabled(ptr noundef %arrayidx14.c, i1 noundef zeroext false) #14
  tail call void @memory_region_add_subregion_overlap(ptr noundef nonnull %low_mem_container, i64 noundef 32768, ptr noundef %arrayidx14.c, i32 noundef 1) #14
  tail call void @memory_region_add_subregion_overlap(ptr noundef %system_memory, i64 noundef 655360, ptr noundef nonnull %low_mem_container, i32 noundef 1) #14
  tail call void @memory_region_set_coalescing(ptr noundef nonnull %low_mem) #14
  %cirrus_linear_io = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 2
  %vram_size_mb = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 4
  %0 = load i32, ptr %vram_size_mb, align 4
  %conv24 = zext i32 %0 to i64
  %mul25 = shl nuw nsw i64 %conv24, 20
  tail call void @memory_region_init_io(ptr noundef nonnull %cirrus_linear_io, ptr noundef %owner, ptr noundef nonnull @cirrus_linear_io_ops, ptr noundef %s, ptr noundef nonnull @.str.33, i64 noundef %mul25) #14
  tail call void @memory_region_set_flush_coalesced(ptr noundef nonnull %cirrus_linear_io) #14
  %cirrus_linear_bitblt_io = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 3
  tail call void @memory_region_init_io(ptr noundef nonnull %cirrus_linear_bitblt_io, ptr noundef %owner, ptr noundef nonnull @cirrus_linear_bitblt_io_ops, ptr noundef %s, ptr noundef nonnull @.str.34, i64 noundef 4194304) #14
  tail call void @memory_region_set_flush_coalesced(ptr noundef nonnull %cirrus_linear_bitblt_io) #14
  %cirrus_mmio_io = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 4
  tail call void @memory_region_init_io(ptr noundef nonnull %cirrus_mmio_io, ptr noundef %owner, ptr noundef nonnull @cirrus_mmio_io_ops, ptr noundef %s, ptr noundef nonnull @.str.35, i64 noundef 4096) #14
  tail call void @memory_region_set_flush_coalesced(ptr noundef nonnull %cirrus_mmio_io) #14
  %device_id29 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 42
  %1 = load i32, ptr %device_id29, align 4
  %cmp30 = icmp eq i32 %1, 184
  %conv32 = select i1 %cmp30, i32 4194304, i32 2097152
  %real_vram_size = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 41
  store i32 %conv32, ptr %real_vram_size, align 8
  %sub = add nsw i32 %conv32, -1
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  store i32 %sub, ptr %cirrus_addr_mask, align 16
  %sub35 = add nsw i32 %conv32, -256
  %linear_mmio_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 11
  store i32 %sub35, ptr %linear_mmio_mask, align 4
  %get_bpp = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 32
  store ptr @cirrus_get_bpp, ptr %get_bpp, align 16
  %get_offsets = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 33
  store ptr @cirrus_get_offsets, ptr %get_offsets, align 8
  %get_resolution = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 34
  store ptr @cirrus_get_resolution, ptr %get_resolution, align 16
  %cursor_invalidate = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 75
  store ptr @cirrus_cursor_invalidate, ptr %cursor_invalidate, align 8
  %cursor_draw_line = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 76
  store ptr @cirrus_cursor_draw_line, ptr %cursor_draw_line, align 16
  tail call void @qemu_register_reset(ptr noundef nonnull @cirrus_reset, ptr noundef %s) #14
  ret void
}

declare void @memory_region_init_io(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #1

declare void @memory_region_set_flush_coalesced(ptr noundef) local_unnamed_addr #1

declare void @memory_region_add_subregion(ptr noundef, i64 noundef, ptr noundef) local_unnamed_addr #1

declare void @memory_region_init(ptr noundef, ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #1

declare void @memory_region_init_alias(ptr noundef, ptr noundef, ptr noundef, ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #1

declare void @memory_region_set_enabled(ptr noundef, i1 noundef zeroext) local_unnamed_addr #1

declare void @memory_region_add_subregion_overlap(ptr noundef, i64 noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

declare void @memory_region_set_coalescing(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_get_bpp(ptr nocapture noundef readonly %s1) #0 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 11, i64 7
  %0 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %0 to i32
  %and = and i32 %conv, 1
  %cmp.not = icmp eq i32 %and, 0
  br i1 %cmp.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %and6 = and i32 %conv, 14
  switch i32 %and6, label %if.end [
    i32 8, label %sw.bb11
    i32 2, label %sw.bb7
    i32 4, label %sw.bb8
    i32 6, label %sw.bb9
  ]

sw.bb7:                                           ; preds = %if.then
  %1 = getelementptr i8, ptr %s1, i64 70587
  %s1.val = load i8, ptr %1, align 1
  %2 = and i8 %s1.val, 15
  %and.i = zext nneg i8 %2 to i32
  switch i32 %and.i, label %do.body.i [
    i32 0, label %if.end
    i32 1, label %sw.bb1.i
  ]

sw.bb1.i:                                         ; preds = %sw.bb7
  br label %if.end

do.body.i:                                        ; preds = %sw.bb7
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i = and i32 %3, 2048
  %cmp.i.not.i = icmp eq i32 %and.i.i, 0
  br i1 %cmp.i.not.i, label %if.end, label %if.then.i

if.then.i:                                        ; preds = %do.body.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.65, i32 noundef %and.i) #14
  br label %if.end

sw.bb8:                                           ; preds = %if.then
  br label %if.end

sw.bb9:                                           ; preds = %if.then
  %4 = getelementptr i8, ptr %s1, i64 70587
  %s1.val4 = load i8, ptr %4, align 1
  %5 = and i8 %s1.val4, 15
  %and.i5 = zext nneg i8 %5 to i32
  switch i32 %and.i5, label %do.body.i8 [
    i32 0, label %if.end
    i32 1, label %sw.bb1.i6
  ]

sw.bb1.i6:                                        ; preds = %sw.bb9
  br label %if.end

do.body.i8:                                       ; preds = %sw.bb9
  %6 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i9 = and i32 %6, 2048
  %cmp.i.not.i10 = icmp eq i32 %and.i.i9, 0
  br i1 %cmp.i.not.i10, label %if.end, label %if.then.i11

if.then.i11:                                      ; preds = %do.body.i8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.65, i32 noundef %and.i5) #14
  br label %if.end

sw.bb11:                                          ; preds = %if.then
  br label %if.end

if.end:                                           ; preds = %if.then.i11, %do.body.i8, %sw.bb1.i6, %sw.bb9, %if.then.i, %do.body.i, %sw.bb1.i, %sw.bb7, %entry, %if.then, %sw.bb8, %sw.bb11
  %ret.0 = phi i32 [ 32, %sw.bb11 ], [ 24, %sw.bb8 ], [ 8, %if.then ], [ 0, %entry ], [ 16, %sw.bb1.i ], [ 15, %sw.bb7 ], [ 15, %do.body.i ], [ 15, %if.then.i ], [ 16, %sw.bb1.i6 ], [ 15, %sw.bb9 ], [ 15, %do.body.i8 ], [ 15, %if.then.i11 ]
  ret i32 %ret.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @cirrus_get_offsets(ptr nocapture noundef readonly %s1, ptr nocapture noundef writeonly %pline_offset, ptr nocapture noundef writeonly %pstart_addr, ptr nocapture noundef writeonly %pline_compare) #2 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 19, i64 19
  %0 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %0 to i32
  %arrayidx3 = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 19, i64 27
  %1 = load i8, ptr %arrayidx3, align 1
  %2 = and i8 %1, 16
  %and = zext nneg i8 %2 to i32
  %3 = shl nuw nsw i32 %and, 7
  %4 = shl nuw nsw i32 %conv, 3
  %shl5 = or disjoint i32 %3, %4
  store i32 %shl5, ptr %pline_offset, align 4
  %arrayidx8 = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 19, i64 12
  %5 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %5 to i32
  %shl10 = shl nuw nsw i32 %conv9, 8
  %arrayidx13 = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 19, i64 13
  %6 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %6 to i32
  %or15 = or disjoint i32 %shl10, %conv14
  %7 = load i8, ptr %arrayidx3, align 1
  %conv19 = zext i8 %7 to i32
  %and20 = shl nuw nsw i32 %conv19, 16
  %shl21 = and i32 %and20, 65536
  %or22 = or disjoint i32 %shl21, %or15
  %and27 = shl nuw nsw i32 %conv19, 15
  %shl28 = and i32 %and27, 393216
  %or29 = or disjoint i32 %or22, %shl28
  %arrayidx32 = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 19, i64 29
  %8 = load i8, ptr %arrayidx32, align 1
  %9 = and i8 %8, -128
  %and34 = zext i8 %9 to i32
  %shl35 = shl nuw nsw i32 %and34, 12
  %or36 = or disjoint i32 %or29, %shl35
  store i32 %or36, ptr %pstart_addr, align 4
  %arrayidx39 = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 19, i64 24
  %10 = load i8, ptr %arrayidx39, align 1
  %conv40 = zext i8 %10 to i32
  %arrayidx43 = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 19, i64 7
  %11 = load i8, ptr %arrayidx43, align 1
  %12 = and i8 %11, 16
  %and45 = zext nneg i8 %12 to i32
  %shl46 = shl nuw nsw i32 %and45, 4
  %or47 = or disjoint i32 %shl46, %conv40
  %arrayidx50 = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 19, i64 9
  %13 = load i8, ptr %arrayidx50, align 1
  %14 = and i8 %13, 64
  %and52 = zext nneg i8 %14 to i32
  %shl53 = shl nuw nsw i32 %and52, 3
  %or54 = or disjoint i32 %or47, %shl53
  store i32 %or54, ptr %pline_compare, align 4
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal void @cirrus_get_resolution(ptr nocapture noundef readonly %s, ptr nocapture noundef writeonly %pwidth, ptr nocapture noundef writeonly %pheight) #2 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 19, i64 1
  %0 = load i8, ptr %arrayidx, align 1
  %arrayidx2 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 19, i64 18
  %1 = load i8, ptr %arrayidx2, align 1
  %conv3 = zext i8 %1 to i32
  %arrayidx5 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 19, i64 7
  %2 = load i8, ptr %arrayidx5, align 1
  %conv6 = zext i8 %2 to i32
  %and = shl nuw nsw i32 %conv6, 7
  %shl = and i32 %and, 256
  %or = or disjoint i32 %shl, %conv3
  %and10 = shl nuw nsw i32 %conv6, 3
  %shl11 = and i32 %and10, 512
  %or12 = or disjoint i32 %shl11, 1
  %add13 = add nuw nsw i32 %or12, %or
  %arrayidx15 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 19, i64 26
  %3 = load i8, ptr %arrayidx15, align 1
  %4 = and i8 %3, 1
  %5 = zext nneg i8 %4 to i32
  %spec.select = shl nuw nsw i32 %add13, %5
  %conv = zext i8 %0 to i32
  %add = shl nuw nsw i32 %conv, 3
  %mul = add nuw nsw i32 %add, 8
  store i32 %mul, ptr %pwidth, align 4
  store i32 %spec.select, ptr %pheight, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_cursor_invalidate(ptr noundef %s1) #0 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 11, i64 18
  %0 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %0 to i32
  %and = and i32 %conv, 1
  %tobool.not = icmp eq i32 %and, 0
  %and5 = and i32 %conv, 4
  %tobool6.not = icmp eq i32 %and5, 0
  %. = select i1 %tobool6.not, i32 32, i32 64
  %size.0 = select i1 %tobool.not, i32 0, i32 %.
  %last_hw_cursor_size = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 36
  %1 = load i32, ptr %last_hw_cursor_size, align 4
  %cmp.not = icmp eq i32 %1, %size.0
  br i1 %cmp.not, label %lor.lhs.false, label %if.then18

lor.lhs.false:                                    ; preds = %entry
  %last_hw_cursor_x = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 37
  %2 = load i32, ptr %last_hw_cursor_x, align 8
  %hw_cursor_x = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 73
  %3 = load i32, ptr %hw_cursor_x, align 16
  %cmp12.not = icmp eq i32 %2, %3
  br i1 %cmp12.not, label %lor.lhs.false14, label %if.then18

lor.lhs.false14:                                  ; preds = %lor.lhs.false
  %last_hw_cursor_y = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 38
  %4 = load i32, ptr %last_hw_cursor_y, align 4
  %hw_cursor_y = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 74
  %5 = load i32, ptr %hw_cursor_y, align 4
  %cmp16.not = icmp eq i32 %4, %5
  br i1 %cmp16.not, label %if.end26, label %if.then18

if.then18:                                        ; preds = %lor.lhs.false14, %lor.lhs.false, %entry
  %tobool.not.i = icmp eq i32 %1, 0
  br i1 %tobool.not.i, label %invalidate_cursor1.exit, label %if.then.i

if.then.i:                                        ; preds = %if.then18
  %last_hw_cursor_y.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 38
  %6 = load i32, ptr %last_hw_cursor_y.i, align 4
  %last_hw_cursor_y_start.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 39
  %7 = load i32, ptr %last_hw_cursor_y_start.i, align 16
  %add.i = add i32 %7, %6
  %last_hw_cursor_y_end.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 40
  %8 = load i32, ptr %last_hw_cursor_y_end.i, align 4
  %add2.i = add i32 %8, %6
  tail call void @vga_invalidate_scanlines(ptr noundef nonnull %s1, i32 noundef %add.i, i32 noundef %add2.i) #14
  %.pre = load i8, ptr %arrayidx, align 1
  br label %invalidate_cursor1.exit

invalidate_cursor1.exit:                          ; preds = %if.then18, %if.then.i
  %9 = phi i8 [ %0, %if.then18 ], [ %.pre, %if.then.i ]
  store i32 %size.0, ptr %last_hw_cursor_size, align 4
  %hw_cursor_x21 = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 73
  %10 = load i32, ptr %hw_cursor_x21, align 16
  %last_hw_cursor_x22 = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 37
  store i32 %10, ptr %last_hw_cursor_x22, align 8
  %hw_cursor_y24 = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 74
  %11 = load i32, ptr %hw_cursor_y24, align 4
  %last_hw_cursor_y25 = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 38
  store i32 %11, ptr %last_hw_cursor_y25, align 4
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 1
  %12 = load ptr, ptr %vram_ptr.i, align 8
  %real_vram_size.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 41
  %13 = load i32, ptr %real_vram_size.i, align 8
  %idx.ext.i = sext i32 %13 to i64
  %add.ptr.i = getelementptr i8, ptr %12, i64 %idx.ext.i
  %add.ptr1.i = getelementptr i8, ptr %add.ptr.i, i64 -16384
  %14 = and i8 %9, 4
  %tobool.not.i16 = icmp eq i8 %14, 0
  %arrayidx30.i = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 11, i64 19
  %15 = load i8, ptr %arrayidx30.i, align 1
  br i1 %tobool.not.i16, label %if.else.i, label %if.then.i17

if.then.i17:                                      ; preds = %invalidate_cursor1.exit
  %16 = and i8 %15, 60
  %and7.i = zext nneg i8 %16 to i64
  %mul.i = shl nuw nsw i64 %and7.i, 8
  %add.ptr9.i = getelementptr i8, ptr %add.ptr1.i, i64 %mul.i
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i, %if.then.i17
  %y_max.043.i = phi i32 [ -1, %if.then.i17 ], [ %y_max.1.i, %for.body.i ]
  %y_min.042.i = phi i32 [ 64, %if.then.i17 ], [ %y_min.2.i, %for.body.i ]
  %y.041.i = phi i32 [ 0, %if.then.i17 ], [ %inc.i, %for.body.i ]
  %src.040.i = phi ptr [ %add.ptr9.i, %if.then.i17 ], [ %add.ptr27.i, %for.body.i ]
  %17 = load <4 x i32>, ptr %src.040.i, align 4
  %18 = tail call i32 @llvm.vector.reduce.or.v4i32(<4 x i32> %17)
  %tobool17.not.i = icmp eq i32 %18, 0
  %spec.select.i = tail call i32 @llvm.smin.i32(i32 %y.041.i, i32 %y_min.042.i)
  %spec.select37.i = tail call i32 @llvm.smax.i32(i32 %y.041.i, i32 %y_max.043.i)
  %y_min.2.i = select i1 %tobool17.not.i, i32 %y_min.042.i, i32 %spec.select.i
  %y_max.1.i = select i1 %tobool17.not.i, i32 %y_max.043.i, i32 %spec.select37.i
  %add.ptr27.i = getelementptr i8, ptr %src.040.i, i64 16
  %inc.i = add nuw nsw i32 %y.041.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 64
  br i1 %exitcond.not.i, label %cirrus_cursor_compute_yrange.exit, label %for.body.i, !llvm.loop !5

if.else.i:                                        ; preds = %invalidate_cursor1.exit
  %19 = and i8 %15, 63
  %and32.i = zext nneg i8 %19 to i64
  %mul33.i = shl nuw nsw i64 %and32.i, 8
  %add.ptr35.i = getelementptr i8, ptr %add.ptr1.i, i64 %mul33.i
  br label %for.body39.i

for.body39.i:                                     ; preds = %for.body39.i, %if.else.i
  %y_max.247.i = phi i32 [ -1, %if.else.i ], [ %y_max.3.i, %for.body39.i ]
  %y_min.346.i = phi i32 [ 32, %if.else.i ], [ %y_min.5.i, %for.body39.i ]
  %y.145.i = phi i32 [ 0, %if.else.i ], [ %inc57.i, %for.body39.i ]
  %src.144.i = phi ptr [ %add.ptr35.i, %if.else.i ], [ %add.ptr55.i, %for.body39.i ]
  %20 = load i32, ptr %src.144.i, align 4
  %add.ptr41.i = getelementptr i8, ptr %src.144.i, i64 128
  %21 = load i32, ptr %add.ptr41.i, align 4
  %or43.i = or i32 %21, %20
  %tobool44.not.i = icmp eq i32 %or43.i, 0
  %spec.select36.i = tail call i32 @llvm.smin.i32(i32 %y.145.i, i32 %y_min.346.i)
  %spec.select38.i = tail call i32 @llvm.smax.i32(i32 %y.145.i, i32 %y_max.247.i)
  %y_min.5.i = select i1 %tobool44.not.i, i32 %y_min.346.i, i32 %spec.select36.i
  %y_max.3.i = select i1 %tobool44.not.i, i32 %y_max.247.i, i32 %spec.select38.i
  %add.ptr55.i = getelementptr i8, ptr %src.144.i, i64 4
  %inc57.i = add nuw nsw i32 %y.145.i, 1
  %exitcond49.not.i = icmp eq i32 %inc57.i, 32
  br i1 %exitcond49.not.i, label %cirrus_cursor_compute_yrange.exit, label %for.body39.i, !llvm.loop !7

cirrus_cursor_compute_yrange.exit:                ; preds = %for.body.i, %for.body39.i
  %y_min.6.i = phi i32 [ %y_min.5.i, %for.body39.i ], [ %y_min.2.i, %for.body.i ]
  %y_max.4.i = phi i32 [ %y_max.3.i, %for.body39.i ], [ %y_max.1.i, %for.body.i ]
  %cmp60.i = icmp sgt i32 %y_min.6.i, %y_max.4.i
  %add.i18 = add i32 %y_max.4.i, 1
  %spec.select51.i = select i1 %cmp60.i, i32 0, i32 %y_min.6.i
  %spec.select52.i = select i1 %cmp60.i, i32 0, i32 %add.i18
  %22 = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 39
  store i32 %spec.select51.i, ptr %22, align 16
  %23 = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 40
  store i32 %spec.select52.i, ptr %23, align 4
  br i1 %tobool.not, label %if.end26, label %if.then.i21

if.then.i21:                                      ; preds = %cirrus_cursor_compute_yrange.exit
  %add.i24 = add i32 %spec.select51.i, %11
  %add2.i26 = add i32 %spec.select52.i, %11
  tail call void @vga_invalidate_scanlines(ptr noundef nonnull %s1, i32 noundef %add.i24, i32 noundef %add2.i26) #14
  br label %if.end26

if.end26:                                         ; preds = %if.then.i21, %cirrus_cursor_compute_yrange.exit, %lor.lhs.false14
  ret void
}

; Function Attrs: nofree nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_cursor_draw_line(ptr nocapture noundef readonly %s1, ptr nocapture noundef %d1, i32 noundef %scr_y) #3 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 11, i64 18
  %0 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %0 to i32
  %and = and i32 %conv, 1
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %return, label %if.end

if.end:                                           ; preds = %entry
  %and5 = and i32 %conv, 4
  %tobool6.not = icmp eq i32 %and5, 0
  %. = select i1 %tobool6.not, i32 32, i32 64
  %hw_cursor_y = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 74
  %1 = load i32, ptr %hw_cursor_y, align 4
  %cmp = icmp ule i32 %1, %scr_y
  %add = add i32 %1, %.
  %cmp13.not = icmp ugt i32 %add, %scr_y
  %or.cond = and i1 %cmp, %cmp13.not
  br i1 %or.cond, label %if.end16, label %return

if.end16:                                         ; preds = %if.end
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 1
  %2 = load ptr, ptr %vram_ptr, align 8
  %real_vram_size = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 41
  %3 = load i32, ptr %real_vram_size, align 8
  %idx.ext = sext i32 %3 to i64
  %add.ptr18 = getelementptr i8, ptr %2, i64 %idx.ext
  %add.ptr19 = getelementptr i8, ptr %add.ptr18, i64 -16384
  %4 = and i8 %0, 4
  %tobool25.not = icmp eq i8 %4, 0
  %arrayidx48 = getelementptr %struct.VGACommonState, ptr %s1, i64 0, i32 11, i64 19
  %5 = load i8, ptr %arrayidx48, align 1
  %sub56 = sub i32 %scr_y, %1
  br i1 %tobool25.not, label %if.else45, label %if.then26

if.then26:                                        ; preds = %if.end16
  %6 = and i8 %5, 60
  %and31 = zext nneg i8 %6 to i64
  %mul = shl nuw nsw i64 %and31, 8
  %add.ptr33 = getelementptr i8, ptr %add.ptr19, i64 %mul
  %mul36 = shl i32 %sub56, 4
  %idx.ext37 = zext i32 %mul36 to i64
  %add.ptr38 = getelementptr i8, ptr %add.ptr33, i64 %idx.ext37
  %7 = load i32, ptr %add.ptr38, align 4
  %arrayidx40 = getelementptr i32, ptr %add.ptr38, i64 1
  %8 = load i32, ptr %arrayidx40, align 4
  %or = or i32 %8, %7
  %arrayidx41 = getelementptr i32, ptr %add.ptr38, i64 2
  %9 = load i32, ptr %arrayidx41, align 4
  %or42 = or i32 %or, %9
  %arrayidx43 = getelementptr i32, ptr %add.ptr38, i64 3
  br label %if.end64

if.else45:                                        ; preds = %if.end16
  %10 = and i8 %5, 63
  %and50 = zext nneg i8 %10 to i64
  %mul51 = shl nuw nsw i64 %and50, 8
  %add.ptr53 = getelementptr i8, ptr %add.ptr19, i64 %mul51
  %mul57 = shl i32 %sub56, 2
  %idx.ext58 = zext i32 %mul57 to i64
  %add.ptr59 = getelementptr i8, ptr %add.ptr53, i64 %idx.ext58
  %add.ptr61 = getelementptr i8, ptr %add.ptr59, i64 128
  %11 = load i32, ptr %add.ptr61, align 4
  br label %if.end64

if.end64:                                         ; preds = %if.else45, %if.then26
  %.sink82.in = phi ptr [ %add.ptr59, %if.else45 ], [ %arrayidx43, %if.then26 ]
  %.sink = phi i32 [ %11, %if.else45 ], [ %or42, %if.then26 ]
  %poffset.0 = phi i64 [ 128, %if.else45 ], [ 8, %if.then26 ]
  %src.0 = phi ptr [ %add.ptr59, %if.else45 ], [ %add.ptr38, %if.then26 ]
  %.sink82 = load i32, ptr %.sink82.in, align 4
  %or63 = or i32 %.sink, %.sink82
  %tobool65.not = icmp eq i32 %or63, 0
  br i1 %tobool65.not, label %return, label %if.end67

if.end67:                                         ; preds = %if.end64
  %hw_cursor_x = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 73
  %12 = load i32, ptr %hw_cursor_x, align 16
  %last_scr_width = getelementptr inbounds %struct.VGACommonState, ptr %s1, i64 0, i32 56
  %13 = load i32, ptr %last_scr_width, align 8
  %cmp70.not = icmp ult i32 %12, %13
  br i1 %cmp70.not, label %if.end73, label %return

if.end73:                                         ; preds = %if.end67
  %add76 = add i32 %12, %.
  %spec.select = tail call i32 @llvm.umin.i32(i32 %add76, i32 %13)
  %sub85 = sub i32 %spec.select, %12
  %cirrus_hidden_palette = getelementptr inbounds %struct.CirrusVGAState, ptr %s1, i64 0, i32 18
  %14 = load i8, ptr %cirrus_hidden_palette, align 1
  %conv87 = zext i8 %14 to i32
  %and1.i = and i32 %conv87, 1
  %and.i = shl nuw nsw i32 %conv87, 2
  %shl.i = and i32 %and.i, 252
  %shl2.i = shl nuw nsw i32 %and1.i, 1
  %or.i = or disjoint i32 %shl.i, %shl2.i
  %or3.i = or disjoint i32 %or.i, %and1.i
  %arrayidx88 = getelementptr %struct.CirrusVGAState, ptr %s1, i64 0, i32 18, i64 1
  %15 = load i8, ptr %arrayidx88, align 1
  %conv89 = zext i8 %15 to i32
  %and1.i43 = and i32 %conv89, 1
  %and.i44 = shl nuw nsw i32 %conv89, 2
  %shl.i45 = and i32 %and.i44, 252
  %shl2.i46 = shl nuw nsw i32 %and1.i43, 1
  %or.i47 = or disjoint i32 %shl.i45, %shl2.i46
  %or3.i48 = or disjoint i32 %or.i47, %and1.i43
  %arrayidx91 = getelementptr %struct.CirrusVGAState, ptr %s1, i64 0, i32 18, i64 2
  %16 = load i8, ptr %arrayidx91, align 1
  %conv92 = zext i8 %16 to i32
  %and1.i49 = and i32 %conv92, 1
  %and.i50 = shl nuw nsw i32 %conv92, 2
  %shl.i51 = and i32 %and.i50, 252
  %shl2.i52 = shl nuw nsw i32 %and1.i49, 1
  %or.i53 = or disjoint i32 %shl.i51, %shl2.i52
  %or3.i54 = or disjoint i32 %or.i53, %and1.i49
  %shl.i55 = shl nuw nsw i32 %or3.i, 16
  %shl1.i = shl nuw nsw i32 %or3.i48, 8
  %or.i56 = or disjoint i32 %shl1.i, %shl.i55
  %or2.i = or disjoint i32 %or.i56, %or3.i54
  %arrayidx95 = getelementptr %struct.CirrusVGAState, ptr %s1, i64 0, i32 18, i64 45
  %17 = load i8, ptr %arrayidx95, align 1
  %conv96 = zext i8 %17 to i32
  %and1.i57 = and i32 %conv96, 1
  %and.i58 = shl nuw nsw i32 %conv96, 2
  %shl.i59 = and i32 %and.i58, 252
  %shl2.i60 = shl nuw nsw i32 %and1.i57, 1
  %or.i61 = or disjoint i32 %shl.i59, %shl2.i60
  %or3.i62 = or disjoint i32 %or.i61, %and1.i57
  %arrayidx98 = getelementptr %struct.CirrusVGAState, ptr %s1, i64 0, i32 18, i64 46
  %18 = load i8, ptr %arrayidx98, align 1
  %conv99 = zext i8 %18 to i32
  %and1.i63 = and i32 %conv99, 1
  %and.i64 = shl nuw nsw i32 %conv99, 2
  %shl.i65 = and i32 %and.i64, 252
  %shl2.i66 = shl nuw nsw i32 %and1.i63, 1
  %or.i67 = or disjoint i32 %shl.i65, %shl2.i66
  %or3.i68 = or disjoint i32 %or.i67, %and1.i63
  %arrayidx101 = getelementptr %struct.CirrusVGAState, ptr %s1, i64 0, i32 18, i64 47
  %19 = load i8, ptr %arrayidx101, align 1
  %conv102 = zext i8 %19 to i32
  %and1.i69 = and i32 %conv102, 1
  %and.i70 = shl nuw nsw i32 %conv102, 2
  %shl.i71 = and i32 %and.i70, 252
  %shl2.i72 = shl nuw nsw i32 %and1.i69, 1
  %or.i73 = or disjoint i32 %shl.i71, %shl2.i72
  %or3.i74 = or disjoint i32 %or.i73, %and1.i69
  %shl.i75 = shl nuw nsw i32 %or3.i62, 16
  %shl1.i76 = shl nuw nsw i32 %or3.i68, 8
  %or.i77 = or disjoint i32 %shl1.i76, %shl.i75
  %or2.i78 = or disjoint i32 %or.i77, %or3.i74
  %add.ptr.i = getelementptr i8, ptr %src.0, i64 %poffset.0
  %cmp10.i = icmp sgt i32 %sub85, 0
  br i1 %cmp10.i, label %for.body.i.preheader, label %return

for.body.i.preheader:                             ; preds = %if.end73
  %mul105 = shl i32 %12, 2
  %idx.ext106 = sext i32 %mul105 to i64
  %add.ptr107 = getelementptr i8, ptr %d1, i64 %idx.ext106
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.preheader, %sw.epilog.i
  %d.012.i = phi ptr [ %add.ptr17.i, %sw.epilog.i ], [ %add.ptr107, %for.body.i.preheader ]
  %x.011.i = phi i32 [ %inc.i, %sw.epilog.i ], [ 0, %for.body.i.preheader ]
  %shr.i = lshr i32 %x.011.i, 3
  %idxprom.i = zext nneg i32 %shr.i to i64
  %arrayidx.i = getelementptr i8, ptr %src.0, i64 %idxprom.i
  %20 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %20 to i32
  %and.i79 = and i32 %x.011.i, 7
  %sub.i = xor i32 %and.i79, 7
  %shr1.i = lshr i32 %conv.i, %sub.i
  %and2.i = and i32 %shr1.i, 1
  %arrayidx5.i = getelementptr i8, ptr %add.ptr.i, i64 %idxprom.i
  %21 = load i8, ptr %arrayidx5.i, align 1
  %conv6.i = zext i8 %21 to i32
  %shr9.i = lshr i32 %conv6.i, %sub.i
  %and10.i = shl nuw nsw i32 %shr9.i, 1
  %shl.i80 = and i32 %and10.i, 2
  %or.i81 = or disjoint i32 %shl.i80, %and2.i
  switch i32 %or.i81, label %sw.epilog.i [
    i32 3, label %sw.bb15.i
    i32 1, label %sw.bb11.i
    i32 2, label %sw.epilog.sink.split.i
  ]

sw.bb11.i:                                        ; preds = %for.body.i
  %22 = load i32, ptr %d.012.i, align 4
  %xor.i = xor i32 %22, 16777215
  br label %sw.epilog.sink.split.i

sw.bb15.i:                                        ; preds = %for.body.i
  br label %sw.epilog.sink.split.i

sw.epilog.sink.split.i:                           ; preds = %sw.bb15.i, %sw.bb11.i, %for.body.i
  %color1.sink.i = phi i32 [ %or2.i78, %sw.bb15.i ], [ %xor.i, %sw.bb11.i ], [ %or2.i, %for.body.i ]
  store i32 %color1.sink.i, ptr %d.012.i, align 4
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %sw.epilog.sink.split.i, %for.body.i
  %add.ptr17.i = getelementptr i8, ptr %d.012.i, i64 4
  %inc.i = add nuw nsw i32 %x.011.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %sub85
  br i1 %exitcond.not.i, label %return, label %for.body.i, !llvm.loop !8

return:                                           ; preds = %sw.epilog.i, %if.end73, %if.end67, %if.end64, %if.end, %entry
  ret void
}

declare void @qemu_register_reset(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_reset(ptr noundef %opaque) #0 {
entry:
  tail call void @vga_common_reset(ptr noundef %opaque) #14
  %bustype.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 43
  %0 = load i32, ptr %bustype.i, align 16
  %cmp.i = icmp eq i32 %0, 32
  br i1 %cmp.i, label %land.lhs.true.i, label %unmap_linear_vram.exit

land.lhs.true.i:                                  ; preds = %entry
  %linear_vram.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 6
  %1 = load i8, ptr %linear_vram.i, align 16
  %2 = and i8 %1, 1
  %tobool.not.i = icmp eq i8 %2, 0
  br i1 %tobool.not.i, label %unmap_linear_vram.exit, label %if.then.i

if.then.i:                                        ; preds = %land.lhs.true.i
  store i8 0, ptr %linear_vram.i, align 16
  %pci_bar.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 5
  %vram.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 2
  tail call void @memory_region_del_subregion(ptr noundef nonnull %pci_bar.i, ptr noundef nonnull %vram.i) #14
  br label %unmap_linear_vram.exit

unmap_linear_vram.exit:                           ; preds = %entry, %land.lhs.true.i, %if.then.i
  %cirrus_bank.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 9
  tail call void @memory_region_set_enabled(ptr noundef nonnull %cirrus_bank.i, i1 noundef zeroext false) #14
  %arrayidx3.i = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 9, i64 1
  tail call void @memory_region_set_enabled(ptr noundef %arrayidx3.i, i1 noundef zeroext false) #14
  %arrayidx = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 6
  store i8 15, ptr %arrayidx, align 1
  %device_id = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 42
  %3 = load i32, ptr %device_id, align 4
  %cmp = icmp eq i32 %3, 184
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %unmap_linear_vram.exit
  %arrayidx6 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 24
  store i8 15, ptr %arrayidx6, align 2
  br label %if.end

if.else:                                          ; preds = %unmap_linear_vram.exit
  %4 = load i32, ptr %bustype.i, align 16
  %conv = trunc i32 %4 to i8
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %.sink19 = phi i8 [ 45, %if.then ], [ 34, %if.else ]
  %.sink18 = phi i8 [ -104, %if.then ], [ 24, %if.else ]
  %conv.sink = phi i8 [ 32, %if.then ], [ %conv, %if.else ]
  %.sink = phi i8 [ 4, %if.then ], [ 3, %if.else ]
  %5 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 31
  store i8 %.sink19, ptr %5, align 1
  %6 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 15
  store i8 %.sink18, ptr %6, align 1
  %7 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 23
  store i8 %conv.sink, ptr %7, align 1
  %8 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 21
  store i8 %.sink, ptr %8, align 1
  %conv29 = trunc i32 %3 to i8
  %arrayidx31 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 19, i64 39
  store i8 %conv29, ptr %arrayidx31, align 1
  %cirrus_hidden_dac_lockindex = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 14
  store i8 5, ptr %cirrus_hidden_dac_lockindex, align 2
  %cirrus_hidden_dac_data = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 15
  store i8 0, ptr %cirrus_hidden_dac_data, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_cirrus_vga_register_types() #0 {
entry:
  tail call void @register_module_init(ptr noundef nonnull @cirrus_vga_register_types, i32 noundef 3) #14
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_register_types() #0 {
entry:
  %call = tail call ptr @type_register_static(ptr noundef nonnull @cirrus_vga_info) #14
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @cirrus_update_memory_access(ptr noundef %s) unnamed_addr #0 {
entry:
  tail call void @memory_region_transaction_begin() #14
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 23
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 68
  %cmp = icmp eq i8 %1, 68
  br i1 %cmp, label %generic_io, label %if.else

if.else:                                          ; preds = %entry
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 33
  %2 = load ptr, ptr %cirrus_srcptr, align 16
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  %3 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp2.not = icmp eq ptr %2, %3
  br i1 %cmp2.not, label %if.else5, label %generic_io

if.else5:                                         ; preds = %if.else
  %arrayidx7 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 11
  %4 = load i8, ptr %arrayidx7, align 1
  %conv8 = zext i8 %4 to i32
  %and9 = and i32 %conv8, 20
  %cmp10 = icmp ne i32 %and9, 20
  %and18 = and i32 %conv8, 2
  %tobool.not = icmp eq i32 %and18, 0
  %or.cond = and i1 %cmp10, %tobool.not
  br i1 %or.cond, label %if.end20, label %generic_io

if.end20:                                         ; preds = %if.else5
  %arrayidx23 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 5
  %5 = load i8, ptr %arrayidx23, align 1
  %6 = and i8 %5, 6
  %or.cond.not = icmp ne i8 %6, 4
  %and35 = and i32 %conv8, 4
  %cmp36 = icmp eq i32 %and35, 0
  %or.cond10 = or i1 %cmp36, %or.cond.not
  br i1 %or.cond10, label %if.then38, label %generic_io

if.then38:                                        ; preds = %if.end20
  %bustype.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 43
  %7 = load i32, ptr %bustype.i, align 16
  %cmp.i = icmp eq i32 %7, 32
  br i1 %cmp.i, label %land.lhs.true.i, label %land.lhs.true.i.i

land.lhs.true.i:                                  ; preds = %if.then38
  %linear_vram.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 6
  %8 = load i8, ptr %linear_vram.i, align 16
  %9 = and i8 %8, 1
  %tobool.not.i = icmp eq i8 %9, 0
  br i1 %tobool.not.i, label %if.end.i, label %land.lhs.true.i.i

if.end.i:                                         ; preds = %land.lhs.true.i
  store i8 1, ptr %linear_vram.i, align 16
  %pci_bar.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 5
  %vram.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  tail call void @memory_region_add_subregion_overlap(ptr noundef nonnull %pci_bar.i, i64 noundef 0, ptr noundef nonnull %vram.i, i32 noundef 1) #14
  %.pre = load ptr, ptr %cirrus_srcptr, align 16
  %.pre20 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp.not.i.i = icmp eq ptr %.pre, %.pre20
  br i1 %cmp.not.i.i, label %land.lhs.true.i.i, label %map_linear_vram_bank.exit.i

land.lhs.true.i.i:                                ; preds = %if.then38, %land.lhs.true.i, %if.end.i
  %arrayidx1.i.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 7
  %10 = load i8, ptr %arrayidx1.i.i, align 1
  %11 = and i8 %10, 1
  %cmp2.i.i = icmp eq i8 %11, 0
  br i1 %cmp2.i.i, label %map_linear_vram_bank.exit.i, label %land.lhs.true4.i.i

land.lhs.true4.i.i:                               ; preds = %land.lhs.true.i.i
  %12 = load i8, ptr %arrayidx7, align 1
  %conv7.i.i = zext i8 %12 to i32
  %and8.i.i = and i32 %conv7.i.i, 20
  %cmp9.i.i = icmp eq i32 %and8.i.i, 20
  br i1 %cmp9.i.i, label %map_linear_vram_bank.exit.i, label %land.rhs.i.i

land.rhs.i.i:                                     ; preds = %land.lhs.true4.i.i
  %and15.i.i = and i32 %conv7.i.i, 2
  %tobool.not.i.i = icmp eq i32 %and15.i.i, 0
  br label %map_linear_vram_bank.exit.i

map_linear_vram_bank.exit.i:                      ; preds = %land.rhs.i.i, %land.lhs.true4.i.i, %land.lhs.true.i.i, %if.end.i
  %13 = phi i1 [ false, %land.lhs.true4.i.i ], [ false, %land.lhs.true.i.i ], [ false, %if.end.i ], [ %tobool.not.i.i, %land.rhs.i.i ]
  %arrayidx.i.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 9, i64 0
  tail call void @memory_region_set_enabled(ptr noundef %arrayidx.i.i, i1 noundef zeroext %13) #14
  %arrayidx18.i.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 16, i64 0
  %14 = load i32, ptr %arrayidx18.i.i, align 4
  %conv19.i.i = zext i32 %14 to i64
  tail call void @memory_region_set_alias_offset(ptr noundef %arrayidx.i.i, i64 noundef %conv19.i.i) #14
  %15 = load ptr, ptr %cirrus_srcptr, align 16
  %16 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp.not.i9.i = icmp eq ptr %15, %16
  br i1 %cmp.not.i9.i, label %land.lhs.true.i13.i, label %map_linear_vram.exit

land.lhs.true.i13.i:                              ; preds = %map_linear_vram_bank.exit.i
  %arrayidx1.i14.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 7
  %17 = load i8, ptr %arrayidx1.i14.i, align 1
  %18 = and i8 %17, 1
  %cmp2.i15.i = icmp eq i8 %18, 0
  br i1 %cmp2.i15.i, label %map_linear_vram.exit, label %land.lhs.true4.i16.i

land.lhs.true4.i16.i:                             ; preds = %land.lhs.true.i13.i
  %19 = load i8, ptr %arrayidx7, align 1
  %conv7.i18.i = zext i8 %19 to i32
  %and8.i19.i = and i32 %conv7.i18.i, 20
  %cmp9.i20.i = icmp eq i32 %and8.i19.i, 20
  br i1 %cmp9.i20.i, label %map_linear_vram.exit, label %land.rhs.i21.i

land.rhs.i21.i:                                   ; preds = %land.lhs.true4.i16.i
  %and15.i22.i = and i32 %conv7.i18.i, 2
  %tobool.not.i23.i = icmp eq i32 %and15.i22.i, 0
  br label %map_linear_vram.exit

map_linear_vram.exit:                             ; preds = %map_linear_vram_bank.exit.i, %land.lhs.true.i13.i, %land.lhs.true4.i16.i, %land.rhs.i21.i
  %20 = phi i1 [ false, %land.lhs.true4.i16.i ], [ false, %land.lhs.true.i13.i ], [ false, %map_linear_vram_bank.exit.i ], [ %tobool.not.i23.i, %land.rhs.i21.i ]
  %arrayidx.i10.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 9, i64 1
  tail call void @memory_region_set_enabled(ptr noundef %arrayidx.i10.i, i1 noundef zeroext %20) #14
  %arrayidx18.i11.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 16, i64 1
  %21 = load i32, ptr %arrayidx18.i11.i, align 4
  %conv19.i12.i = zext i32 %21 to i64
  tail call void @memory_region_set_alias_offset(ptr noundef %arrayidx.i10.i, i64 noundef %conv19.i12.i) #14
  br label %if.end42

generic_io:                                       ; preds = %if.end20, %if.else5, %if.else, %entry
  %bustype.i11 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 43
  %22 = load i32, ptr %bustype.i11, align 16
  %cmp.i12 = icmp eq i32 %22, 32
  br i1 %cmp.i12, label %land.lhs.true.i14, label %unmap_linear_vram.exit

land.lhs.true.i14:                                ; preds = %generic_io
  %linear_vram.i15 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 6
  %23 = load i8, ptr %linear_vram.i15, align 16
  %24 = and i8 %23, 1
  %tobool.not.i16 = icmp eq i8 %24, 0
  br i1 %tobool.not.i16, label %unmap_linear_vram.exit, label %if.then.i17

if.then.i17:                                      ; preds = %land.lhs.true.i14
  store i8 0, ptr %linear_vram.i15, align 16
  %pci_bar.i18 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 5
  %vram.i19 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  tail call void @memory_region_del_subregion(ptr noundef nonnull %pci_bar.i18, ptr noundef nonnull %vram.i19) #14
  br label %unmap_linear_vram.exit

unmap_linear_vram.exit:                           ; preds = %generic_io, %land.lhs.true.i14, %if.then.i17
  %cirrus_bank.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 9
  tail call void @memory_region_set_enabled(ptr noundef nonnull %cirrus_bank.i, i1 noundef zeroext false) #14
  %arrayidx3.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 9, i64 1
  tail call void @memory_region_set_enabled(ptr noundef %arrayidx3.i, i1 noundef zeroext false) #14
  br label %if.end42

if.end42:                                         ; preds = %unmap_linear_vram.exit, %map_linear_vram.exit
  tail call void @memory_region_transaction_commit() #14
  ret void
}

declare void @memory_region_transaction_begin() local_unnamed_addr #1

declare void @memory_region_transaction_commit() local_unnamed_addr #1

declare void @memory_region_set_alias_offset(ptr noundef, i64 noundef) local_unnamed_addr #1

declare void @memory_region_del_subregion(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_vga_ioport_read(ptr noundef %opaque, i64 noundef %addr, i32 %size) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %0 = trunc i64 %addr to i32
  %conv = add i32 %0, 944
  %call = tail call i32 @vga_ioport_invalid(ptr noundef %opaque, i32 noundef %conv) #14
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.else, label %if.end48

if.else:                                          ; preds = %entry
  switch i64 %addr, label %if.end48 [
    i64 16, label %sw.bb
    i64 17, label %sw.bb5
    i64 18, label %sw.bb14
    i64 20, label %sw.bb16
    i64 21, label %sw.bb18
    i64 22, label %sw.bb20
    i64 23, label %sw.bb22
    i64 24, label %sw.bb24
    i64 25, label %sw.bb26
    i64 26, label %sw.bb28
    i64 28, label %sw.bb30
    i64 30, label %sw.bb32
    i64 31, label %sw.bb34
    i64 4, label %sw.bb38
    i64 36, label %sw.bb38
    i64 5, label %sw.bb40
    i64 37, label %sw.bb40
    i64 10, label %sw.bb44
    i64 42, label %sw.bb44
  ]

sw.bb:                                            ; preds = %if.else
  %ar_flip_flop = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 17
  %1 = load i32, ptr %ar_flip_flop, align 8
  %cmp = icmp eq i32 %1, 0
  br i1 %cmp, label %if.then2, label %if.end48

if.then2:                                         ; preds = %sw.bb
  %ar_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 15
  %2 = load i8, ptr %ar_index, align 2
  %conv3 = zext i8 %2 to i32
  br label %if.end48

sw.bb5:                                           ; preds = %if.else
  %ar_index6 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 15
  %3 = load i8, ptr %ar_index6, align 2
  %4 = and i8 %3, 31
  %cmp8 = icmp ult i8 %4, 21
  br i1 %cmp8, label %if.then10, label %if.end48

if.then10:                                        ; preds = %sw.bb5
  %idxprom = zext nneg i8 %4 to i64
  %arrayidx = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 16, i64 %idxprom
  %5 = load i8, ptr %arrayidx, align 1
  %conv11 = zext i8 %5 to i32
  br label %if.end48

sw.bb14:                                          ; preds = %if.else
  %st00 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 22
  %6 = load i8, ptr %st00, align 1
  %conv15 = zext i8 %6 to i32
  br label %if.end48

sw.bb16:                                          ; preds = %if.else
  %sr_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 10
  %7 = load i8, ptr %sr_index, align 16
  %conv17 = zext i8 %7 to i32
  br label %if.end48

sw.bb18:                                          ; preds = %if.else
  %call19 = tail call fastcc i32 @cirrus_vga_read_sr(ptr noundef %opaque), !range !9
  br label %if.end48

sw.bb20:                                          ; preds = %if.else
  %cirrus_hidden_dac_lockindex.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 14
  %8 = load i8, ptr %cirrus_hidden_dac_lockindex.i, align 2
  %inc.i = add i8 %8, 1
  store i8 %inc.i, ptr %cirrus_hidden_dac_lockindex.i, align 2
  %cmp.i = icmp eq i8 %inc.i, 5
  br i1 %cmp.i, label %if.then.i, label %if.end48

if.then.i:                                        ; preds = %sw.bb20
  store i8 0, ptr %cirrus_hidden_dac_lockindex.i, align 2
  %cirrus_hidden_dac_data.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 15
  %9 = load i8, ptr %cirrus_hidden_dac_data.i, align 1
  %conv3.i = zext i8 %9 to i32
  br label %if.end48

sw.bb22:                                          ; preds = %if.else
  %dac_state = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 24
  %10 = load i8, ptr %dac_state, align 1
  %conv23 = zext i8 %10 to i32
  br label %if.end48

sw.bb24:                                          ; preds = %if.else
  %dac_write_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 27
  %11 = load i8, ptr %dac_write_index, align 4
  %conv25 = zext i8 %11 to i32
  %cirrus_hidden_dac_lockindex = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 14
  store i8 0, ptr %cirrus_hidden_dac_lockindex, align 2
  br label %if.end48

sw.bb26:                                          ; preds = %if.else
  %call27 = tail call fastcc i32 @cirrus_vga_read_palette(ptr noundef %opaque), !range !9
  br label %if.end48

sw.bb28:                                          ; preds = %if.else
  %fcr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 21
  %12 = load i8, ptr %fcr, align 2
  %conv29 = zext i8 %12 to i32
  br label %if.end48

sw.bb30:                                          ; preds = %if.else
  %msr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 20
  %13 = load i8, ptr %msr, align 1
  %conv31 = zext i8 %13 to i32
  br label %if.end48

sw.bb32:                                          ; preds = %if.else
  %gr_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 13
  %14 = load i8, ptr %gr_index, align 1
  %conv33 = zext i8 %14 to i32
  br label %if.end48

sw.bb34:                                          ; preds = %if.else
  %gr_index35 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 13
  %15 = load i8, ptr %gr_index35, align 1
  %conv36 = zext i8 %15 to i32
  %call37 = tail call fastcc i32 @cirrus_vga_read_gr(ptr noundef %opaque, i32 noundef %conv36), !range !9
  br label %if.end48

sw.bb38:                                          ; preds = %if.else, %if.else
  %cr_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 18
  %16 = load i8, ptr %cr_index, align 4
  %conv39 = zext i8 %16 to i32
  br label %if.end48

sw.bb40:                                          ; preds = %if.else, %if.else
  %cr_index41 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 18
  %17 = load i8, ptr %cr_index41, align 4
  %conv42 = zext i8 %17 to i32
  switch i8 %17, label %do.body.i [
    i8 0, label %sw.bb.i
    i8 1, label %sw.bb.i
    i8 2, label %sw.bb.i
    i8 3, label %sw.bb.i
    i8 4, label %sw.bb.i
    i8 5, label %sw.bb.i
    i8 6, label %sw.bb.i
    i8 7, label %sw.bb.i
    i8 8, label %sw.bb.i
    i8 9, label %sw.bb.i
    i8 10, label %sw.bb.i
    i8 11, label %sw.bb.i
    i8 12, label %sw.bb.i
    i8 13, label %sw.bb.i
    i8 14, label %sw.bb.i
    i8 15, label %sw.bb.i
    i8 16, label %sw.bb.i
    i8 17, label %sw.bb.i
    i8 18, label %sw.bb.i
    i8 19, label %sw.bb.i
    i8 20, label %sw.bb.i
    i8 21, label %sw.bb.i
    i8 22, label %sw.bb.i
    i8 23, label %sw.bb.i
    i8 24, label %sw.bb.i
    i8 36, label %sw.bb2.i
    i8 25, label %sw.bb4.i
    i8 26, label %sw.bb4.i
    i8 27, label %sw.bb4.i
    i8 28, label %sw.bb4.i
    i8 29, label %sw.bb4.i
    i8 34, label %sw.bb4.i
    i8 37, label %sw.bb4.i
    i8 39, label %sw.bb4.i
    i8 38, label %sw.bb12.i
  ]

sw.bb.i:                                          ; preds = %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40
  %idxprom.i = zext nneg i8 %17 to i64
  %arrayidx.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 19, i64 %idxprom.i
  %18 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %18 to i32
  br label %if.end48

sw.bb2.i:                                         ; preds = %sw.bb40
  %ar_flip_flop.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 17
  %19 = load i32, ptr %ar_flip_flop.i, align 8
  %shl.i = shl i32 %19, 7
  br label %if.end48

sw.bb4.i:                                         ; preds = %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40, %sw.bb40
  %idxprom9.i = zext nneg i8 %17 to i64
  %arrayidx10.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 19, i64 %idxprom9.i
  %20 = load i8, ptr %arrayidx10.i, align 1
  %conv11.i = zext i8 %20 to i32
  br label %if.end48

sw.bb12.i:                                        ; preds = %sw.bb40
  %ar_index.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 15
  %21 = load i8, ptr %ar_index.i, align 2
  %22 = and i8 %21, 63
  %and.i = zext nneg i8 %22 to i32
  br label %if.end48

do.body.i:                                        ; preds = %sw.bb40
  %23 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i = and i32 %23, 2048
  %cmp.i.not.i = icmp eq i32 %and.i.i, 0
  br i1 %cmp.i.not.i, label %if.end48, label %if.then.i31

if.then.i31:                                      ; preds = %do.body.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.38, i32 noundef %conv42) #14
  br label %if.end48

sw.bb44:                                          ; preds = %if.else, %if.else
  %retrace = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 79
  %24 = load ptr, ptr %retrace, align 8
  %call45 = tail call zeroext i8 %24(ptr noundef %opaque) #14
  %st01 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 23
  store i8 %call45, ptr %st01, align 16
  %conv46 = zext i8 %call45 to i32
  %ar_flip_flop47 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 17
  store i32 0, ptr %ar_flip_flop47, align 8
  br label %if.end48

if.end48:                                         ; preds = %if.then.i31, %do.body.i, %sw.bb12.i, %sw.bb4.i, %sw.bb2.i, %sw.bb.i, %if.then.i, %sw.bb20, %if.else, %sw.bb5, %sw.bb, %entry, %sw.bb14, %sw.bb16, %sw.bb18, %sw.bb22, %sw.bb24, %sw.bb26, %sw.bb28, %sw.bb30, %sw.bb32, %sw.bb34, %sw.bb38, %sw.bb44, %if.then2, %if.then10
  %val.0 = phi i32 [ %conv46, %sw.bb44 ], [ %conv39, %sw.bb38 ], [ %call37, %sw.bb34 ], [ %conv33, %sw.bb32 ], [ %conv31, %sw.bb30 ], [ %conv29, %sw.bb28 ], [ %call27, %sw.bb26 ], [ %conv25, %sw.bb24 ], [ %conv23, %sw.bb22 ], [ %call19, %sw.bb18 ], [ %conv17, %sw.bb16 ], [ %conv15, %sw.bb14 ], [ %conv11, %if.then10 ], [ %conv3, %if.then2 ], [ 255, %entry ], [ 0, %sw.bb ], [ 0, %sw.bb5 ], [ 0, %if.else ], [ %conv3.i, %if.then.i ], [ 255, %sw.bb20 ], [ %and.i, %sw.bb12.i ], [ %conv11.i, %sw.bb4.i ], [ %shl.i, %sw.bb2.i ], [ %conv.i, %sw.bb.i ], [ 255, %do.body.i ], [ 255, %if.then.i31 ]
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %25 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %25, 0
  %26 = load i16, ptr @_TRACE_VGA_CIRRUS_READ_IO_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %26, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_vga_cirrus_read_io.exit

land.lhs.true5.i.i:                               ; preds = %if.end48
  %27 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %27, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_vga_cirrus_read_io.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %28 = load i8, ptr @message_with_timestamp, align 1
  %29 = and i8 %28, 1
  %tobool7.not.i.i = icmp eq i8 %29, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #14
  %call10.i.i = tail call i32 @qemu_get_thread_id() #14
  %30 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %31 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.39, i32 noundef %call10.i.i, i64 noundef %30, i64 noundef %31, i32 noundef %conv, i32 noundef %val.0) #14
  br label %trace_vga_cirrus_read_io.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.40, i32 noundef %conv, i32 noundef %val.0) #14
  br label %trace_vga_cirrus_read_io.exit

trace_vga_cirrus_read_io.exit:                    ; preds = %if.end48, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %conv50 = sext i32 %val.0 to i64
  ret i64 %conv50
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_ioport_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %val, i32 %size) #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %0 = trunc i64 %addr to i32
  %conv = add i32 %0, 944
  %call = tail call i32 @vga_ioport_invalid(ptr noundef %opaque, i32 noundef %conv) #14
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %sw.epilog73

if.end:                                           ; preds = %entry
  %conv2 = trunc i64 %val to i32
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %1 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %1, 0
  %2 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_IO_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %2, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_vga_cirrus_write_io.exit

land.lhs.true5.i.i:                               ; preds = %if.end
  %3 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %3, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_vga_cirrus_write_io.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %4 = load i8, ptr @message_with_timestamp, align 1
  %5 = and i8 %4, 1
  %tobool7.not.i.i = icmp eq i8 %5, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #14
  %call10.i.i = tail call i32 @qemu_get_thread_id() #14
  %6 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %7 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.41, i32 noundef %call10.i.i, i64 noundef %6, i64 noundef %7, i32 noundef %conv, i32 noundef %conv2) #14
  br label %trace_vga_cirrus_write_io.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.42, i32 noundef %conv, i32 noundef %conv2) #14
  br label %trace_vga_cirrus_write_io.exit

trace_vga_cirrus_write_io.exit:                   ; preds = %if.end, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  switch i64 %addr, label %sw.epilog73 [
    i64 16, label %sw.bb
    i64 18, label %sw.bb43
    i64 20, label %sw.bb46
    i64 21, label %sw.bb48
    i64 22, label %sw.bb50
    i64 23, label %sw.bb52
    i64 24, label %sw.bb54
    i64 25, label %sw.bb58
    i64 30, label %sw.bb60
    i64 31, label %sw.bb62
    i64 4, label %sw.bb66
    i64 36, label %sw.bb66
    i64 5, label %sw.bb68
    i64 37, label %sw.bb68
    i64 10, label %sw.bb70
    i64 42, label %sw.bb70
  ]

sw.bb:                                            ; preds = %trace_vga_cirrus_write_io.exit
  %ar_flip_flop = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 17
  %8 = load i32, ptr %ar_flip_flop, align 8
  %cmp = icmp eq i32 %8, 0
  br i1 %cmp, label %if.then4, label %if.else

if.then4:                                         ; preds = %sw.bb
  %9 = trunc i64 %val to i8
  %conv5 = and i8 %9, 63
  %ar_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 15
  store i8 %conv5, ptr %ar_index, align 2
  br label %if.end41

if.else:                                          ; preds = %sw.bb
  %ar_index6 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 15
  %10 = load i8, ptr %ar_index6, align 2
  %11 = and i8 %10, 31
  %and8 = zext nneg i8 %11 to i32
  switch i32 %and8, label %if.end41 [
    i32 0, label %sw.bb9
    i32 1, label %sw.bb9
    i32 2, label %sw.bb9
    i32 3, label %sw.bb9
    i32 4, label %sw.bb9
    i32 5, label %sw.bb9
    i32 6, label %sw.bb9
    i32 7, label %sw.bb9
    i32 8, label %sw.bb9
    i32 9, label %sw.bb9
    i32 10, label %sw.bb9
    i32 11, label %sw.bb9
    i32 12, label %sw.bb9
    i32 13, label %sw.bb9
    i32 14, label %sw.bb9
    i32 15, label %sw.bb9
    i32 16, label %sw.bb12
    i32 17, label %sw.bb18
    i32 18, label %sw.bb23
    i32 19, label %sw.bb29
    i32 20, label %sw.bb35
  ]

sw.bb9:                                           ; preds = %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else
  %12 = trunc i64 %val to i8
  %conv11 = and i8 %12, 63
  %idxprom = zext nneg i8 %11 to i64
  %arrayidx = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 16, i64 %idxprom
  store i8 %conv11, ptr %arrayidx, align 1
  %.pre = load i32, ptr %ar_flip_flop, align 8
  br label %if.end41

sw.bb12:                                          ; preds = %if.else
  %13 = trunc i64 %val to i8
  %conv14 = and i8 %13, -17
  %arrayidx17 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 16, i64 16
  store i8 %conv14, ptr %arrayidx17, align 1
  br label %if.end41

sw.bb18:                                          ; preds = %if.else
  %conv19 = trunc i64 %val to i8
  %arrayidx22 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 16, i64 17
  store i8 %conv19, ptr %arrayidx22, align 1
  br label %if.end41

sw.bb23:                                          ; preds = %if.else
  %14 = trunc i64 %val to i8
  %conv25 = and i8 %14, 63
  %arrayidx28 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 16, i64 18
  store i8 %conv25, ptr %arrayidx28, align 1
  br label %if.end41

sw.bb29:                                          ; preds = %if.else
  %15 = trunc i64 %val to i8
  %conv31 = and i8 %15, 15
  %arrayidx34 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 16, i64 19
  store i8 %conv31, ptr %arrayidx34, align 1
  br label %if.end41

sw.bb35:                                          ; preds = %if.else
  %16 = trunc i64 %val to i8
  %conv37 = and i8 %16, 15
  %arrayidx40 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 16, i64 20
  store i8 %conv37, ptr %arrayidx40, align 1
  br label %if.end41

if.end41:                                         ; preds = %sw.bb9, %sw.bb12, %sw.bb18, %sw.bb23, %sw.bb29, %sw.bb35, %if.else, %if.then4
  %17 = phi i32 [ %.pre, %sw.bb9 ], [ %8, %sw.bb12 ], [ %8, %sw.bb18 ], [ %8, %sw.bb23 ], [ %8, %sw.bb29 ], [ %8, %sw.bb35 ], [ %8, %if.else ], [ 0, %if.then4 ]
  %xor = xor i32 %17, 1
  store i32 %xor, ptr %ar_flip_flop, align 8
  br label %sw.epilog73

sw.bb43:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %18 = trunc i64 %val to i8
  %conv45 = and i8 %18, -17
  %msr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 20
  store i8 %conv45, ptr %msr, align 1
  %update_retrace_info = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 80
  %19 = load ptr, ptr %update_retrace_info, align 16
  tail call void %19(ptr noundef %opaque) #14
  br label %sw.epilog73

sw.bb46:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %conv47 = trunc i64 %val to i8
  %sr_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 10
  store i8 %conv47, ptr %sr_index, align 16
  br label %sw.epilog73

sw.bb48:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %sr_index.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 10
  %20 = load i8, ptr %sr_index.i, align 16
  switch i8 %20, label %do.body.i [
    i8 0, label %sw.bb.i
    i8 1, label %sw.bb.i
    i8 2, label %sw.bb.i
    i8 3, label %sw.bb.i
    i8 4, label %sw.bb.i
    i8 6, label %sw.bb16.i
    i8 16, label %sw.bb34.i
    i8 48, label %sw.bb34.i
    i8 80, label %sw.bb34.i
    i8 112, label %sw.bb34.i
    i8 -112, label %sw.bb34.i
    i8 -80, label %sw.bb34.i
    i8 -48, label %sw.bb34.i
    i8 -16, label %sw.bb34.i
    i8 17, label %sw.bb43.i
    i8 49, label %sw.bb43.i
    i8 81, label %sw.bb43.i
    i8 113, label %sw.bb43.i
    i8 -111, label %sw.bb43.i
    i8 -79, label %sw.bb43.i
    i8 -47, label %sw.bb43.i
    i8 -15, label %sw.bb43.i
    i8 7, label %sw.bb55.i
    i8 8, label %sw.bb56.i
    i8 9, label %sw.bb56.i
    i8 10, label %sw.bb56.i
    i8 11, label %sw.bb56.i
    i8 12, label %sw.bb56.i
    i8 13, label %sw.bb56.i
    i8 14, label %sw.bb56.i
    i8 15, label %sw.bb56.i
    i8 19, label %sw.bb56.i
    i8 20, label %sw.bb56.i
    i8 21, label %sw.bb56.i
    i8 22, label %sw.bb56.i
    i8 24, label %sw.bb56.i
    i8 25, label %sw.bb56.i
    i8 26, label %sw.bb56.i
    i8 27, label %sw.bb56.i
    i8 28, label %sw.bb56.i
    i8 29, label %sw.bb56.i
    i8 30, label %sw.bb56.i
    i8 31, label %sw.bb56.i
    i8 18, label %sw.bb64.i
    i8 23, label %sw.bb72.i
  ]

sw.bb.i:                                          ; preds = %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48
  %idxprom.i = zext nneg i8 %20 to i64
  %arrayidx.i = getelementptr [8 x i8], ptr @sr_mask, i64 0, i64 %idxprom.i
  %21 = load i8, ptr %arrayidx.i, align 1
  %22 = trunc i64 %val to i8
  %conv4.i = and i8 %21, %22
  %arrayidx9.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 %idxprom.i
  store i8 %conv4.i, ptr %arrayidx9.i, align 1
  %cmp.i = icmp eq i8 %20, 1
  br i1 %cmp.i, label %if.then.i, label %sw.epilog73

if.then.i:                                        ; preds = %sw.bb.i
  %update_retrace_info.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 80
  %23 = load ptr, ptr %update_retrace_info.i, align 16
  tail call void %23(ptr noundef nonnull %opaque) #14
  br label %sw.epilog73

sw.bb16.i:                                        ; preds = %sw.bb48
  %and17.i = and i32 %conv2, 23
  %cmp18.i = icmp eq i32 %and17.i, 18
  %arrayidx26.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 6
  br i1 %cmp18.i, label %if.then20.i, label %if.else.i

if.then20.i:                                      ; preds = %sw.bb16.i
  store i8 18, ptr %arrayidx26.i, align 1
  br label %sw.epilog73

if.else.i:                                        ; preds = %sw.bb16.i
  store i8 15, ptr %arrayidx26.i, align 1
  br label %sw.epilog73

sw.bb34.i:                                        ; preds = %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48
  %conv35.i = trunc i64 %val to i8
  %arrayidx38.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 16
  store i8 %conv35.i, ptr %arrayidx38.i, align 1
  %shl.i = shl i32 %conv2, 3
  %24 = lshr i8 %20, 5
  %shr.i = zext nneg i8 %24 to i32
  %or.i = or disjoint i32 %shl.i, %shr.i
  %hw_cursor_x.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 73
  store i32 %or.i, ptr %hw_cursor_x.i, align 16
  br label %sw.epilog73

sw.bb43.i:                                        ; preds = %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48
  %conv44.i = trunc i64 %val to i8
  %arrayidx47.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 17
  store i8 %conv44.i, ptr %arrayidx47.i, align 1
  %shl48.i = shl i32 %conv2, 3
  %25 = lshr i8 %20, 5
  %shr52.i = zext nneg i8 %25 to i32
  %or53.i = or disjoint i32 %shl48.i, %shr52.i
  %hw_cursor_y.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 74
  store i32 %or53.i, ptr %hw_cursor_y.i, align 4
  br label %sw.epilog73

sw.bb55.i:                                        ; preds = %sw.bb48
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %opaque)
  %.pre.i = load i8, ptr %sr_index.i, align 16
  br label %sw.bb56.i

sw.bb56.i:                                        ; preds = %sw.bb55.i, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48, %sw.bb48
  %26 = phi i8 [ %.pre.i, %sw.bb55.i ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ], [ %20, %sw.bb48 ]
  %conv57.i = trunc i64 %val to i8
  %idxprom62.i = zext i8 %26 to i64
  %arrayidx63.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 %idxprom62.i
  store i8 %conv57.i, ptr %arrayidx63.i, align 1
  br label %sw.epilog73

sw.bb64.i:                                        ; preds = %sw.bb48
  %conv65.i = trunc i64 %val to i8
  %arrayidx68.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 18
  store i8 %conv65.i, ptr %arrayidx68.i, align 1
  %force_shadow.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 60
  %frombool.i = and i8 %conv65.i, 1
  store i8 %frombool.i, ptr %force_shadow.i, align 1
  br label %sw.epilog73

sw.bb72.i:                                        ; preds = %sw.bb48
  %arrayidx78.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 23
  %27 = load i8, ptr %arrayidx78.i, align 1
  %28 = and i8 %27, 56
  %29 = trunc i64 %val to i8
  %30 = and i8 %29, -57
  %conv83.i = or disjoint i8 %28, %30
  store i8 %conv83.i, ptr %arrayidx78.i, align 1
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %opaque)
  br label %sw.epilog73

do.body.i:                                        ; preds = %sw.bb48
  %31 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i = and i32 %31, 2048
  %cmp.i.not.i = icmp eq i32 %and.i.i, 0
  br i1 %cmp.i.not.i, label %sw.epilog73, label %if.then94.i

if.then94.i:                                      ; preds = %do.body.i
  %conv97.i = zext i8 %20 to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.43, i32 noundef %conv97.i, i32 noundef %conv2) #14
  br label %sw.epilog73

sw.bb50:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %cirrus_hidden_dac_lockindex.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 14
  %32 = load i8, ptr %cirrus_hidden_dac_lockindex.i, align 2
  %cmp.i59 = icmp eq i8 %32, 4
  br i1 %cmp.i59, label %if.then.i60, label %cirrus_write_hidden_dac.exit

if.then.i60:                                      ; preds = %sw.bb50
  %conv2.i = trunc i64 %val to i8
  %cirrus_hidden_dac_data.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 15
  store i8 %conv2.i, ptr %cirrus_hidden_dac_data.i, align 1
  br label %cirrus_write_hidden_dac.exit

cirrus_write_hidden_dac.exit:                     ; preds = %sw.bb50, %if.then.i60
  store i8 0, ptr %cirrus_hidden_dac_lockindex.i, align 2
  br label %sw.epilog73

sw.bb52:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %conv53 = trunc i64 %val to i8
  %dac_read_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 26
  store i8 %conv53, ptr %dac_read_index, align 1
  %dac_sub_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 25
  store i8 0, ptr %dac_sub_index, align 2
  %dac_state = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 24
  store i8 3, ptr %dac_state, align 1
  br label %sw.epilog73

sw.bb54:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %conv55 = trunc i64 %val to i8
  %dac_write_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 27
  store i8 %conv55, ptr %dac_write_index, align 4
  %dac_sub_index56 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 25
  store i8 0, ptr %dac_sub_index56, align 2
  %dac_state57 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 24
  store i8 0, ptr %dac_state57, align 1
  br label %sw.epilog73

sw.bb58:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %conv.i = trunc i64 %val to i8
  %dac_cache.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 28
  %dac_sub_index.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 25
  %33 = load i8, ptr %dac_sub_index.i, align 2
  %idxprom.i61 = zext i8 %33 to i64
  %arrayidx.i62 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 28, i64 %idxprom.i61
  store i8 %conv.i, ptr %arrayidx.i62, align 1
  %inc.i = add i8 %33, 1
  store i8 %inc.i, ptr %dac_sub_index.i, align 2
  %cmp.i63 = icmp eq i8 %inc.i, 3
  br i1 %cmp.i63, label %if.then.i64, label %sw.epilog73

if.then.i64:                                      ; preds = %sw.bb58
  %arrayidx7.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 18
  %34 = load i8, ptr %arrayidx7.i, align 1
  %35 = and i8 %34, 2
  %tobool.not.i = icmp eq i8 %35, 0
  %dac_write_index19.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 27
  %36 = load i8, ptr %dac_write_index19.i, align 4
  br i1 %tobool.not.i, label %if.else.i65, label %if.then9.i

if.then9.i:                                       ; preds = %if.then.i64
  %37 = and i8 %36, 15
  %narrow.i = mul nuw nsw i8 %37, 3
  %idxprom13.i = zext nneg i8 %narrow.i to i64
  %arrayidx14.i = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 18, i64 %idxprom13.i
  br label %if.end.i

if.else.i65:                                      ; preds = %if.then.i64
  %conv20.i = zext i8 %36 to i64
  %mul21.i = mul nuw nsw i64 %conv20.i, 3
  %arrayidx23.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 30, i64 %mul21.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i65, %if.then9.i
  %arrayidx23.sink.i = phi ptr [ %arrayidx23.i, %if.else.i65 ], [ %arrayidx14.i, %if.then9.i ]
  tail call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(3) %arrayidx23.sink.i, ptr noundef nonnull align 1 dereferenceable(3) %dac_cache.i, i64 3, i1 false)
  store i8 0, ptr %dac_sub_index.i, align 2
  %inc31.i = add i8 %36, 1
  store i8 %inc31.i, ptr %dac_write_index19.i, align 4
  br label %sw.epilog73

sw.bb60:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %conv61 = trunc i64 %val to i8
  %gr_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 13
  store i8 %conv61, ptr %gr_index, align 1
  br label %sw.epilog73

sw.bb62:                                          ; preds = %trace_vga_cirrus_write_io.exit
  %gr_index63 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 13
  %38 = load i8, ptr %gr_index63, align 1
  %conv64 = zext i8 %38 to i32
  tail call fastcc void @cirrus_vga_write_gr(ptr noundef %opaque, i32 noundef %conv64, i32 noundef %conv2)
  br label %sw.epilog73

sw.bb66:                                          ; preds = %trace_vga_cirrus_write_io.exit, %trace_vga_cirrus_write_io.exit
  %conv67 = trunc i64 %val to i8
  %cr_index = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 18
  store i8 %conv67, ptr %cr_index, align 4
  br label %sw.epilog73

sw.bb68:                                          ; preds = %trace_vga_cirrus_write_io.exit, %trace_vga_cirrus_write_io.exit
  %cr_index.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 18
  %39 = load i8, ptr %cr_index.i, align 4
  switch i8 %39, label %do.body.i73 [
    i8 0, label %sw.bb.i66
    i8 1, label %sw.bb.i66
    i8 2, label %sw.bb.i66
    i8 3, label %sw.bb.i66
    i8 4, label %sw.bb.i66
    i8 5, label %sw.bb.i66
    i8 6, label %sw.bb.i66
    i8 7, label %sw.bb.i66
    i8 8, label %sw.bb.i66
    i8 9, label %sw.bb.i66
    i8 10, label %sw.bb.i66
    i8 11, label %sw.bb.i66
    i8 12, label %sw.bb.i66
    i8 13, label %sw.bb.i66
    i8 14, label %sw.bb.i66
    i8 15, label %sw.bb.i66
    i8 16, label %sw.bb.i66
    i8 17, label %sw.bb.i66
    i8 18, label %sw.bb.i66
    i8 19, label %sw.bb.i66
    i8 20, label %sw.bb.i66
    i8 21, label %sw.bb.i66
    i8 22, label %sw.bb.i66
    i8 23, label %sw.bb.i66
    i8 24, label %sw.bb.i66
    i8 25, label %sw.bb36.i
    i8 26, label %sw.bb36.i
    i8 27, label %sw.bb36.i
    i8 28, label %sw.bb36.i
    i8 29, label %sw.bb36.i
    i8 34, label %sw.epilog73
    i8 36, label %sw.epilog73
    i8 38, label %sw.epilog73
    i8 39, label %sw.epilog73
  ]

sw.bb.i66:                                        ; preds = %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68
  %arrayidx.i67 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 19, i64 17
  %40 = load i8, ptr %arrayidx.i67, align 1
  %tobool.not.i68 = icmp slt i8 %40, 0
  %cmp.i69 = icmp ult i8 %39, 8
  %or.cond.i = and i1 %cmp.i69, %tobool.not.i68
  br i1 %or.cond.i, label %if.then.i72, label %if.end23.i

if.then.i72:                                      ; preds = %sw.bb.i66
  %cmp10.i = icmp eq i8 %39, 7
  br i1 %cmp10.i, label %if.then12.i, label %sw.epilog73

if.then12.i:                                      ; preds = %if.then.i72
  %arrayidx15.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 19, i64 7
  %41 = load i8, ptr %arrayidx15.i, align 1
  %42 = and i8 %41, -17
  %43 = trunc i64 %val to i8
  %44 = and i8 %43, 16
  %conv19.i = or disjoint i8 %42, %44
  store i8 %conv19.i, ptr %arrayidx15.i, align 1
  br label %sw.epilog73

if.end23.i:                                       ; preds = %sw.bb.i66
  %conv24.i = trunc i64 %val to i8
  %idxprom.i70 = zext nneg i8 %39 to i64
  %arrayidx29.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 19, i64 %idxprom.i70
  store i8 %conv24.i, ptr %arrayidx29.i, align 1
  switch i8 %39, label %sw.epilog73 [
    i8 0, label %sw.bb33.i
    i8 4, label %sw.bb33.i
    i8 5, label %sw.bb33.i
    i8 6, label %sw.bb33.i
    i8 7, label %sw.bb33.i
    i8 17, label %sw.bb33.i
    i8 23, label %sw.bb33.i
  ]

sw.bb33.i:                                        ; preds = %if.end23.i, %if.end23.i, %if.end23.i, %if.end23.i, %if.end23.i, %if.end23.i, %if.end23.i
  %update_retrace_info.i71 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 80
  %45 = load ptr, ptr %update_retrace_info.i71, align 16
  tail call void %45(ptr noundef nonnull %opaque) #14
  br label %sw.epilog73

sw.bb36.i:                                        ; preds = %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68
  %conv37.i = trunc i64 %val to i8
  %idxprom42.i = zext nneg i8 %39 to i64
  %arrayidx43.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 19, i64 %idxprom42.i
  store i8 %conv37.i, ptr %arrayidx43.i, align 1
  br label %sw.epilog73

do.body.i73:                                      ; preds = %sw.bb68
  %46 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i74 = and i32 %46, 2048
  %cmp.i.not.i75 = icmp eq i32 %and.i.i74, 0
  br i1 %cmp.i.not.i75, label %sw.epilog73, label %if.then49.i

if.then49.i:                                      ; preds = %do.body.i73
  %conv52.i = zext i8 %39 to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.57, i32 noundef %conv52.i, i32 noundef %conv2) #14
  br label %sw.epilog73

sw.bb70:                                          ; preds = %trace_vga_cirrus_write_io.exit, %trace_vga_cirrus_write_io.exit
  %47 = trunc i64 %val to i8
  %conv72 = and i8 %47, 16
  %fcr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 21
  store i8 %conv72, ptr %fcr, align 2
  br label %sw.epilog73

sw.epilog73:                                      ; preds = %if.then49.i, %do.body.i73, %sw.bb36.i, %sw.bb33.i, %if.end23.i, %if.then12.i, %if.then.i72, %sw.bb68, %sw.bb68, %sw.bb68, %sw.bb68, %if.end.i, %sw.bb58, %if.then94.i, %do.body.i, %sw.bb72.i, %sw.bb64.i, %sw.bb56.i, %sw.bb43.i, %sw.bb34.i, %if.else.i, %if.then20.i, %if.then.i, %sw.bb.i, %entry, %sw.bb70, %sw.bb66, %sw.bb62, %sw.bb60, %sw.bb54, %sw.bb52, %cirrus_write_hidden_dac.exit, %sw.bb46, %sw.bb43, %if.end41, %trace_vga_cirrus_write_io.exit
  ret void
}

declare i32 @vga_ioport_invalid(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc i32 @cirrus_vga_read_sr(ptr nocapture noundef readonly %s) unnamed_addr #0 {
entry:
  %sr_index = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 10
  %0 = load i8, ptr %sr_index, align 16
  switch i8 %0, label %do.body [
    i8 0, label %sw.bb
    i8 1, label %sw.bb
    i8 2, label %sw.bb
    i8 3, label %sw.bb
    i8 4, label %sw.bb
    i8 6, label %sw.bb5
    i8 16, label %sw.bb13
    i8 48, label %sw.bb13
    i8 80, label %sw.bb13
    i8 112, label %sw.bb13
    i8 -112, label %sw.bb13
    i8 -80, label %sw.bb13
    i8 -48, label %sw.bb13
    i8 -16, label %sw.bb13
    i8 17, label %sw.bb18
    i8 49, label %sw.bb18
    i8 81, label %sw.bb18
    i8 113, label %sw.bb18
    i8 -111, label %sw.bb18
    i8 -79, label %sw.bb18
    i8 -47, label %sw.bb18
    i8 -15, label %sw.bb18
    i8 5, label %sw.bb23
    i8 7, label %sw.bb23
    i8 8, label %sw.bb23
    i8 9, label %sw.bb23
    i8 10, label %sw.bb23
    i8 11, label %sw.bb23
    i8 12, label %sw.bb23
    i8 13, label %sw.bb23
    i8 14, label %sw.bb23
    i8 15, label %sw.bb23
    i8 18, label %sw.bb23
    i8 19, label %sw.bb23
    i8 20, label %sw.bb23
    i8 21, label %sw.bb23
    i8 22, label %sw.bb23
    i8 23, label %sw.bb23
    i8 24, label %sw.bb23
    i8 25, label %sw.bb23
    i8 26, label %sw.bb23
    i8 27, label %sw.bb23
    i8 28, label %sw.bb23
    i8 29, label %sw.bb23
    i8 30, label %sw.bb23
    i8 31, label %sw.bb23
  ]

sw.bb:                                            ; preds = %entry, %entry, %entry, %entry, %entry
  %idxprom = zext nneg i8 %0 to i64
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 %idxprom
  %1 = load i8, ptr %arrayidx, align 1
  br label %return

sw.bb5:                                           ; preds = %entry
  %arrayidx11 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 6
  %2 = load i8, ptr %arrayidx11, align 1
  br label %return

sw.bb13:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %arrayidx16 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 16
  %3 = load i8, ptr %arrayidx16, align 1
  br label %return

sw.bb18:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %arrayidx21 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 17
  %4 = load i8, ptr %arrayidx21, align 1
  br label %return

sw.bb23:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %idxprom28 = zext nneg i8 %0 to i64
  %arrayidx29 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 %idxprom28
  %5 = load i8, ptr %arrayidx29, align 1
  br label %return

do.body:                                          ; preds = %entry
  %6 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %6, 2048
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %return, label %if.then

if.then:                                          ; preds = %do.body
  %conv35 = zext i8 %0 to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.36, i32 noundef %conv35) #14
  br label %return

return:                                           ; preds = %if.then, %do.body, %sw.bb23, %sw.bb18, %sw.bb13, %sw.bb5, %sw.bb
  %retval.0.shrunk = phi i8 [ %5, %sw.bb23 ], [ %4, %sw.bb18 ], [ %3, %sw.bb13 ], [ %2, %sw.bb5 ], [ %1, %sw.bb ], [ -1, %do.body ], [ -1, %if.then ]
  %retval.0 = zext i8 %retval.0.shrunk to i32
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable
define internal fastcc i32 @cirrus_vga_read_palette(ptr nocapture noundef %s) unnamed_addr #4 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 11, i64 18
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 2
  %tobool.not = icmp eq i8 %1, 0
  %dac_read_index10 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 26
  %2 = load i8, ptr %dac_read_index10, align 1
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %3 = and i8 %2, 15
  %narrow = mul nuw nsw i8 %3, 3
  %mul = zext nneg i8 %narrow to i64
  %dac_sub_index = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 25
  %4 = load i8, ptr %dac_sub_index, align 2
  %conv5 = zext i8 %4 to i64
  %add = add nuw nsw i64 %mul, %conv5
  %arrayidx6 = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 18, i64 %add
  br label %if.end

if.else:                                          ; preds = %entry
  %conv11 = zext i8 %2 to i64
  %mul12 = mul nuw nsw i64 %conv11, 3
  %dac_sub_index14 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 25
  %5 = load i8, ptr %dac_sub_index14, align 2
  %conv15 = zext i8 %5 to i64
  %add16 = add nuw nsw i64 %mul12, %conv15
  %arrayidx18 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 30, i64 %add16
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %6 = phi i8 [ %4, %if.then ], [ %5, %if.else ]
  %val.0.in.in = phi ptr [ %arrayidx6, %if.then ], [ %arrayidx18, %if.else ]
  %val.0.in = load i8, ptr %val.0.in.in, align 1
  %dac_sub_index21 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 25
  %inc = add i8 %6, 1
  store i8 %inc, ptr %dac_sub_index21, align 2
  %cmp = icmp eq i8 %inc, 3
  br i1 %cmp, label %if.then24, label %if.end30

if.then24:                                        ; preds = %if.end
  store i8 0, ptr %dac_sub_index21, align 2
  %dac_read_index28 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 26
  %inc29 = add i8 %2, 1
  store i8 %inc29, ptr %dac_read_index28, align 1
  br label %if.end30

if.end30:                                         ; preds = %if.then24, %if.end
  %val.0 = zext i8 %val.0.in to i32
  ret i32 %val.0
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc i32 @cirrus_vga_read_gr(ptr nocapture noundef readonly %s, i32 noundef %reg_index) unnamed_addr #0 {
entry:
  switch i32 %reg_index, label %sw.epilog [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
    i32 2, label %sw.bb3
    i32 3, label %sw.bb3
    i32 4, label %sw.bb3
    i32 6, label %sw.bb3
    i32 7, label %sw.bb3
    i32 8, label %sw.bb3
  ]

sw.bb:                                            ; preds = %entry
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  %0 = load i8, ptr %cirrus_shadow_gr0, align 8
  br label %return

sw.bb1:                                           ; preds = %entry
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  %1 = load i8, ptr %cirrus_shadow_gr1, align 1
  br label %return

sw.bb3:                                           ; preds = %entry, %entry, %entry, %entry, %entry, %entry
  %gr_index = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 13
  %2 = load i8, ptr %gr_index, align 1
  %idxprom = zext i8 %2 to i64
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 %idxprom
  %3 = load i8, ptr %arrayidx, align 1
  br label %return

sw.epilog:                                        ; preds = %entry
  %cmp = icmp ult i32 %reg_index, 58
  br i1 %cmp, label %if.then, label %do.body

if.then:                                          ; preds = %sw.epilog
  %idxprom10 = zext nneg i32 %reg_index to i64
  %arrayidx11 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 %idxprom10
  %4 = load i8, ptr %arrayidx11, align 1
  br label %return

do.body:                                          ; preds = %sw.epilog
  %5 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %5, 2048
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %return, label %if.then15

if.then15:                                        ; preds = %do.body
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.37, i32 noundef %reg_index) #14
  br label %return

return:                                           ; preds = %if.then15, %do.body, %if.then, %sw.bb3, %sw.bb1, %sw.bb
  %retval.0.shrunk = phi i8 [ %4, %if.then ], [ %3, %sw.bb3 ], [ %1, %sw.bb1 ], [ %0, %sw.bb ], [ -1, %do.body ], [ -1, %if.then15 ]
  %retval.0 = zext i8 %retval.0.shrunk to i32
  ret i32 %retval.0
}

declare void @qemu_log(ptr noundef, ...) local_unnamed_addr #1

; Function Attrs: nofree nounwind
declare noundef i32 @gettimeofday(ptr nocapture noundef, ptr nocapture noundef) local_unnamed_addr #5

declare i32 @qemu_get_thread_id() local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @cirrus_vga_write_gr(ptr noundef %s, i32 noundef %reg_index, i32 noundef %reg_value) unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  %conv1 = trunc i32 %reg_value to i8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_vga_cirrus_write_gr.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_vga_cirrus_write_gr.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #14
  %call10.i.i = tail call i32 @qemu_get_thread_id() #14
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  %conv11.i.i = and i32 %reg_index, 255
  %conv12.i.i = and i32 %reg_value, 255
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %conv11.i.i, i32 noundef %conv12.i.i) #14
  br label %trace_vga_cirrus_write_gr.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %conv13.i.i = and i32 %reg_index, 255
  %conv14.i.i = and i32 %reg_value, 255
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef %conv13.i.i, i32 noundef %conv14.i.i) #14
  br label %trace_vga_cirrus_write_gr.exit

trace_vga_cirrus_write_gr.exit:                   ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  switch i32 %reg_index, label %do.body [
    i32 0, label %sw.bb
    i32 1, label %sw.bb7
    i32 2, label %sw.bb18
    i32 3, label %sw.bb18
    i32 4, label %sw.bb18
    i32 6, label %sw.bb18
    i32 7, label %sw.bb18
    i32 8, label %sw.bb18
    i32 5, label %sw.bb28
    i32 9, label %sw.bb35
    i32 10, label %sw.bb35
    i32 11, label %sw.bb41
    i32 16, label %sw.bb47
    i32 17, label %sw.bb47
    i32 18, label %sw.bb47
    i32 19, label %sw.bb47
    i32 20, label %sw.bb47
    i32 21, label %sw.bb47
    i32 32, label %sw.bb47
    i32 34, label %sw.bb47
    i32 36, label %sw.bb47
    i32 38, label %sw.bb47
    i32 40, label %sw.bb47
    i32 41, label %sw.bb47
    i32 44, label %sw.bb47
    i32 45, label %sw.bb47
    i32 47, label %sw.bb47
    i32 48, label %sw.bb47
    i32 50, label %sw.bb47
    i32 51, label %sw.bb47
    i32 52, label %sw.bb47
    i32 53, label %sw.bb47
    i32 56, label %sw.bb47
    i32 57, label %sw.bb47
    i32 33, label %sw.bb53
    i32 35, label %sw.bb53
    i32 37, label %sw.bb53
    i32 39, label %sw.bb53
    i32 42, label %sw.bb60
    i32 46, label %sw.bb72
    i32 49, label %sw.bb79
  ]

sw.bb:                                            ; preds = %trace_vga_cirrus_write_gr.exit
  %7 = load i8, ptr @gr_mask, align 16
  %conv3 = and i8 %7, %conv1
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 14
  store i8 %conv3, ptr %gr, align 1
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  store i8 %conv1, ptr %cirrus_shadow_gr0, align 8
  br label %sw.epilog

sw.bb7:                                           ; preds = %trace_vga_cirrus_write_gr.exit
  %8 = load i8, ptr getelementptr inbounds ([16 x i8], ptr @gr_mask, i64 0, i64 1), align 1
  %conv12 = and i8 %8, %conv1
  %arrayidx16 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 1
  store i8 %conv12, ptr %arrayidx16, align 1
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  store i8 %conv1, ptr %cirrus_shadow_gr1, align 1
  br label %sw.epilog

sw.bb18:                                          ; preds = %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit
  %idxprom19 = zext nneg i32 %reg_index to i64
  %arrayidx20 = getelementptr [16 x i8], ptr @gr_mask, i64 0, i64 %idxprom19
  %9 = load i8, ptr %arrayidx20, align 1
  %conv23 = and i8 %9, %conv1
  %arrayidx27 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 %idxprom19
  store i8 %conv23, ptr %arrayidx27, align 1
  br label %sw.epilog

sw.bb28:                                          ; preds = %trace_vga_cirrus_write_gr.exit
  %conv30 = and i8 %conv1, 127
  %arrayidx34 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 5
  store i8 %conv30, ptr %arrayidx34, align 1
  tail call fastcc void @cirrus_update_memory_access(ptr noundef %s)
  br label %sw.epilog

sw.bb35:                                          ; preds = %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit
  %idxprom39 = zext nneg i32 %reg_index to i64
  %arrayidx40 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 %idxprom39
  store i8 %conv1, ptr %arrayidx40, align 1
  %arrayidx.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 11
  %10 = load i8, ptr %arrayidx.i, align 1
  %11 = and i8 %10, 1
  %cmp.not.i = icmp eq i8 %11, 0
  %arrayidx4.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 9
  %offset.0.in.i = load i8, ptr %arrayidx4.i, align 1
  %offset.0.i = zext i8 %offset.0.in.i to i32
  %12 = and i8 %10, 32
  %cmp15.not.i = icmp eq i8 %12, 0
  %offset.1.v.i = select i1 %cmp15.not.i, i32 12, i32 14
  %offset.1.i = shl nuw nsw i32 %offset.0.i, %offset.1.v.i
  %real_vram_size.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 41
  %13 = load i32, ptr %real_vram_size.i, align 8
  %limit.0.i = tail call i32 @llvm.usub.sat.i32(i32 %13, i32 %offset.1.i)
  %cmp45.not.not.i = icmp ugt i32 %13, %offset.1.i
  %spec.select = select i1 %cmp45.not.not.i, i32 %offset.1.i, i32 0
  %spec.select118 = select i1 %cmp45.not.not.i, i32 %limit.0.i, i32 0
  %arrayidx55.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 16, i64 0
  store i32 %spec.select, ptr %arrayidx55.i, align 4
  %arrayidx58.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 17, i64 0
  store i32 %spec.select118, ptr %arrayidx58.i, align 4
  %arrayidx4.i53 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 10
  %offset.0.in.in.i55 = select i1 %cmp.not.i, ptr %arrayidx4.i, ptr %arrayidx4.i53
  %offset.0.in.i56 = load i8, ptr %offset.0.in.in.i55, align 1
  %offset.0.i57 = zext i8 %offset.0.in.i56 to i32
  %offset.1.i60 = shl nuw nsw i32 %offset.0.i57, %offset.1.v.i
  %limit.0.i62 = tail call i32 @llvm.usub.sat.i32(i32 %13, i32 %offset.1.i60)
  br i1 %cmp.not.i, label %if.then36.i, label %if.end44.i

if.then36.i:                                      ; preds = %sw.bb35
  %cmp37.i = icmp ugt i32 %limit.0.i62, 32768
  br i1 %cmp37.i, label %if.end44.thread27.i, label %if.else52.i64

if.end44.thread27.i:                              ; preds = %if.then36.i
  %add40.i = add nuw nsw i32 %offset.1.i60, 32768
  %sub41.i = add i32 %limit.0.i62, -32768
  br label %cirrus_update_bank_ptr.exit69

if.end44.i:                                       ; preds = %sw.bb35
  %cmp45.not.not.i63 = icmp ugt i32 %13, %offset.1.i60
  br i1 %cmp45.not.not.i63, label %cirrus_update_bank_ptr.exit69, label %if.else52.i64

if.else52.i64:                                    ; preds = %if.end44.i, %if.then36.i
  br label %cirrus_update_bank_ptr.exit69

cirrus_update_bank_ptr.exit69:                    ; preds = %if.end44.thread27.i, %if.end44.i, %if.else52.i64
  %.sink33.i65 = phi i32 [ 0, %if.else52.i64 ], [ %add40.i, %if.end44.thread27.i ], [ %offset.1.i60, %if.end44.i ]
  %.sink.i66 = phi i32 [ 0, %if.else52.i64 ], [ %sub41.i, %if.end44.thread27.i ], [ %limit.0.i62, %if.end44.i ]
  %arrayidx55.i67 = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 16, i64 1
  store i32 %.sink33.i65, ptr %arrayidx55.i67, align 4
  %arrayidx58.i68 = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 17, i64 1
  store i32 %.sink.i66, ptr %arrayidx58.i68, align 4
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %s)
  br label %sw.epilog

sw.bb41:                                          ; preds = %trace_vga_cirrus_write_gr.exit
  %arrayidx46 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 11
  store i8 %conv1, ptr %arrayidx46, align 1
  %14 = and i8 %conv1, 1
  %cmp.not.i71 = icmp eq i8 %14, 0
  %arrayidx4.i72 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 9
  %offset.0.in.i75 = load i8, ptr %arrayidx4.i72, align 1
  %offset.0.i76 = zext i8 %offset.0.in.i75 to i32
  %15 = and i8 %conv1, 32
  %cmp15.not.i77 = icmp eq i8 %15, 0
  %offset.1.v.i78 = select i1 %cmp15.not.i77, i32 12, i32 14
  %offset.1.i79 = shl nuw nsw i32 %offset.0.i76, %offset.1.v.i78
  %real_vram_size.i80 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 41
  %16 = load i32, ptr %real_vram_size.i80, align 8
  %limit.0.i81 = tail call i32 @llvm.usub.sat.i32(i32 %16, i32 %offset.1.i79)
  %cmp45.not.not.i83 = icmp ugt i32 %16, %offset.1.i79
  %spec.select119 = select i1 %cmp45.not.not.i83, i32 %offset.1.i79, i32 0
  %spec.select120 = select i1 %cmp45.not.not.i83, i32 %limit.0.i81, i32 0
  %arrayidx55.i87 = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 16, i64 0
  store i32 %spec.select119, ptr %arrayidx55.i87, align 4
  %arrayidx58.i88 = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 17, i64 0
  store i32 %spec.select120, ptr %arrayidx58.i88, align 4
  %arrayidx4.i92 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 10
  %offset.0.in.in.i94 = select i1 %cmp.not.i71, ptr %arrayidx4.i72, ptr %arrayidx4.i92
  %offset.0.in.i95 = load i8, ptr %offset.0.in.in.i94, align 1
  %offset.0.i96 = zext i8 %offset.0.in.i95 to i32
  %offset.1.i99 = shl nuw nsw i32 %offset.0.i96, %offset.1.v.i78
  %limit.0.i101 = tail call i32 @llvm.usub.sat.i32(i32 %16, i32 %offset.1.i99)
  br i1 %cmp.not.i71, label %if.then36.i109, label %if.end44.i102

if.then36.i109:                                   ; preds = %sw.bb41
  %cmp37.i110 = icmp ugt i32 %limit.0.i101, 32768
  br i1 %cmp37.i110, label %if.end44.thread27.i111, label %if.else52.i104

if.end44.thread27.i111:                           ; preds = %if.then36.i109
  %add40.i112 = add nuw nsw i32 %offset.1.i99, 32768
  %sub41.i113 = add i32 %limit.0.i101, -32768
  br label %cirrus_update_bank_ptr.exit114

if.end44.i102:                                    ; preds = %sw.bb41
  %cmp45.not.not.i103 = icmp ugt i32 %16, %offset.1.i99
  br i1 %cmp45.not.not.i103, label %cirrus_update_bank_ptr.exit114, label %if.else52.i104

if.else52.i104:                                   ; preds = %if.end44.i102, %if.then36.i109
  br label %cirrus_update_bank_ptr.exit114

cirrus_update_bank_ptr.exit114:                   ; preds = %if.end44.thread27.i111, %if.end44.i102, %if.else52.i104
  %.sink33.i105 = phi i32 [ 0, %if.else52.i104 ], [ %add40.i112, %if.end44.thread27.i111 ], [ %offset.1.i99, %if.end44.i102 ]
  %.sink.i106 = phi i32 [ 0, %if.else52.i104 ], [ %sub41.i113, %if.end44.thread27.i111 ], [ %limit.0.i101, %if.end44.i102 ]
  %arrayidx55.i107 = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 16, i64 1
  store i32 %.sink33.i105, ptr %arrayidx55.i107, align 4
  %arrayidx58.i108 = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 17, i64 1
  store i32 %.sink.i106, ptr %arrayidx58.i108, align 4
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %s)
  br label %sw.epilog

sw.bb47:                                          ; preds = %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit
  %idxprom51 = zext nneg i32 %reg_index to i64
  %arrayidx52 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 %idxprom51
  store i8 %conv1, ptr %arrayidx52, align 1
  br label %sw.epilog

sw.bb53:                                          ; preds = %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit, %trace_vga_cirrus_write_gr.exit
  %conv55 = and i8 %conv1, 31
  %idxprom58 = zext nneg i32 %reg_index to i64
  %arrayidx59 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 %idxprom58
  store i8 %conv55, ptr %arrayidx59, align 1
  br label %sw.epilog

sw.bb60:                                          ; preds = %trace_vga_cirrus_write_gr.exit
  %conv62 = and i8 %conv1, 63
  %arrayidx66 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 42
  store i8 %conv62, ptr %arrayidx66, align 1
  %arrayidx69 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 49
  %17 = load i8, ptr %arrayidx69, align 1
  %tobool.not = icmp sgt i8 %17, -1
  br i1 %tobool.not, label %sw.epilog, label %if.then

if.then:                                          ; preds = %sw.bb60
  tail call fastcc void @cirrus_bitblt_start(ptr noundef nonnull %s)
  br label %sw.epilog

sw.bb72:                                          ; preds = %trace_vga_cirrus_write_gr.exit
  %conv74 = and i8 %conv1, 63
  %arrayidx78 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 46
  store i8 %conv74, ptr %arrayidx78, align 1
  br label %sw.epilog

sw.bb79:                                          ; preds = %trace_vga_cirrus_write_gr.exit
  %arrayidx.i115 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 49
  %18 = load i8, ptr %arrayidx.i115, align 1
  %conv.i = zext i8 %18 to i32
  store i8 %conv1, ptr %arrayidx.i115, align 1
  %and.i = and i32 %conv.i, 4
  %cmp.not.i116 = icmp ne i32 %and.i, 0
  %and6.i = and i32 %reg_value, 4
  %cmp7.i = icmp eq i32 %and6.i, 0
  %or.cond.i = and i1 %cmp7.i, %cmp.not.i116
  br i1 %or.cond.i, label %if.then.i, label %if.else.i

if.then.i:                                        ; preds = %sw.bb79
  %19 = and i8 %conv1, -20
  store i8 %19, ptr %arrayidx.i115, align 1
  %cirrus_srcptr.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 33
  %20 = load ptr, ptr %cirrus_srcptr.i.i, align 16
  %cirrus_bltbuf.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 32
  %cmp.not.i.i = icmp eq ptr %20, %cirrus_bltbuf.i.i
  br i1 %cmp.not.i.i, label %lor.rhs.i.i, label %if.end.critedge.i.i

lor.rhs.i.i:                                      ; preds = %if.then.i
  %cirrus_srcptr_end.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  %21 = load ptr, ptr %cirrus_srcptr_end.i.i, align 8
  %cmp6.not.i.i = icmp eq ptr %21, %20
  store ptr %20, ptr %cirrus_srcptr_end.i.i, align 8
  %cirrus_srccounter.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 0, ptr %cirrus_srccounter.i.i, align 16
  br i1 %cmp6.not.i.i, label %sw.epilog, label %if.end.i.i

if.end.critedge.i.i:                              ; preds = %if.then.i
  store ptr %cirrus_bltbuf.i.i, ptr %cirrus_srcptr.i.i, align 16
  %cirrus_srcptr_end13.c.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  store ptr %cirrus_bltbuf.i.i, ptr %cirrus_srcptr_end13.c.i.i, align 8
  %cirrus_srccounter.c.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 0, ptr %cirrus_srccounter.c.i.i, align 16
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %if.end.critedge.i.i, %lor.rhs.i.i
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %s)
  br label %sw.epilog

if.else.i:                                        ; preds = %sw.bb79
  %and9.i = and i32 %conv.i, 2
  %cmp10.i = icmp ne i32 %and9.i, 0
  %and13.i = and i32 %reg_value, 2
  %cmp14.not.i = icmp eq i32 %and13.i, 0
  %or.cond7.i = or i1 %cmp14.not.i, %cmp10.i
  br i1 %or.cond7.i, label %sw.epilog, label %if.then16.i

if.then16.i:                                      ; preds = %if.else.i
  tail call fastcc void @cirrus_bitblt_start(ptr noundef nonnull %s)
  br label %sw.epilog

do.body:                                          ; preds = %trace_vga_cirrus_write_gr.exit
  %22 = load i32, ptr @qemu_loglevel, align 4
  %and.i117 = and i32 %22, 2048
  %cmp.i.not = icmp eq i32 %and.i117, 0
  br i1 %cmp.i.not, label %sw.epilog, label %if.then83

if.then83:                                        ; preds = %do.body
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.44, i32 noundef %reg_index, i32 noundef %reg_value) #14
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then16.i, %if.else.i, %if.end.i.i, %lor.rhs.i.i, %if.then83, %do.body, %sw.bb60, %if.then, %sw.bb72, %sw.bb53, %sw.bb47, %cirrus_update_bank_ptr.exit114, %cirrus_update_bank_ptr.exit69, %sw.bb28, %sw.bb18, %sw.bb7, %sw.bb
  ret void
}

; Function Attrs: mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #6

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @cirrus_bitblt_start(ptr noundef %s) unnamed_addr #0 {
entry:
  %width.i.i.i = alloca i32, align 4
  %height.i.i.i = alloca i32, align 4
  %_now.i.i = alloca %struct.timeval, align 8
  %enable_blitter = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 19
  %0 = load i8, ptr %enable_blitter, align 4
  %1 = and i8 %0, 1
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %bitblt_ignore, label %if.end

if.end:                                           ; preds = %entry
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 49
  %2 = load i8, ptr %arrayidx, align 1
  %3 = or i8 %2, 1
  store i8 %3, ptr %arrayidx, align 1
  %arrayidx4 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 32
  %4 = load i16, ptr %arrayidx4, align 2
  %5 = zext i16 %4 to i32
  %add = add nuw nsw i32 %5, 1
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 21
  store i32 %add, ptr %cirrus_blt_width, align 4
  %arrayidx13 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 34
  %6 = load i16, ptr %arrayidx13, align 2
  %7 = zext i16 %6 to i32
  %add21 = add nuw nsw i32 %7, 1
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 22
  store i32 %add21, ptr %cirrus_blt_height, align 8
  %arrayidx24 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 36
  %8 = load i8, ptr %arrayidx24, align 2
  %conv25 = zext i8 %8 to i32
  %arrayidx28 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 37
  %9 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %9 to i32
  %shl30 = shl nuw nsw i32 %conv29, 8
  %or31 = or disjoint i32 %shl30, %conv25
  %cirrus_blt_dstpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 23
  store i32 %or31, ptr %cirrus_blt_dstpitch, align 4
  %arrayidx34 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 38
  %10 = load i8, ptr %arrayidx34, align 2
  %conv35 = zext i8 %10 to i32
  %arrayidx38 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 39
  %11 = load i8, ptr %arrayidx38, align 1
  %conv39 = zext i8 %11 to i32
  %shl40 = shl nuw nsw i32 %conv39, 8
  %or41 = or disjoint i32 %shl40, %conv35
  %cirrus_blt_srcpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 24
  store i32 %or41, ptr %cirrus_blt_srcpitch, align 16
  %arrayidx44 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 40
  %12 = load i16, ptr %arrayidx44, align 2
  %13 = zext i16 %12 to i32
  %arrayidx54 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 42
  %14 = load i8, ptr %arrayidx54, align 2
  %conv55 = zext i8 %14 to i32
  %shl56 = shl nuw nsw i32 %conv55, 16
  %or57 = or disjoint i32 %shl56, %13
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 27
  %arrayidx60 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 44
  %15 = load i16, ptr %arrayidx60, align 2
  %16 = zext i16 %15 to i32
  %arrayidx70 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 46
  %17 = load i8, ptr %arrayidx70, align 2
  %conv71 = zext i8 %17 to i32
  %shl72 = shl nuw nsw i32 %conv71, 16
  %or73 = or disjoint i32 %shl72, %16
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %arrayidx76 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 48
  %18 = load i8, ptr %arrayidx76, align 2
  %cirrus_blt_mode = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 29
  store i8 %18, ptr %cirrus_blt_mode, align 4
  %arrayidx79 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 51
  %19 = load i8, ptr %arrayidx79, align 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  store i8 %19, ptr %cirrus_blt_modeext, align 1
  %arrayidx82 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 50
  %20 = load i8, ptr %arrayidx82, align 2
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %21 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %21, %or57
  store i32 %and, ptr %cirrus_blt_dstaddr, align 4
  %and86 = and i32 %21, %or73
  store i32 %and86, ptr %cirrus_blt_srcaddr, align 16
  %arrayidx97 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %22 = load i8, ptr %arrayidx97, align 1
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %23 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %23, 0
  %24 = load i16, ptr @_TRACE_VGA_CIRRUS_BITBLT_START_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %24, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_vga_cirrus_bitblt_start.exit

land.lhs.true5.i.i:                               ; preds = %if.end
  %25 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %25, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_vga_cirrus_bitblt_start.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %26 = load i8, ptr @message_with_timestamp, align 1
  %27 = and i8 %26, 1
  %tobool7.not.i.i = icmp eq i8 %27, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #14
  %call10.i.i = tail call i32 @qemu_get_thread_id() #14
  %28 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %29 = load i64, ptr %tv_usec.i.i, align 8
  %conv11.i.i = zext i8 %20 to i32
  %conv12.i.i = zext i8 %18 to i32
  %conv13.i.i = zext i8 %19 to i32
  %conv14.i.i = zext i8 %22 to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.50, i32 noundef %call10.i.i, i64 noundef %28, i64 noundef %29, i32 noundef %conv11.i.i, i32 noundef %conv12.i.i, i32 noundef %conv13.i.i, i32 noundef %add, i32 noundef %add21, i32 noundef %or31, i32 noundef %or41, i32 noundef %and, i32 noundef %and86, i32 noundef %conv14.i.i) #14
  br label %trace_vga_cirrus_bitblt_start.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  %conv15.i.i = zext i8 %20 to i32
  %conv16.i.i = zext i8 %18 to i32
  %conv17.i.i = zext i8 %19 to i32
  %conv18.i.i = zext i8 %22 to i32
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.51, i32 noundef %conv15.i.i, i32 noundef %conv16.i.i, i32 noundef %conv17.i.i, i32 noundef %add, i32 noundef %add21, i32 noundef %or31, i32 noundef %or41, i32 noundef %and, i32 noundef %and86, i32 noundef %conv18.i.i) #14
  br label %trace_vga_cirrus_bitblt_start.exit

trace_vga_cirrus_bitblt_start.exit:               ; preds = %if.end, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  %30 = load i8, ptr %cirrus_blt_mode, align 4
  %31 = lshr i8 %30, 4
  %32 = and i8 %31, 3
  %33 = zext nneg i8 %32 to i32
  %cirrus_blt_pixelwidth = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 20
  switch i32 %33, label %if.end.unreachabledefault [
    i32 0, label %sw.epilog
    i32 1, label %sw.bb101
    i32 2, label %sw.bb103
    i32 3, label %sw.bb105
  ]

sw.bb101:                                         ; preds = %trace_vga_cirrus_bitblt_start.exit
  br label %sw.epilog

sw.bb103:                                         ; preds = %trace_vga_cirrus_bitblt_start.exit
  br label %sw.epilog

sw.bb105:                                         ; preds = %trace_vga_cirrus_bitblt_start.exit
  br label %sw.epilog

if.end.unreachabledefault:                        ; preds = %trace_vga_cirrus_bitblt_start.exit
  unreachable

sw.epilog:                                        ; preds = %trace_vga_cirrus_bitblt_start.exit, %sw.bb105, %sw.bb103, %sw.bb101
  %.sink = phi i32 [ 4, %sw.bb105 ], [ 3, %sw.bb103 ], [ 2, %sw.bb101 ], [ 1, %trace_vga_cirrus_bitblt_start.exit ]
  %cmp241 = phi i1 [ true, %sw.bb105 ], [ true, %sw.bb103 ], [ false, %sw.bb101 ], [ false, %trace_vga_cirrus_bitblt_start.exit ]
  store i32 %.sink, ptr %cirrus_blt_pixelwidth, align 16
  %34 = and i8 %30, -49
  store i8 %34, ptr %cirrus_blt_mode, align 4
  %conv117 = zext i8 %34 to i32
  %and118 = and i32 %conv117, 6
  %cmp = icmp eq i32 %and118, 6
  br i1 %cmp, label %do.body121, label %if.end132

do.body121:                                       ; preds = %sw.epilog
  %35 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %35, 1024
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %bitblt_ignore, label %bitblt_ignore.sink.split

if.end132:                                        ; preds = %sw.epilog
  %36 = load i8, ptr %cirrus_blt_modeext, align 1
  %37 = and i8 %36, 4
  %tobool136.not = icmp ne i8 %37, 0
  %and139 = and i32 %conv117, 202
  %cmp140 = icmp eq i32 %and139, 192
  %or.cond = and i1 %cmp140, %tobool136.not
  br i1 %or.cond, label %if.then142, label %if.else

if.then142:                                       ; preds = %if.end132
  %cirrus_shadow_gr125.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  %38 = load i8, ptr %cirrus_shadow_gr125.i, align 1
  %conv26.i = zext i8 %38 to i32
  switch i32 %.sink, label %sw.bb24.i [
    i32 1, label %cirrus_bitblt_fgcol.exit
    i32 2, label %sw.bb1.i
    i32 3, label %sw.bb8.i
  ]

sw.bb1.i:                                         ; preds = %if.then142
  %arrayidx.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %39 = load i8, ptr %arrayidx.i, align 1
  %conv4.i = zext i8 %39 to i32
  %shl.i = shl nuw nsw i32 %conv4.i, 8
  br label %sw.epilog.sink.split.i

sw.bb8.i:                                         ; preds = %if.then142
  %arrayidx13.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %40 = load i8, ptr %arrayidx13.i, align 1
  %conv14.i = zext i8 %40 to i32
  %shl15.i = shl nuw nsw i32 %conv14.i, 8
  %or16.i = or disjoint i32 %shl15.i, %conv26.i
  %arrayidx19.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 19
  %41 = load i8, ptr %arrayidx19.i, align 1
  %conv20.i = zext i8 %41 to i32
  %shl21.i = shl nuw nsw i32 %conv20.i, 16
  br label %sw.epilog.sink.split.i

sw.bb24.i:                                        ; preds = %if.then142
  %arrayidx29.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %42 = load i8, ptr %arrayidx29.i, align 1
  %conv30.i = zext i8 %42 to i32
  %shl31.i = shl nuw nsw i32 %conv30.i, 8
  %arrayidx35.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 19
  %43 = load i8, ptr %arrayidx35.i, align 1
  %conv36.i = zext i8 %43 to i32
  %shl37.i = shl nuw nsw i32 %conv36.i, 16
  %44 = or disjoint i32 %shl31.i, %shl37.i
  %or38.i = or disjoint i32 %44, %conv26.i
  %arrayidx41.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 21
  %45 = load i8, ptr %arrayidx41.i, align 1
  %conv42.i = zext i8 %45 to i32
  %shl43.i = shl nuw i32 %conv42.i, 24
  br label %sw.epilog.sink.split.i

sw.epilog.sink.split.i:                           ; preds = %sw.bb24.i, %sw.bb8.i, %sw.bb1.i
  %shl43.sink.i = phi i32 [ %shl43.i, %sw.bb24.i ], [ %shl21.i, %sw.bb8.i ], [ %conv26.i, %sw.bb1.i ]
  %or38.sink.i = phi i32 [ %or38.i, %sw.bb24.i ], [ %or16.i, %sw.bb8.i ], [ %shl.i, %sw.bb1.i ]
  %or44.i = or disjoint i32 %or38.sink.i, %shl43.sink.i
  br label %cirrus_bitblt_fgcol.exit

cirrus_bitblt_fgcol.exit:                         ; preds = %if.then142, %sw.epilog.sink.split.i
  %or44.sink.i = phi i32 [ %conv26.i, %if.then142 ], [ %or44.i, %sw.epilog.sink.split.i ]
  %cirrus_blt_fgcol46.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  store i32 %or44.sink.i, ptr %cirrus_blt_fgcol46.i, align 4
  %46 = load i32, ptr %cirrus_blt_width, align 4
  %cmp.i.i = icmp sgt i32 %46, 0
  br i1 %cmp.i.i, label %if.end.i.i, label %if.else.i.i110

if.else.i.i110:                                   ; preds = %cirrus_bitblt_fgcol.exit
  tail call void @__assert_fail(ptr noundef nonnull @.str.52, ptr noundef nonnull @.str.53, i32 noundef 236, ptr noundef nonnull @__PRETTY_FUNCTION__.blit_is_unsafe) #15
  unreachable

if.end.i.i:                                       ; preds = %cirrus_bitblt_fgcol.exit
  %47 = load i32, ptr %cirrus_blt_height, align 8
  %cmp1.i.i = icmp sgt i32 %47, 0
  br i1 %cmp1.i.i, label %if.end4.i.i, label %if.else3.i.i

if.else3.i.i:                                     ; preds = %if.end.i.i
  tail call void @__assert_fail(ptr noundef nonnull @.str.54, ptr noundef nonnull @.str.53, i32 noundef 237, ptr noundef nonnull @__PRETTY_FUNCTION__.blit_is_unsafe) #15
  unreachable

if.end4.i.i:                                      ; preds = %if.end.i.i
  %cmp6.i.i = icmp ugt i32 %46, 8192
  br i1 %cmp6.i.i, label %return, label %if.end8.i.i

if.end8.i.i:                                      ; preds = %if.end4.i.i
  %48 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %49 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %tobool.not.i.i.i = icmp eq i32 %48, 0
  br i1 %tobool.not.i.i.i, label %return, label %if.end.i.i.i

if.end.i.i.i:                                     ; preds = %if.end8.i.i
  %cmp.i.i.i = icmp slt i32 %48, 0
  %conv.i.i.i = sext i32 %49 to i64
  %conv2.i.i.i = zext nneg i32 %47 to i64
  %sub.i.i.i = add nsw i64 %conv2.i.i.i, -1
  %conv4.i.i.i = zext nneg i32 %46 to i64
  br i1 %cmp.i.i.i, label %if.then1.i.i.i, label %blit_is_unsafe.exit.i

if.then1.i.i.i:                                   ; preds = %if.end.i.i.i
  %conv3.i.i.i = sext i32 %48 to i64
  %mul.i.i.i = mul nsw i64 %sub.i.i.i, %conv3.i.i.i
  %add.i.i.i = sub nsw i64 %conv.i.i.i, %conv4.i.i.i
  %sub5.i.i.i = add nsw i64 %add.i.i.i, %mul.i.i.i
  %cmp6.i.i.i = icmp slt i64 %sub5.i.i.i, -1
  br i1 %cmp6.i.i.i, label %return, label %lor.lhs.false.i.i.i

lor.lhs.false.i.i.i:                              ; preds = %if.then1.i.i.i
  %vram_size.i.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %50 = load i32, ptr %vram_size.i.i.i, align 16
  %cmp8.not.i.i.not.i = icmp ugt i32 %50, %49
  br i1 %cmp8.not.i.i.not.i, label %if.end.i, label %return

blit_is_unsafe.exit.i:                            ; preds = %if.end.i.i.i
  %conv16.i.i.i = zext nneg i32 %48 to i64
  %mul17.i.i.i = mul nuw nsw i64 %sub.i.i.i, %conv16.i.i.i
  %add18.i.i.i = add nsw i64 %conv.i.i.i, %conv4.i.i.i
  %add21.i.i.i = add nsw i64 %add18.i.i.i, %mul17.i.i.i
  %vram_size23.i.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %51 = load i32, ptr %vram_size23.i.i.i, align 16
  %conv24.i.i.i = zext i32 %51 to i64
  %cmp25.i.i.i = icmp sgt i64 %add21.i.i.i, %conv24.i.i.i
  br i1 %cmp25.i.i.i, label %return, label %if.end.i

if.end.i:                                         ; preds = %blit_is_unsafe.exit.i, %lor.lhs.false.i.i.i
  %idxprom.i = zext i8 %20 to i64
  %arrayidx.i111 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom.i
  %52 = load i8, ptr %arrayidx.i111, align 1
  %idxprom1.i = zext i8 %52 to i64
  %sub.i = add nsw i32 %.sink, -1
  %idxprom3.i = zext nneg i32 %sub.i to i64
  %arrayidx4.i = getelementptr [16 x [4 x ptr]], ptr @cirrus_fill, i64 0, i64 %idxprom1.i, i64 %idxprom3.i
  %53 = load ptr, ptr %arrayidx4.i, align 8
  tail call void %53(ptr noundef nonnull %s, i32 noundef %49, i32 noundef %48, i32 noundef %46, i32 noundef %47) #14
  %54 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %55 = load i32, ptr %cirrus_blt_height, align 8
  %cmp218.i.i = icmp sgt i32 %55, 0
  br i1 %cmp218.i.i, label %for.body.lr.ph.i.i, label %cirrus_invalidate_region.exit.i

for.body.lr.ph.i.i:                               ; preds = %if.end.i
  %56 = load i32, ptr %cirrus_blt_width, align 4
  %57 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %cmp.i13.i = icmp slt i32 %54, 0
  %sub.i.i = add i32 %56, -1
  %sub1.i.i = select i1 %cmp.i13.i, i32 %sub.i.i, i32 0
  %off_begin.addr.0.i.i = sub i32 %57, %sub1.i.i
  %vram.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  br label %for.body.i.i

for.body.i.i:                                     ; preds = %if.end21.i.i, %for.body.lr.ph.i.i
  %off_begin.addr.120.i.i = phi i32 [ %off_begin.addr.0.i.i, %for.body.lr.ph.i.i ], [ %add22.i.i, %if.end21.i.i ]
  %y.019.i.i = phi i32 [ 0, %for.body.lr.ph.i.i ], [ %inc.i.i, %if.end21.i.i ]
  %58 = load i32, ptr %cirrus_addr_mask, align 16
  %and.i.i = and i32 %58, %off_begin.addr.120.i.i
  %sub3.i.i = add i32 %and.i.i, %sub.i.i
  %and5.i.i = and i32 %sub3.i.i, %58
  %add6.i.i = add i32 %and5.i.i, 1
  %cmp7.not.i.i = icmp slt i32 %add6.i.i, %and.i.i
  %conv13.i.i113 = sext i32 %and.i.i to i64
  br i1 %cmp7.not.i.i, label %if.else.i14.i, label %if.then8.i.i114

if.then8.i.i114:                                  ; preds = %for.body.i.i
  %sub9.i.i = sub i32 %add6.i.i, %and.i.i
  br label %if.end21.i.i

if.else.i14.i:                                    ; preds = %for.body.i.i
  %add15.i.i = add i32 %58, 1
  %sub16.i.i = sub i32 %add15.i.i, %and.i.i
  %conv17.i.i115 = zext i32 %sub16.i.i to i64
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram.i.i, i64 noundef %conv13.i.i113, i64 noundef %conv17.i.i115) #14
  br label %if.end21.i.i

if.end21.i.i:                                     ; preds = %if.else.i14.i, %if.then8.i.i114
  %add6.sink.i.i = phi i32 [ %add6.i.i, %if.else.i14.i ], [ %sub9.i.i, %if.then8.i.i114 ]
  %.sink.i.i = phi i64 [ 0, %if.else.i14.i ], [ %conv13.i.i113, %if.then8.i.i114 ]
  %conv20.i.i = sext i32 %add6.sink.i.i to i64
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram.i.i, i64 noundef %.sink.i.i, i64 noundef %conv20.i.i) #14
  %add22.i.i = add i32 %off_begin.addr.120.i.i, %54
  %inc.i.i = add nuw nsw i32 %y.019.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %55
  br i1 %exitcond.not.i.i, label %cirrus_invalidate_region.exit.i, label %for.body.i.i, !llvm.loop !10

cirrus_invalidate_region.exit.i:                  ; preds = %if.end21.i.i, %if.end.i
  %59 = load i8, ptr %arrayidx, align 1
  %60 = and i8 %59, -20
  store i8 %60, ptr %arrayidx, align 1
  %cirrus_srcptr.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 33
  %61 = load ptr, ptr %cirrus_srcptr.i.i, align 16
  %cirrus_bltbuf.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 32
  %cmp.not.i.i = icmp eq ptr %61, %cirrus_bltbuf.i.i
  br i1 %cmp.not.i.i, label %lor.rhs.i.i, label %if.end.critedge.i.i

lor.rhs.i.i:                                      ; preds = %cirrus_invalidate_region.exit.i
  %cirrus_srcptr_end.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  %62 = load ptr, ptr %cirrus_srcptr_end.i.i, align 8
  %cmp6.not.i.i = icmp eq ptr %62, %cirrus_bltbuf.i.i
  store ptr %cirrus_bltbuf.i.i, ptr %cirrus_srcptr_end.i.i, align 8
  %cirrus_srccounter.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 0, ptr %cirrus_srccounter.i.i, align 16
  br i1 %cmp6.not.i.i, label %return, label %if.end.i15.i

if.end.critedge.i.i:                              ; preds = %cirrus_invalidate_region.exit.i
  store ptr %cirrus_bltbuf.i.i, ptr %cirrus_srcptr.i.i, align 16
  %cirrus_srcptr_end13.c.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  store ptr %cirrus_bltbuf.i.i, ptr %cirrus_srcptr_end13.c.i.i, align 8
  %cirrus_srccounter.c.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 0, ptr %cirrus_srccounter.c.i.i, align 16
  br label %if.end.i15.i

if.end.i15.i:                                     ; preds = %if.end.critedge.i.i, %lor.rhs.i.i
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %s)
  br label %return

if.else:                                          ; preds = %if.end132
  %and147 = and i32 %conv117, 192
  %cmp148 = icmp eq i32 %and147, 128
  br i1 %cmp148, label %if.then150, label %if.else180

if.then150:                                       ; preds = %if.else
  %and153 = and i32 %conv117, 8
  %tobool154.not = icmp eq i32 %and153, 0
  br i1 %tobool154.not, label %if.else169, label %if.then155

if.then155:                                       ; preds = %if.then150
  %63 = and i8 %36, 2
  %tobool159.not = icmp eq i8 %63, 0
  br i1 %tobool159.not, label %if.else161, label %if.then160

if.then160:                                       ; preds = %if.then155
  tail call fastcc void @cirrus_bitblt_bgcol(ptr noundef nonnull %s)
  br label %if.end162

if.else161:                                       ; preds = %if.then155
  tail call fastcc void @cirrus_bitblt_fgcol(ptr noundef nonnull %s)
  br label %if.end162

if.end162:                                        ; preds = %if.else161, %if.then160
  %idxprom = zext i8 %20 to i64
  %arrayidx163 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom
  %64 = load i8, ptr %arrayidx163, align 1
  %idxprom164 = zext i8 %64 to i64
  %cirrus_blt_pixelwidth166 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 20
  %65 = load i32, ptr %cirrus_blt_pixelwidth166, align 16
  %sub = add i32 %65, -1
  %idxprom167 = sext i32 %sub to i64
  %arrayidx168 = getelementptr [16 x [4 x ptr]], ptr @cirrus_colorexpand_transp, i64 0, i64 %idxprom164, i64 %idxprom167
  br label %if.end313

if.else169:                                       ; preds = %if.then150
  %cirrus_shadow_gr125.i117 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  %66 = load i8, ptr %cirrus_shadow_gr125.i117, align 1
  %conv26.i118 = zext i8 %66 to i32
  switch i32 %.sink, label %cirrus_bitblt_fgcol.exit148 [
    i32 1, label %cirrus_bitblt_fgcol.exit148.thread
    i32 2, label %cirrus_bitblt_fgcol.exit148.thread255
    i32 3, label %cirrus_bitblt_fgcol.exit148.thread263
  ]

cirrus_bitblt_fgcol.exit148.thread:               ; preds = %if.else169
  %cirrus_blt_fgcol46.i132252 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  store i32 %conv26.i118, ptr %cirrus_blt_fgcol46.i132252, align 4
  %cirrus_shadow_gr025.i253 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  %67 = load i8, ptr %cirrus_shadow_gr025.i253, align 8
  %conv26.i150254 = zext i8 %67 to i32
  br label %cirrus_bitblt_bgcol.exit

cirrus_bitblt_fgcol.exit148.thread255:            ; preds = %if.else169
  %arrayidx.i134 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %68 = load i8, ptr %arrayidx.i134, align 1
  %conv4.i135 = zext i8 %68 to i32
  %shl.i136 = shl nuw nsw i32 %conv4.i135, 8
  %or44.i130258 = or disjoint i32 %shl.i136, %conv26.i118
  %cirrus_blt_fgcol46.i132259 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  store i32 %or44.i130258, ptr %cirrus_blt_fgcol46.i132259, align 4
  %cirrus_shadow_gr025.i260 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  %69 = load i8, ptr %cirrus_shadow_gr025.i260, align 8
  %conv26.i150261 = zext i8 %69 to i32
  %arrayidx.i165 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  %70 = load i8, ptr %arrayidx.i165, align 2
  %conv4.i166 = zext i8 %70 to i32
  %shl.i167 = shl nuw nsw i32 %conv4.i166, 8
  br label %sw.epilog.sink.split.i159

cirrus_bitblt_fgcol.exit148.thread263:            ; preds = %if.else169
  %arrayidx13.i120 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %71 = load i8, ptr %arrayidx13.i120, align 1
  %conv14.i121 = zext i8 %71 to i32
  %shl15.i122 = shl nuw nsw i32 %conv14.i121, 8
  %arrayidx19.i124 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 19
  %72 = load i8, ptr %arrayidx19.i124, align 1
  %conv20.i125 = zext i8 %72 to i32
  %shl21.i126 = shl nuw nsw i32 %conv20.i125, 16
  %73 = or disjoint i32 %shl15.i122, %shl21.i126
  %or44.i130266 = or disjoint i32 %73, %conv26.i118
  %cirrus_blt_fgcol46.i132267 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  store i32 %or44.i130266, ptr %cirrus_blt_fgcol46.i132267, align 4
  %cirrus_shadow_gr025.i268 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  %74 = load i8, ptr %cirrus_shadow_gr025.i268, align 8
  %conv26.i150269 = zext i8 %74 to i32
  %arrayidx13.i152 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  %75 = load i8, ptr %arrayidx13.i152, align 2
  %conv14.i153 = zext i8 %75 to i32
  %shl15.i154 = shl nuw nsw i32 %conv14.i153, 8
  %or16.i155 = or disjoint i32 %shl15.i154, %conv26.i150269
  %arrayidx19.i156 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 18
  %76 = load i8, ptr %arrayidx19.i156, align 2
  %conv20.i157 = zext i8 %76 to i32
  %shl21.i158 = shl nuw nsw i32 %conv20.i157, 16
  br label %sw.epilog.sink.split.i159

cirrus_bitblt_fgcol.exit148:                      ; preds = %if.else169
  %arrayidx29.i138 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %77 = load i8, ptr %arrayidx29.i138, align 1
  %conv30.i139 = zext i8 %77 to i32
  %shl31.i140 = shl nuw nsw i32 %conv30.i139, 8
  %arrayidx35.i141 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 19
  %78 = load i8, ptr %arrayidx35.i141, align 1
  %conv36.i142 = zext i8 %78 to i32
  %shl37.i143 = shl nuw nsw i32 %conv36.i142, 16
  %arrayidx41.i145 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 21
  %79 = load i8, ptr %arrayidx41.i145, align 1
  %conv42.i146 = zext i8 %79 to i32
  %shl43.i147 = shl nuw i32 %conv42.i146, 24
  %80 = or disjoint i32 %shl31.i140, %shl37.i143
  %81 = or disjoint i32 %80, %shl43.i147
  %or44.i130 = or disjoint i32 %81, %conv26.i118
  %cirrus_blt_fgcol46.i132 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  store i32 %or44.i130, ptr %cirrus_blt_fgcol46.i132, align 4
  %cirrus_shadow_gr025.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  %82 = load i8, ptr %cirrus_shadow_gr025.i, align 8
  %conv26.i150 = zext i8 %82 to i32
  %arrayidx29.i169 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  %83 = load i8, ptr %arrayidx29.i169, align 2
  %conv30.i170 = zext i8 %83 to i32
  %shl31.i171 = shl nuw nsw i32 %conv30.i170, 8
  %arrayidx35.i172 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 18
  %84 = load i8, ptr %arrayidx35.i172, align 2
  %conv36.i173 = zext i8 %84 to i32
  %shl37.i174 = shl nuw nsw i32 %conv36.i173, 16
  %85 = or disjoint i32 %shl31.i171, %conv26.i150
  %or38.i175 = or disjoint i32 %85, %shl37.i174
  %arrayidx41.i176 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 20
  %86 = load i8, ptr %arrayidx41.i176, align 2
  %conv42.i177 = zext i8 %86 to i32
  %shl43.i178 = shl nuw i32 %conv42.i177, 24
  br label %sw.epilog.sink.split.i159

sw.epilog.sink.split.i159:                        ; preds = %cirrus_bitblt_fgcol.exit148, %cirrus_bitblt_fgcol.exit148.thread263, %cirrus_bitblt_fgcol.exit148.thread255
  %shl43.sink.i160 = phi i32 [ %shl43.i178, %cirrus_bitblt_fgcol.exit148 ], [ %shl21.i158, %cirrus_bitblt_fgcol.exit148.thread263 ], [ %conv26.i150261, %cirrus_bitblt_fgcol.exit148.thread255 ]
  %or38.sink.i161 = phi i32 [ %or38.i175, %cirrus_bitblt_fgcol.exit148 ], [ %or16.i155, %cirrus_bitblt_fgcol.exit148.thread263 ], [ %shl.i167, %cirrus_bitblt_fgcol.exit148.thread255 ]
  %or44.i162 = or disjoint i32 %or38.sink.i161, %shl43.sink.i160
  br label %cirrus_bitblt_bgcol.exit

cirrus_bitblt_bgcol.exit:                         ; preds = %cirrus_bitblt_fgcol.exit148.thread, %sw.epilog.sink.split.i159
  %or44.sink.i163 = phi i32 [ %or44.i162, %sw.epilog.sink.split.i159 ], [ %conv26.i150254, %cirrus_bitblt_fgcol.exit148.thread ]
  %cirrus_blt_bgcol46.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  store i32 %or44.sink.i163, ptr %cirrus_blt_bgcol46.i, align 8
  %idxprom170 = zext i8 %20 to i64
  %arrayidx171 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom170
  %87 = load i8, ptr %arrayidx171, align 1
  %idxprom172 = zext i8 %87 to i64
  %sub175 = add nsw i32 %.sink, -1
  %idxprom176 = zext nneg i32 %sub175 to i64
  %arrayidx177 = getelementptr [16 x [4 x ptr]], ptr @cirrus_colorexpand, i64 0, i64 %idxprom172, i64 %idxprom176
  br label %if.end313

if.else180:                                       ; preds = %if.else
  %and183 = and i32 %conv117, 64
  %tobool184.not = icmp eq i32 %and183, 0
  br i1 %tobool184.not, label %if.else234, label %if.then185

if.then185:                                       ; preds = %if.else180
  %tobool189.not = icmp sgt i8 %34, -1
  br i1 %tobool189.not, label %if.else223, label %if.then190

if.then190:                                       ; preds = %if.then185
  %and193 = and i32 %conv117, 8
  %tobool194.not = icmp eq i32 %and193, 0
  br i1 %tobool194.not, label %if.else212, label %if.then195

if.then195:                                       ; preds = %if.then190
  %88 = and i8 %36, 2
  %tobool199.not = icmp eq i8 %88, 0
  br i1 %tobool199.not, label %if.else201, label %if.then200

if.then200:                                       ; preds = %if.then195
  tail call fastcc void @cirrus_bitblt_bgcol(ptr noundef nonnull %s)
  br label %if.end202

if.else201:                                       ; preds = %if.then195
  tail call fastcc void @cirrus_bitblt_fgcol(ptr noundef nonnull %s)
  br label %if.end202

if.end202:                                        ; preds = %if.else201, %if.then200
  %idxprom203 = zext i8 %20 to i64
  %arrayidx204 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom203
  %89 = load i8, ptr %arrayidx204, align 1
  %idxprom205 = zext i8 %89 to i64
  %cirrus_blt_pixelwidth207 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 20
  %90 = load i32, ptr %cirrus_blt_pixelwidth207, align 16
  %sub208 = add i32 %90, -1
  %idxprom209 = sext i32 %sub208 to i64
  %arrayidx210 = getelementptr [16 x [4 x ptr]], ptr @cirrus_colorexpand_pattern_transp, i64 0, i64 %idxprom205, i64 %idxprom209
  br label %if.end313

if.else212:                                       ; preds = %if.then190
  tail call fastcc void @cirrus_bitblt_fgcol(ptr noundef nonnull %s)
  tail call fastcc void @cirrus_bitblt_bgcol(ptr noundef nonnull %s)
  %idxprom213 = zext i8 %20 to i64
  %arrayidx214 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom213
  %91 = load i8, ptr %arrayidx214, align 1
  %idxprom215 = zext i8 %91 to i64
  %cirrus_blt_pixelwidth217 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 20
  %92 = load i32, ptr %cirrus_blt_pixelwidth217, align 16
  %sub218 = add i32 %92, -1
  %idxprom219 = sext i32 %sub218 to i64
  %arrayidx220 = getelementptr [16 x [4 x ptr]], ptr @cirrus_colorexpand_pattern, i64 0, i64 %idxprom215, i64 %idxprom219
  br label %if.end313

if.else223:                                       ; preds = %if.then185
  %idxprom224 = zext i8 %20 to i64
  %arrayidx225 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom224
  %93 = load i8, ptr %arrayidx225, align 1
  %idxprom226 = zext i8 %93 to i64
  %sub229 = add nsw i32 %.sink, -1
  %idxprom230 = zext nneg i32 %sub229 to i64
  %arrayidx231 = getelementptr [16 x [4 x ptr]], ptr @cirrus_patternfill, i64 0, i64 %idxprom226, i64 %idxprom230
  br label %if.end313

if.else234:                                       ; preds = %if.else180
  %and237 = and i32 %conv117, 8
  %tobool238.not = icmp eq i32 %and237, 0
  br i1 %tobool238.not, label %if.else287, label %if.then239

if.then239:                                       ; preds = %if.else234
  br i1 %cmp241, label %do.body244, label %if.end255

do.body244:                                       ; preds = %if.then239
  %94 = load i32, ptr @qemu_loglevel, align 4
  %and.i179 = and i32 %94, 2048
  %cmp.i180.not = icmp eq i32 %and.i179, 0
  br i1 %cmp.i180.not, label %bitblt_ignore, label %bitblt_ignore.sink.split

if.end255:                                        ; preds = %if.then239
  %and258 = and i32 %conv117, 1
  %tobool259.not = icmp eq i32 %and258, 0
  br i1 %tobool259.not, label %if.else276, label %if.then260

if.then260:                                       ; preds = %if.end255
  %95 = load <2 x i32>, ptr %cirrus_blt_dstpitch, align 4
  %96 = sub <2 x i32> zeroinitializer, %95
  store <2 x i32> %96, ptr %cirrus_blt_dstpitch, align 4
  %idxprom267 = zext i8 %20 to i64
  %arrayidx268 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom267
  %97 = load i8, ptr %arrayidx268, align 1
  %idxprom269 = zext i8 %97 to i64
  %sub272 = add nsw i32 %.sink, -1
  %idxprom273 = zext nneg i32 %sub272 to i64
  %arrayidx274 = getelementptr [16 x [2 x ptr]], ptr @cirrus_bkwd_transp_rop, i64 0, i64 %idxprom269, i64 %idxprom273
  br label %if.end313

if.else276:                                       ; preds = %if.end255
  %idxprom277 = zext i8 %20 to i64
  %arrayidx278 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom277
  %98 = load i8, ptr %arrayidx278, align 1
  %idxprom279 = zext i8 %98 to i64
  %sub282 = add nsw i32 %.sink, -1
  %idxprom283 = zext nneg i32 %sub282 to i64
  %arrayidx284 = getelementptr [16 x [2 x ptr]], ptr @cirrus_fwd_transp_rop, i64 0, i64 %idxprom279, i64 %idxprom283
  br label %if.end313

if.else287:                                       ; preds = %if.else234
  %and290 = and i32 %conv117, 1
  %tobool291.not = icmp eq i32 %and290, 0
  br i1 %tobool291.not, label %if.else304, label %if.then292

if.then292:                                       ; preds = %if.else287
  %99 = load <2 x i32>, ptr %cirrus_blt_dstpitch, align 4
  %100 = sub <2 x i32> zeroinitializer, %99
  store <2 x i32> %100, ptr %cirrus_blt_dstpitch, align 4
  %idxprom299 = zext i8 %20 to i64
  %arrayidx300 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom299
  %101 = load i8, ptr %arrayidx300, align 1
  %idxprom301 = zext i8 %101 to i64
  %arrayidx302 = getelementptr [16 x ptr], ptr @cirrus_bkwd_rop, i64 0, i64 %idxprom301
  br label %if.end313

if.else304:                                       ; preds = %if.else287
  %idxprom305 = zext i8 %20 to i64
  %arrayidx306 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom305
  %102 = load i8, ptr %arrayidx306, align 1
  %idxprom307 = zext i8 %102 to i64
  %arrayidx308 = getelementptr [16 x ptr], ptr @cirrus_fwd_rop, i64 0, i64 %idxprom307
  br label %if.end313

if.end313:                                        ; preds = %if.end202, %if.else212, %if.else223, %if.then292, %if.else304, %if.then260, %if.else276, %if.end162, %cirrus_bitblt_bgcol.exit
  %arrayidx210.sink = phi ptr [ %arrayidx210, %if.end202 ], [ %arrayidx220, %if.else212 ], [ %arrayidx231, %if.else223 ], [ %arrayidx302, %if.then292 ], [ %arrayidx308, %if.else304 ], [ %arrayidx274, %if.then260 ], [ %arrayidx284, %if.else276 ], [ %arrayidx168, %if.end162 ], [ %arrayidx177, %cirrus_bitblt_bgcol.exit ]
  %103 = phi i32 [ %90, %if.end202 ], [ %92, %if.else212 ], [ %.sink, %if.else223 ], [ %.sink, %if.then292 ], [ %.sink, %if.else304 ], [ %.sink, %if.then260 ], [ %.sink, %if.else276 ], [ %65, %if.end162 ], [ %.sink, %cirrus_bitblt_bgcol.exit ]
  %104 = load ptr, ptr %arrayidx210.sink, align 8
  %cirrus_rop211 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 31
  store ptr %104, ptr %cirrus_rop211, align 8
  %105 = load i8, ptr %cirrus_blt_mode, align 4
  %conv315 = zext i8 %105 to i32
  %and316 = and i32 %conv315, 4
  %tobool317.not = icmp eq i32 %and316, 0
  br i1 %tobool317.not, label %if.else323, label %if.then318

if.then318:                                       ; preds = %if.end313
  %106 = load i32, ptr %cirrus_blt_width, align 4
  %cmp.i.i182 = icmp sgt i32 %106, 0
  br i1 %cmp.i.i182, label %if.end.i.i184, label %if.else.i.i183

if.else.i.i183:                                   ; preds = %if.then318
  tail call void @__assert_fail(ptr noundef nonnull @.str.52, ptr noundef nonnull @.str.53, i32 noundef 236, ptr noundef nonnull @__PRETTY_FUNCTION__.blit_is_unsafe) #15
  unreachable

if.end.i.i184:                                    ; preds = %if.then318
  %107 = load i32, ptr %cirrus_blt_height, align 8
  %cmp1.i.i186 = icmp sgt i32 %107, 0
  br i1 %cmp1.i.i186, label %if.end4.i.i188, label %if.else3.i.i187

if.else3.i.i187:                                  ; preds = %if.end.i.i184
  tail call void @__assert_fail(ptr noundef nonnull @.str.54, ptr noundef nonnull @.str.53, i32 noundef 237, ptr noundef nonnull @__PRETTY_FUNCTION__.blit_is_unsafe) #15
  unreachable

if.end4.i.i188:                                   ; preds = %if.end.i.i184
  %cmp6.i.i189 = icmp ugt i32 %106, 8192
  br i1 %cmp6.i.i189, label %bitblt_ignore, label %if.end8.i.i190

if.end8.i.i190:                                   ; preds = %if.end4.i.i188
  %108 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %109 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %tobool.not.i.i.i193 = icmp eq i32 %108, 0
  br i1 %tobool.not.i.i.i193, label %bitblt_ignore, label %if.end.i.i.i194

if.end.i.i.i194:                                  ; preds = %if.end8.i.i190
  %cmp.i.i.i195 = icmp slt i32 %108, 0
  %conv.i.i.i196 = sext i32 %109 to i64
  %conv2.i.i.i197 = zext nneg i32 %107 to i64
  %sub.i.i.i198 = add nsw i64 %conv2.i.i.i197, -1
  %conv4.i.i.i199 = zext nneg i32 %106 to i64
  br i1 %cmp.i.i.i195, label %if.then1.i.i.i212, label %blit_is_unsafe.exit.i200

if.then1.i.i.i212:                                ; preds = %if.end.i.i.i194
  %conv3.i.i.i213 = sext i32 %108 to i64
  %mul.i.i.i214 = mul nsw i64 %sub.i.i.i198, %conv3.i.i.i213
  %add.i.i.i215 = sub nsw i64 %conv.i.i.i196, %conv4.i.i.i199
  %sub5.i.i.i216 = add nsw i64 %add.i.i.i215, %mul.i.i.i214
  %cmp6.i.i.i217 = icmp slt i64 %sub5.i.i.i216, -1
  br i1 %cmp6.i.i.i217, label %bitblt_ignore, label %lor.lhs.false.i.i.i218

lor.lhs.false.i.i.i218:                           ; preds = %if.then1.i.i.i212
  %vram_size.i.i.i219 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %110 = load i32, ptr %vram_size.i.i.i219, align 16
  %cmp8.not.i.i.not.i220 = icmp ugt i32 %110, %109
  br i1 %cmp8.not.i.i.not.i220, label %if.end.i208, label %bitblt_ignore

blit_is_unsafe.exit.i200:                         ; preds = %if.end.i.i.i194
  %conv16.i.i.i201 = zext nneg i32 %108 to i64
  %mul17.i.i.i202 = mul nuw nsw i64 %sub.i.i.i198, %conv16.i.i.i201
  %add18.i.i.i203 = add nsw i64 %conv.i.i.i196, %conv4.i.i.i199
  %add21.i.i.i204 = add nsw i64 %add18.i.i.i203, %mul17.i.i.i202
  %vram_size23.i.i.i205 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %111 = load i32, ptr %vram_size23.i.i.i205, align 16
  %conv24.i.i.i206 = zext i32 %111 to i64
  %cmp25.i.i.i207 = icmp sgt i64 %add21.i.i.i204, %conv24.i.i.i206
  br i1 %cmp25.i.i.i207, label %bitblt_ignore, label %if.end.i208

if.end.i208:                                      ; preds = %blit_is_unsafe.exit.i200, %lor.lhs.false.i.i.i218
  %112 = and i8 %105, -5
  store i8 %112, ptr %cirrus_blt_mode, align 4
  %cirrus_bltbuf.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 32
  %cirrus_srcptr.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 33
  store ptr %cirrus_bltbuf.i, ptr %cirrus_srcptr.i, align 16
  %cirrus_srcptr_end.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  store ptr %cirrus_bltbuf.i, ptr %cirrus_srcptr_end.i, align 8
  %113 = and i8 %105, 64
  %tobool.not.i = icmp eq i8 %113, 0
  %tobool20.not.i = icmp sgt i8 %112, -1
  br i1 %tobool.not.i, label %if.else16.i, label %if.then7.i

if.then7.i:                                       ; preds = %if.end.i208
  %mul.i = shl i32 %103, 6
  %spec.select = select i1 %tobool20.not.i, i32 %mul.i, i32 8
  store i32 %spec.select, ptr %cirrus_blt_srcpitch, align 16
  br label %if.end42.i

if.else16.i:                                      ; preds = %if.end.i208
  br i1 %tobool20.not.i, label %if.else33.i, label %if.then21.i

if.then21.i:                                      ; preds = %if.else16.i
  %div.i = sdiv i32 %106, %103
  %114 = load i8, ptr %cirrus_blt_modeext, align 1
  %115 = and i8 %114, 1
  %tobool25.not.i = icmp eq i8 %115, 0
  br i1 %tobool25.not.i, label %if.else28.i, label %if.then26.i

if.then26.i:                                      ; preds = %if.then21.i
  %add.i = add nsw i32 %div.i, 31
  %shr.i = ashr i32 %add.i, 5
  br label %if.end38.i

if.else28.i:                                      ; preds = %if.then21.i
  %add29.i = add nsw i32 %div.i, 7
  %shr30.i = ashr i32 %add29.i, 3
  br label %if.end38.i

if.else33.i:                                      ; preds = %if.else16.i
  %add35.i = add nuw nsw i32 %106, 3
  %and36.i = and i32 %add35.i, 32764
  br label %if.end38.i

if.end38.i:                                       ; preds = %if.else33.i, %if.else28.i, %if.then26.i
  %and36.i.sink = phi i32 [ %and36.i, %if.else33.i ], [ %shr30.i, %if.else28.i ], [ %shr.i, %if.then26.i ]
  store i32 %and36.i.sink, ptr %cirrus_blt_srcpitch, align 16
  %mul40.i = mul i32 %and36.i.sink, %107
  br label %if.end42.i

if.end42.i:                                       ; preds = %if.end38.i, %if.then7.i
  %mul40.sink.i = phi i32 [ %mul40.i, %if.end38.i ], [ %spec.select, %if.then7.i ]
  %116 = phi i32 [ %and36.i.sink, %if.end38.i ], [ %spec.select, %if.then7.i ]
  %cirrus_srccounter41.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 %mul40.sink.i, ptr %cirrus_srccounter41.i, align 16
  %cmp.i209 = icmp slt i32 %116, 8193
  br i1 %cmp.i209, label %cirrus_bitblt_cputovideo.exit, label %if.else46.i

if.else46.i:                                      ; preds = %if.end42.i
  tail call void @__assert_fail(ptr noundef nonnull @.str.55, ptr noundef nonnull @.str.53, i32 noundef 904, ptr noundef nonnull @__PRETTY_FUNCTION__.cirrus_bitblt_cputovideo) #15
  unreachable

cirrus_bitblt_cputovideo.exit:                    ; preds = %if.end42.i
  store ptr %cirrus_bltbuf.i, ptr %cirrus_srcptr.i, align 16
  %idx.ext.i = sext i32 %116 to i64
  %add.ptr.i = getelementptr i8, ptr %cirrus_bltbuf.i, i64 %idx.ext.i
  store ptr %add.ptr.i, ptr %cirrus_srcptr_end.i, align 8
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %s)
  br label %return

if.else323:                                       ; preds = %if.end313
  %and326 = and i32 %conv315, 2
  %tobool327.not = icmp eq i32 %and326, 0
  br i1 %tobool327.not, label %if.else333, label %if.then328

if.then328:                                       ; preds = %if.else323
  %117 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i221 = and i32 %117, 1024
  %cmp.i.not.i = icmp eq i32 %and.i.i221, 0
  br i1 %cmp.i.not.i, label %bitblt_ignore, label %bitblt_ignore.sink.split

if.else333:                                       ; preds = %if.else323
  %118 = and i8 %105, 64
  %tobool.not.i223 = icmp eq i8 %118, 0
  br i1 %tobool.not.i223, label %if.else.i237, label %if.then.i224

if.then.i224:                                     ; preds = %if.else333
  %call.i.i = tail call fastcc i32 @cirrus_bitblt_common_patterncopy(ptr noundef nonnull %s), !range !11
  br label %if.end.i225

if.else.i237:                                     ; preds = %if.else333
  %119 = load i32, ptr %cirrus_blt_width, align 4
  %cmp.i.i.i238 = icmp sgt i32 %119, 0
  br i1 %cmp.i.i.i238, label %if.end.i.i.i239, label %if.else.i.i.i

if.else.i.i.i:                                    ; preds = %if.else.i237
  tail call void @__assert_fail(ptr noundef nonnull @.str.52, ptr noundef nonnull @.str.53, i32 noundef 236, ptr noundef nonnull @__PRETTY_FUNCTION__.blit_is_unsafe) #15
  unreachable

if.end.i.i.i239:                                  ; preds = %if.else.i237
  %120 = load i32, ptr %cirrus_blt_height, align 8
  %cmp1.i.i.i = icmp sgt i32 %120, 0
  br i1 %cmp1.i.i.i, label %if.end4.i.i.i, label %if.else3.i.i.i

if.else3.i.i.i:                                   ; preds = %if.end.i.i.i239
  tail call void @__assert_fail(ptr noundef nonnull @.str.54, ptr noundef nonnull @.str.53, i32 noundef 237, ptr noundef nonnull @__PRETTY_FUNCTION__.blit_is_unsafe) #15
  unreachable

if.end4.i.i.i:                                    ; preds = %if.end.i.i.i239
  %cmp6.i.i.i240 = icmp ugt i32 %119, 8192
  br i1 %cmp6.i.i.i240, label %bitblt_ignore, label %if.end8.i.i.i

if.end8.i.i.i:                                    ; preds = %if.end4.i.i.i
  %121 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %122 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %tobool.not.i.i.i.i = icmp eq i32 %121, 0
  br i1 %tobool.not.i.i.i.i, label %bitblt_ignore, label %if.end.i.i.i.i

if.end.i.i.i.i:                                   ; preds = %if.end8.i.i.i
  %cmp.i.i.i.i = icmp slt i32 %121, 0
  %conv.i.i.i.i = sext i32 %122 to i64
  %conv2.i.i.i.i = zext nneg i32 %120 to i64
  %sub.i.i.i.i = add nsw i64 %conv2.i.i.i.i, -1
  %conv4.i.i.i.i = zext nneg i32 %119 to i64
  br i1 %cmp.i.i.i.i, label %if.then1.i.i.i.i, label %if.else.i.i.i.i

if.then1.i.i.i.i:                                 ; preds = %if.end.i.i.i.i
  %conv3.i.i.i.i = sext i32 %121 to i64
  %mul.i.i.i.i = mul nsw i64 %sub.i.i.i.i, %conv3.i.i.i.i
  %add.i.i.i.i = sub nsw i64 %conv.i.i.i.i, %conv4.i.i.i.i
  %sub5.i.i.i.i = add nsw i64 %add.i.i.i.i, %mul.i.i.i.i
  %cmp6.i.i.i.i = icmp slt i64 %sub5.i.i.i.i, -1
  br i1 %cmp6.i.i.i.i, label %bitblt_ignore, label %lor.lhs.false.i.i.i.i

lor.lhs.false.i.i.i.i:                            ; preds = %if.then1.i.i.i.i
  %vram_size.i.i.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %123 = load i32, ptr %vram_size.i.i.i.i, align 16
  %cmp8.not.i.i.not.i.i = icmp ugt i32 %123, %122
  br i1 %cmp8.not.i.i.not.i.i, label %if.end12.i.i.i, label %bitblt_ignore

if.else.i.i.i.i:                                  ; preds = %if.end.i.i.i.i
  %conv16.i.i.i.i = zext nneg i32 %121 to i64
  %mul17.i.i.i.i = mul nuw nsw i64 %sub.i.i.i.i, %conv16.i.i.i.i
  %add18.i.i.i.i = add nsw i64 %conv.i.i.i.i, %conv4.i.i.i.i
  %add21.i.i.i.i = add nsw i64 %add18.i.i.i.i, %mul17.i.i.i.i
  %vram_size23.i.i.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %124 = load i32, ptr %vram_size23.i.i.i.i, align 16
  %conv24.i.i.i.i = zext i32 %124 to i64
  %cmp25.i.i.i.i = icmp sgt i64 %add21.i.i.i.i, %conv24.i.i.i.i
  br i1 %cmp25.i.i.i.i, label %bitblt_ignore, label %if.end12.i.i.i

if.end12.i.i.i:                                   ; preds = %if.else.i.i.i.i, %lor.lhs.false.i.i.i.i
  %125 = phi i32 [ %124, %if.else.i.i.i.i ], [ %123, %lor.lhs.false.i.i.i.i ]
  %126 = load i32, ptr %cirrus_blt_srcpitch, align 16
  %127 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %tobool.not.i9.i.i.i = icmp eq i32 %126, 0
  br i1 %tobool.not.i9.i.i.i, label %bitblt_ignore, label %if.end.i10.i.i.i

if.end.i10.i.i.i:                                 ; preds = %if.end12.i.i.i
  %cmp.i11.i.i.i = icmp slt i32 %126, 0
  %conv.i12.i.i.i = sext i32 %127 to i64
  br i1 %cmp.i11.i.i.i, label %if.then1.i28.i.i.i, label %if.else.i18.i.i.i

if.then1.i28.i.i.i:                               ; preds = %if.end.i10.i.i.i
  %conv3.i29.i.i.i = sext i32 %126 to i64
  %mul.i30.i.i.i = mul nsw i64 %sub.i.i.i.i, %conv3.i29.i.i.i
  %add.i31.i.i.i = sub nsw i64 %conv.i12.i.i.i, %conv4.i.i.i.i
  %sub5.i32.i.i.i = add nsw i64 %add.i31.i.i.i, %mul.i30.i.i.i
  %cmp6.i33.i.i.i = icmp sgt i64 %sub5.i32.i.i.i, -2
  %cmp8.not.i36.i.i.i = icmp ugt i32 %125, %127
  %or.cond.i.i.i = select i1 %cmp6.i33.i.i.i, i1 %cmp8.not.i36.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %if.end.i.i241, label %bitblt_ignore

if.else.i18.i.i.i:                                ; preds = %if.end.i10.i.i.i
  %conv16.i19.i.i.i = zext nneg i32 %126 to i64
  %mul17.i20.i.i.i = mul nuw nsw i64 %sub.i.i.i.i, %conv16.i19.i.i.i
  %add18.i21.i.i.i = add nsw i64 %conv.i12.i.i.i, %conv4.i.i.i.i
  %add21.i22.i.i.i = add nsw i64 %add18.i21.i.i.i, %mul17.i20.i.i.i
  %conv24.i24.i.i.i = zext i32 %125 to i64
  %cmp25.i25.i.i.i = icmp sgt i64 %add21.i22.i.i.i, %conv24.i24.i.i.i
  br i1 %cmp25.i25.i.i.i, label %bitblt_ignore, label %if.end.i.i241

if.end.i.i241:                                    ; preds = %if.else.i18.i.i.i, %if.then1.i28.i.i.i
  %start_addr.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 49
  %128 = load i32, ptr %start_addr.i.i, align 16
  %sub.i.i242 = sub i32 %122, %128
  %sub3.i.i243 = sub i32 %127, %128
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %width.i.i.i)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %height.i.i.i)
  %cirrus_rop.i.i.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 31
  %cmp.i8.i.i = icmp eq ptr %104, @cirrus_bitblt_rop_fwd_src
  %cmp2.i.i.i = icmp eq ptr %104, @cirrus_bitblt_rop_bkwd_src
  %or.cond71.i.i.i = or i1 %cmp.i8.i.i, %cmp2.i.i.i
  br i1 %or.cond71.i.i.i, label %if.then.i.i.i, label %if.end77.i.i.i

if.then.i.i.i:                                    ; preds = %if.end.i.i241
  %get_bpp.i.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 32
  %129 = load ptr, ptr %get_bpp.i.i.i, align 16
  %call.i.i.i = tail call i32 %129(ptr noundef nonnull %s) #14
  %div.i.i.i = sdiv i32 %call.i.i.i, 8
  %call.off.i.i.i = add i32 %call.i.i.i, 7
  %tobool.not.i.i.i244 = icmp ult i32 %call.off.i.i.i, 15
  br i1 %tobool.not.i.i.i244, label %cirrus_do_copy.exit.i.i, label %if.end.i15.i.i

if.end.i15.i.i:                                   ; preds = %if.then.i.i.i
  %get_resolution.i.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 34
  %130 = load ptr, ptr %get_resolution.i.i.i, align 16
  call void %130(ptr noundef nonnull %s, ptr noundef nonnull %width.i.i.i, ptr noundef nonnull %height.i.i.i) #14
  %131 = load i32, ptr %cirrus_blt_srcpitch, align 16
  %cond.i.i.i = call i32 @llvm.abs.i32(i32 %131, i1 false)
  %rem.i.i.i = srem i32 %sub3.i.i243, %cond.i.i.i
  %div10.i.i.i = sdiv i32 %rem.i.i.i, %div.i.i.i
  %div20.i.i.i = sdiv i32 %sub3.i.i243, %cond.i.i.i
  %132 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %cmp21.i.i.i = icmp slt i32 %132, 0
  %cond28.i.i.i = call i32 @llvm.abs.i32(i32 %132, i1 false)
  %rem29.i.i.i = srem i32 %sub.i.i242, %cond28.i.i.i
  %div30.i.i.i = sdiv i32 %rem29.i.i.i, %div.i.i.i
  %div40.i.i.i = sdiv i32 %sub.i.i242, %cond28.i.i.i
  %div41.i.i.i = sdiv i32 %119, %div.i.i.i
  br i1 %cmp21.i.i.i, label %if.then44.i.i.i, label %if.end57.i.i.i

if.then44.i.i.i:                                  ; preds = %if.end.i15.i.i
  %133 = load i32, ptr %cirrus_blt_width, align 4
  %div45.i.i.i = sdiv i32 %133, %div.i.i.i
  %sub46.i.i.i = add i32 %div45.i.i.i, -1
  %sub47.i.i.i = sub i32 %div10.i.i.i, %sub46.i.i.i
  %sub51.i.i.i = sub i32 %div30.i.i.i, %sub46.i.i.i
  %134 = load i32, ptr %cirrus_blt_height, align 8
  %sub52.i.i.i = add i32 %134, -1
  %sub53.i.i.i = sub i32 %div20.i.i.i, %sub52.i.i.i
  %sub56.i.i.i = sub i32 %div40.i.i.i, %sub52.i.i.i
  br label %if.end57.i.i.i

if.end57.i.i.i:                                   ; preds = %if.then44.i.i.i, %if.end.i15.i.i
  %sx.0.i.i.i = phi i32 [ %sub47.i.i.i, %if.then44.i.i.i ], [ %div10.i.i.i, %if.end.i15.i.i ]
  %sy.0.i.i.i = phi i32 [ %sub53.i.i.i, %if.then44.i.i.i ], [ %div20.i.i.i, %if.end.i15.i.i ]
  %dx.0.i.i.i = phi i32 [ %sub51.i.i.i, %if.then44.i.i.i ], [ %div30.i.i.i, %if.end.i15.i.i ]
  %dy.0.i.i.i = phi i32 [ %sub56.i.i.i, %if.then44.i.i.i ], [ %div40.i.i.i, %if.end.i15.i.i ]
  %cmp58.i.i.i = icmp sgt i32 %sx.0.i.i.i, -1
  %cmp59.i.i.i = icmp sgt i32 %sy.0.i.i.i, -1
  %or.cond.i18.i.i = select i1 %cmp58.i.i.i, i1 %cmp59.i.i.i, i1 false
  %cmp61.i.i.i = icmp sgt i32 %dx.0.i.i.i, -1
  %or.cond1.i.i.i = select i1 %or.cond.i18.i.i, i1 %cmp61.i.i.i, i1 false
  %cmp63.i.i.i = icmp sgt i32 %dy.0.i.i.i, -1
  %or.cond2.i.i.i = select i1 %or.cond1.i.i.i, i1 %cmp63.i.i.i, i1 false
  br i1 %or.cond2.i.i.i, label %land.lhs.true64.i.i.i, label %if.end77.i.i.i

land.lhs.true64.i.i.i:                            ; preds = %if.end57.i.i.i
  %add.i.i.i245 = add i32 %sx.0.i.i.i, %div41.i.i.i
  %135 = load i32, ptr %width.i.i.i, align 4
  %cmp65.not.i.i.i = icmp sgt i32 %add.i.i.i245, %135
  br i1 %cmp65.not.i.i.i, label %if.end77.i.i.i, label %land.lhs.true66.i.i.i

land.lhs.true66.i.i.i:                            ; preds = %land.lhs.true64.i.i.i
  %add67.i.i.i = add nuw i32 %sy.0.i.i.i, %120
  %136 = load i32, ptr %height.i.i.i, align 4
  %cmp68.not.i.i.i = icmp sgt i32 %add67.i.i.i, %136
  %add70.i.i.i = add i32 %dx.0.i.i.i, %div41.i.i.i
  %cmp71.not.i.i.i = icmp sgt i32 %add70.i.i.i, %135
  %or.cond72.i.i.i = select i1 %cmp68.not.i.i.i, i1 true, i1 %cmp71.not.i.i.i
  %add73.i.i.i = add nuw i32 %dy.0.i.i.i, %120
  %cmp74.not.i.i.i = icmp sgt i32 %add73.i.i.i, %136
  %or.cond73.i.i.i = select i1 %or.cond72.i.i.i, i1 true, i1 %cmp74.not.i.i.i
  br label %if.end77.i.i.i

if.end77.i.i.i:                                   ; preds = %land.lhs.true66.i.i.i, %land.lhs.true64.i.i.i, %if.end57.i.i.i, %if.end.i.i241
  %137 = phi i32 [ %131, %land.lhs.true64.i.i.i ], [ %131, %if.end57.i.i.i ], [ %131, %land.lhs.true66.i.i.i ], [ %126, %if.end.i.i241 ]
  %138 = phi i32 [ %132, %land.lhs.true64.i.i.i ], [ %132, %if.end57.i.i.i ], [ %132, %land.lhs.true66.i.i.i ], [ %121, %if.end.i.i241 ]
  %dx.1.i.i.i = phi i32 [ %dx.0.i.i.i, %land.lhs.true64.i.i.i ], [ %dx.0.i.i.i, %if.end57.i.i.i ], [ %dx.0.i.i.i, %land.lhs.true66.i.i.i ], [ 0, %if.end.i.i241 ]
  %dy.1.i.i.i = phi i32 [ %dy.0.i.i.i, %land.lhs.true64.i.i.i ], [ %dy.0.i.i.i, %if.end57.i.i.i ], [ %dy.0.i.i.i, %land.lhs.true66.i.i.i ], [ 0, %if.end.i.i241 ]
  %depth.0.i.i.i = phi i32 [ %div.i.i.i, %land.lhs.true64.i.i.i ], [ %div.i.i.i, %if.end57.i.i.i ], [ %div.i.i.i, %land.lhs.true66.i.i.i ], [ 0, %if.end.i.i241 ]
  %tobool83.not.i.i.i = phi i1 [ true, %land.lhs.true64.i.i.i ], [ true, %if.end57.i.i.i ], [ %or.cond73.i.i.i, %land.lhs.true66.i.i.i ], [ true, %if.end.i.i241 ]
  %139 = load ptr, ptr %cirrus_rop.i.i.i, align 8
  %140 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %141 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %142 = load i32, ptr %cirrus_blt_width, align 4
  %143 = load i32, ptr %cirrus_blt_height, align 8
  call void %139(ptr noundef nonnull %s, i32 noundef %140, i32 noundef %141, i32 noundef %138, i32 noundef %137, i32 noundef %142, i32 noundef %143) #14
  br i1 %tobool83.not.i.i.i, label %if.end89.i.i.i, label %if.then84.i.i.i

if.then84.i.i.i:                                  ; preds = %if.end77.i.i.i
  %con.i.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 42
  %144 = load ptr, ptr %con.i.i.i, align 16
  %145 = load i32, ptr %cirrus_blt_width, align 4
  %div87.i.i.i = sdiv i32 %145, %depth.0.i.i.i
  %146 = load i32, ptr %cirrus_blt_height, align 8
  call void @dpy_gfx_update(ptr noundef %144, i32 noundef %dx.1.i.i.i, i32 noundef %dy.1.i.i.i, i32 noundef %div87.i.i.i, i32 noundef %146) #14
  br label %if.end89.i.i.i

if.end89.i.i.i:                                   ; preds = %if.then84.i.i.i, %if.end77.i.i.i
  %147 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %148 = load i32, ptr %cirrus_blt_height, align 8
  %cmp218.i.i.i.i = icmp sgt i32 %148, 0
  br i1 %cmp218.i.i.i.i, label %for.body.lr.ph.i.i.i.i, label %cirrus_do_copy.exit.i.i

for.body.lr.ph.i.i.i.i:                           ; preds = %if.end89.i.i.i
  %149 = load i32, ptr %cirrus_blt_width, align 4
  %150 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %cmp.i.i12.i.i = icmp slt i32 %147, 0
  %sub.i.i13.i.i = add i32 %149, -1
  %sub1.i.i.i.i = select i1 %cmp.i.i12.i.i, i32 %sub.i.i13.i.i, i32 0
  %off_begin.addr.0.i.i.i.i = sub i32 %150, %sub1.i.i.i.i
  %vram.i.i.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  br label %for.body.i.i.i.i

for.body.i.i.i.i:                                 ; preds = %if.end21.i.i.i.i, %for.body.lr.ph.i.i.i.i
  %off_begin.addr.120.i.i.i.i = phi i32 [ %off_begin.addr.0.i.i.i.i, %for.body.lr.ph.i.i.i.i ], [ %add22.i.i.i.i, %if.end21.i.i.i.i ]
  %y.019.i.i.i.i = phi i32 [ 0, %for.body.lr.ph.i.i.i.i ], [ %inc.i.i.i.i, %if.end21.i.i.i.i ]
  %151 = load i32, ptr %cirrus_addr_mask, align 16
  %and.i.i.i.i = and i32 %151, %off_begin.addr.120.i.i.i.i
  %sub3.i.i.i.i = add i32 %and.i.i.i.i, %sub.i.i13.i.i
  %and5.i.i.i.i = and i32 %sub3.i.i.i.i, %151
  %add6.i.i.i.i = add i32 %and5.i.i.i.i, 1
  %cmp7.not.i.i.i.i = icmp slt i32 %add6.i.i.i.i, %and.i.i.i.i
  %conv13.i.i.i.i = sext i32 %and.i.i.i.i to i64
  br i1 %cmp7.not.i.i.i.i, label %if.else.i.i14.i.i, label %if.then8.i.i.i.i

if.then8.i.i.i.i:                                 ; preds = %for.body.i.i.i.i
  %sub9.i.i.i.i = sub i32 %add6.i.i.i.i, %and.i.i.i.i
  br label %if.end21.i.i.i.i

if.else.i.i14.i.i:                                ; preds = %for.body.i.i.i.i
  %add15.i.i.i.i = add i32 %151, 1
  %sub16.i.i.i.i = sub i32 %add15.i.i.i.i, %and.i.i.i.i
  %conv17.i.i.i.i = zext i32 %sub16.i.i.i.i to i64
  call void @memory_region_set_dirty(ptr noundef nonnull %vram.i.i.i.i, i64 noundef %conv13.i.i.i.i, i64 noundef %conv17.i.i.i.i) #14
  br label %if.end21.i.i.i.i

if.end21.i.i.i.i:                                 ; preds = %if.else.i.i14.i.i, %if.then8.i.i.i.i
  %add6.sink.i.i.i.i = phi i32 [ %add6.i.i.i.i, %if.else.i.i14.i.i ], [ %sub9.i.i.i.i, %if.then8.i.i.i.i ]
  %.sink.i.i.i.i = phi i64 [ 0, %if.else.i.i14.i.i ], [ %conv13.i.i.i.i, %if.then8.i.i.i.i ]
  %conv20.i.i.i.i = sext i32 %add6.sink.i.i.i.i to i64
  call void @memory_region_set_dirty(ptr noundef nonnull %vram.i.i.i.i, i64 noundef %.sink.i.i.i.i, i64 noundef %conv20.i.i.i.i) #14
  %add22.i.i.i.i = add i32 %off_begin.addr.120.i.i.i.i, %147
  %inc.i.i.i.i = add nuw nsw i32 %y.019.i.i.i.i, 1
  %exitcond.not.i.i.i.i = icmp eq i32 %inc.i.i.i.i, %148
  br i1 %exitcond.not.i.i.i.i, label %cirrus_do_copy.exit.i.i, label %for.body.i.i.i.i, !llvm.loop !10

cirrus_do_copy.exit.i.i:                          ; preds = %if.end21.i.i.i.i, %if.end89.i.i.i, %if.then.i.i.i
  %retval.0.i11.i.i = phi i32 [ 0, %if.then.i.i.i ], [ 1, %if.end89.i.i.i ], [ 1, %if.end21.i.i.i.i ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %width.i.i.i)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %height.i.i.i)
  br label %if.end.i225

if.end.i225:                                      ; preds = %cirrus_do_copy.exit.i.i, %if.then.i224
  %ret.0.i = phi i32 [ %call.i.i, %if.then.i224 ], [ %retval.0.i11.i.i, %cirrus_do_copy.exit.i.i ]
  %tobool2.not.i = icmp eq i32 %ret.0.i, 0
  br i1 %tobool2.not.i, label %bitblt_ignore, label %if.then3.i

if.then3.i:                                       ; preds = %if.end.i225
  %152 = load i8, ptr %arrayidx, align 1
  %153 = and i8 %152, -20
  store i8 %153, ptr %arrayidx, align 1
  %cirrus_srcptr.i.i227 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 33
  %154 = load ptr, ptr %cirrus_srcptr.i.i227, align 16
  %cirrus_bltbuf.i.i228 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 32
  %cmp.not.i.i229 = icmp eq ptr %154, %cirrus_bltbuf.i.i228
  br i1 %cmp.not.i.i229, label %lor.rhs.i.i233, label %if.end.critedge.i.i230

lor.rhs.i.i233:                                   ; preds = %if.then3.i
  %cirrus_srcptr_end.i.i234 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  %155 = load ptr, ptr %cirrus_srcptr_end.i.i234, align 8
  %cmp6.not.i.i235 = icmp eq ptr %155, %cirrus_bltbuf.i.i228
  store ptr %cirrus_bltbuf.i.i228, ptr %cirrus_srcptr_end.i.i234, align 8
  %cirrus_srccounter.i.i236 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 0, ptr %cirrus_srccounter.i.i236, align 16
  br i1 %cmp6.not.i.i235, label %return, label %if.end.i5.i

if.end.critedge.i.i230:                           ; preds = %if.then3.i
  store ptr %cirrus_bltbuf.i.i228, ptr %cirrus_srcptr.i.i227, align 16
  %cirrus_srcptr_end13.c.i.i231 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  store ptr %cirrus_bltbuf.i.i228, ptr %cirrus_srcptr_end13.c.i.i231, align 8
  %cirrus_srccounter.c.i.i232 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 0, ptr %cirrus_srccounter.c.i.i232, align 16
  br label %if.end.i5.i

if.end.i5.i:                                      ; preds = %if.end.critedge.i.i230, %lor.rhs.i.i233
  call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %s)
  br label %return

bitblt_ignore.sink.split:                         ; preds = %if.then328, %do.body244, %do.body121
  %.str.56.sink = phi ptr [ @.str.48, %do.body121 ], [ @.str.49, %do.body244 ], [ @.str.56, %if.then328 ]
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull %.str.56.sink) #14
  br label %bitblt_ignore

bitblt_ignore:                                    ; preds = %bitblt_ignore.sink.split, %if.else.i.i.i.i, %if.then1.i.i.i.i, %lor.lhs.false.i.i.i.i, %if.end8.i.i.i, %if.else.i18.i.i.i, %if.then1.i28.i.i.i, %if.end12.i.i.i, %if.end4.i.i.i, %if.end.i225, %if.then1.i.i.i212, %if.end8.i.i190, %if.end4.i.i188, %lor.lhs.false.i.i.i218, %blit_is_unsafe.exit.i200, %if.then328, %do.body244, %do.body121, %entry
  %arrayidx.i246 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 49
  %156 = load i8, ptr %arrayidx.i246, align 1
  %157 = and i8 %156, -20
  store i8 %157, ptr %arrayidx.i246, align 1
  %cirrus_srcptr.i247 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 33
  %158 = load ptr, ptr %cirrus_srcptr.i247, align 16
  %cirrus_bltbuf.i248 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 32
  %cmp.not.i = icmp eq ptr %158, %cirrus_bltbuf.i248
  br i1 %cmp.not.i, label %lor.rhs.i, label %if.end.critedge.i

lor.rhs.i:                                        ; preds = %bitblt_ignore
  %cirrus_srcptr_end.i250 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  %159 = load ptr, ptr %cirrus_srcptr_end.i250, align 8
  %cmp6.not.i = icmp eq ptr %159, %cirrus_bltbuf.i248
  store ptr %cirrus_bltbuf.i248, ptr %cirrus_srcptr_end.i250, align 8
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 0, ptr %cirrus_srccounter.i, align 16
  br i1 %cmp6.not.i, label %return, label %if.end.i249

if.end.critedge.i:                                ; preds = %bitblt_ignore
  store ptr %cirrus_bltbuf.i248, ptr %cirrus_srcptr.i247, align 16
  %cirrus_srcptr_end13.c.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  store ptr %cirrus_bltbuf.i248, ptr %cirrus_srcptr_end13.c.i, align 8
  %cirrus_srccounter.c.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  store i32 0, ptr %cirrus_srccounter.c.i, align 16
  br label %if.end.i249

if.end.i249:                                      ; preds = %if.end.critedge.i, %lor.rhs.i
  call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %s)
  br label %return

return:                                           ; preds = %if.end.i249, %lor.rhs.i, %if.end.i5.i, %lor.rhs.i.i233, %cirrus_bitblt_cputovideo.exit, %if.end.i15.i, %lor.rhs.i.i, %blit_is_unsafe.exit.i, %lor.lhs.false.i.i.i, %if.then1.i.i.i, %if.end8.i.i, %if.end4.i.i
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal fastcc void @cirrus_bitblt_fgcol(ptr nocapture noundef %s) unnamed_addr #2 {
entry:
  %cirrus_blt_pixelwidth = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 20
  %0 = load i32, ptr %cirrus_blt_pixelwidth, align 16
  %cirrus_shadow_gr125 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  %1 = load i8, ptr %cirrus_shadow_gr125, align 1
  %conv26 = zext i8 %1 to i32
  switch i32 %0, label %sw.bb24 [
    i32 1, label %sw.epilog
    i32 2, label %sw.bb1
    i32 3, label %sw.bb8
  ]

sw.bb1:                                           ; preds = %entry
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %2 = load i8, ptr %arrayidx, align 1
  %conv4 = zext i8 %2 to i32
  %shl = shl nuw nsw i32 %conv4, 8
  br label %sw.epilog.sink.split

sw.bb8:                                           ; preds = %entry
  %arrayidx13 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %3 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %3 to i32
  %shl15 = shl nuw nsw i32 %conv14, 8
  %or16 = or disjoint i32 %shl15, %conv26
  %arrayidx19 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 19
  %4 = load i8, ptr %arrayidx19, align 1
  %conv20 = zext i8 %4 to i32
  %shl21 = shl nuw nsw i32 %conv20, 16
  br label %sw.epilog.sink.split

sw.bb24:                                          ; preds = %entry
  %arrayidx29 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %5 = load i8, ptr %arrayidx29, align 1
  %conv30 = zext i8 %5 to i32
  %shl31 = shl nuw nsw i32 %conv30, 8
  %arrayidx35 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 19
  %6 = load i8, ptr %arrayidx35, align 1
  %conv36 = zext i8 %6 to i32
  %shl37 = shl nuw nsw i32 %conv36, 16
  %7 = or disjoint i32 %shl31, %shl37
  %or38 = or disjoint i32 %7, %conv26
  %arrayidx41 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 21
  %8 = load i8, ptr %arrayidx41, align 1
  %conv42 = zext i8 %8 to i32
  %shl43 = shl nuw i32 %conv42, 24
  br label %sw.epilog.sink.split

sw.epilog.sink.split:                             ; preds = %sw.bb1, %sw.bb8, %sw.bb24
  %shl43.sink = phi i32 [ %shl43, %sw.bb24 ], [ %shl21, %sw.bb8 ], [ %conv26, %sw.bb1 ]
  %or38.sink = phi i32 [ %or38, %sw.bb24 ], [ %or16, %sw.bb8 ], [ %shl, %sw.bb1 ]
  %or44 = or disjoint i32 %or38.sink, %shl43.sink
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.epilog.sink.split, %entry
  %or44.sink = phi i32 [ %conv26, %entry ], [ %or44, %sw.epilog.sink.split ]
  %cirrus_blt_fgcol46 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  store i32 %or44.sink, ptr %cirrus_blt_fgcol46, align 4
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable
define internal fastcc void @cirrus_bitblt_bgcol(ptr nocapture noundef %s) unnamed_addr #2 {
entry:
  %cirrus_blt_pixelwidth = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 20
  %0 = load i32, ptr %cirrus_blt_pixelwidth, align 16
  %cirrus_shadow_gr025 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  %1 = load i8, ptr %cirrus_shadow_gr025, align 8
  %conv26 = zext i8 %1 to i32
  switch i32 %0, label %sw.bb24 [
    i32 1, label %sw.epilog
    i32 2, label %sw.bb1
    i32 3, label %sw.bb8
  ]

sw.bb1:                                           ; preds = %entry
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  %2 = load i8, ptr %arrayidx, align 2
  %conv4 = zext i8 %2 to i32
  %shl = shl nuw nsw i32 %conv4, 8
  br label %sw.epilog.sink.split

sw.bb8:                                           ; preds = %entry
  %arrayidx13 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  %3 = load i8, ptr %arrayidx13, align 2
  %conv14 = zext i8 %3 to i32
  %shl15 = shl nuw nsw i32 %conv14, 8
  %or16 = or disjoint i32 %shl15, %conv26
  %arrayidx19 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 18
  %4 = load i8, ptr %arrayidx19, align 2
  %conv20 = zext i8 %4 to i32
  %shl21 = shl nuw nsw i32 %conv20, 16
  br label %sw.epilog.sink.split

sw.bb24:                                          ; preds = %entry
  %arrayidx29 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  %5 = load i8, ptr %arrayidx29, align 2
  %conv30 = zext i8 %5 to i32
  %shl31 = shl nuw nsw i32 %conv30, 8
  %arrayidx35 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 18
  %6 = load i8, ptr %arrayidx35, align 2
  %conv36 = zext i8 %6 to i32
  %shl37 = shl nuw nsw i32 %conv36, 16
  %7 = or disjoint i32 %shl31, %shl37
  %or38 = or disjoint i32 %7, %conv26
  %arrayidx41 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 20
  %8 = load i8, ptr %arrayidx41, align 2
  %conv42 = zext i8 %8 to i32
  %shl43 = shl nuw i32 %conv42, 24
  br label %sw.epilog.sink.split

sw.epilog.sink.split:                             ; preds = %sw.bb1, %sw.bb8, %sw.bb24
  %shl43.sink = phi i32 [ %shl43, %sw.bb24 ], [ %shl21, %sw.bb8 ], [ %conv26, %sw.bb1 ]
  %or38.sink = phi i32 [ %or38, %sw.bb24 ], [ %or16, %sw.bb8 ], [ %shl, %sw.bb1 ]
  %or44 = or disjoint i32 %or38.sink, %shl43.sink
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.epilog.sink.split, %entry
  %or44.sink = phi i32 [ %conv26, %entry ], [ %or44, %sw.epilog.sink.split ]
  %cirrus_blt_bgcol46 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  store i32 %or44.sink, ptr %cirrus_blt_bgcol46, align 8
  ret void
}

; Function Attrs: noreturn nounwind
declare void @__assert_fail(ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #7

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_0_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i8 0, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !12

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !13

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_0_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i16 0, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !14

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !15

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_0_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp26 = icmp sgt i32 %height, 0
  br i1 %cmp26, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp223 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp223, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.028.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.027.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.025.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.024.us = phi i32 [ %dstaddr.addr.027.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val12.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %s.val12.us, %addr.024.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i8 0, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.024.us, 1
  %s.val13.us = load ptr, ptr %0, align 8
  %s.val14.us = load i32, ptr %1, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  store i8 0, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.024.us, 2
  %s.val15.us = load ptr, ptr %0, align 8
  %s.val16.us = load i32, ptr %1, align 16
  %and.i20.us = and i32 %s.val16.us, %add5.us
  %idxprom.i21.us = zext i32 %and.i20.us to i64
  %arrayidx.i22.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i21.us
  store i8 0, ptr %arrayidx.i22.us, align 1
  %add8.us = add i32 %addr.024.us, 3
  %add9.us = add i32 %x.025.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !16

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.027.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.028.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !17

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_0_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i32 0, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !18

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !19

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %and23.i.us = and i8 %3, %conv
  store i8 %and23.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !20

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !21

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %and33.i.us = and i16 %3, %conv
  store i16 %and33.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !22

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !23

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp28 = icmp sgt i32 %height, 0
  br i1 %cmp28, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp225 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp225, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.030.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.029.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.027.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.026.us = phi i32 [ %dstaddr.addr.029.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.026.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %and23.i.us = and i8 %3, %conv
  store i8 %and23.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.026.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %and23.i20.us = and i8 %4, %conv4
  store i8 %and23.i20.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.026.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i21.us = and i32 %s.val16.us, %add5.us
  %idxprom.i22.us = zext i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i22.us
  %5 = load i8, ptr %arrayidx.i23.us, align 1
  %and23.i24.us = and i8 %5, %conv7
  store i8 %and23.i24.us, ptr %arrayidx.i23.us, align 1
  %add8.us = add i32 %addr.026.us, 3
  %add9.us = add i32 %x.027.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !24

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.029.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !25

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %and2.i.us = and i32 %3, %0
  store i32 %and2.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !26

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !27

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(none) uwtable
define internal void @cirrus_bitblt_fill_nop(ptr nocapture readnone %s, i32 %dstaddr, i32 %dstpitch, i32 %bltwidth, i32 %bltheight) #10 {
entry:
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %not.i.us = xor i8 %3, -1
  %and2.i.us = and i8 %not.i.us, %conv
  store i8 %and2.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !28

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !29

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %not.i.us = xor i16 %3, -1
  %and3.i.us = and i16 %not.i.us, %conv
  store i16 %and3.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !30

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !31

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp30 = icmp sgt i32 %height, 0
  br i1 %cmp30, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp227 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp227, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.032.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.031.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.029.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.028.us = phi i32 [ %dstaddr.addr.031.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.028.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %not.i.us = xor i8 %3, -1
  %and2.i.us = and i8 %not.i.us, %conv
  store i8 %and2.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.028.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %not.i20.us = xor i8 %4, -1
  %and2.i21.us = and i8 %not.i20.us, %conv4
  store i8 %and2.i21.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.028.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i22.us = and i32 %s.val16.us, %add5.us
  %idxprom.i23.us = zext i32 %and.i22.us to i64
  %arrayidx.i24.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i23.us
  %5 = load i8, ptr %arrayidx.i24.us, align 1
  %not.i25.us = xor i8 %5, -1
  %and2.i26.us = and i8 %not.i25.us, %conv7
  store i8 %and2.i26.us, ptr %arrayidx.i24.us, align 1
  %add8.us = add i32 %addr.028.us, 3
  %add9.us = add i32 %x.029.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !32

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.031.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.032.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !33

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %not.i.us = xor i32 %3, -1
  %and2.i.us = and i32 %0, %not.i.us
  store i32 %and2.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !34

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !35

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %2 = load i8, ptr %arrayidx.i.us, align 1
  %not.i.us = xor i8 %2, -1
  store i8 %not.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !36

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !37

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %2 = load i16, ptr %arrayidx.i.us, align 2
  %not.i.us = xor i16 %2, -1
  store i16 %not.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !38

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !39

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp28 = icmp sgt i32 %height, 0
  br i1 %cmp28, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp225 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp225, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.030.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.029.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.027.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.026.us = phi i32 [ %dstaddr.addr.029.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val12.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %s.val12.us, %addr.026.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %2 = load i8, ptr %arrayidx.i.us, align 1
  %not.i.us = xor i8 %2, -1
  store i8 %not.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.026.us, 1
  %s.val13.us = load ptr, ptr %0, align 8
  %s.val14.us = load i32, ptr %1, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %3 = load i8, ptr %arrayidx.i19.us, align 1
  %not.i20.us = xor i8 %3, -1
  store i8 %not.i20.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.026.us, 2
  %s.val15.us = load ptr, ptr %0, align 8
  %s.val16.us = load i32, ptr %1, align 16
  %and.i21.us = and i32 %s.val16.us, %add5.us
  %idxprom.i22.us = zext i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i22.us
  %4 = load i8, ptr %arrayidx.i23.us, align 1
  %not.i24.us = xor i8 %4, -1
  store i8 %not.i24.us, ptr %arrayidx.i23.us, align 1
  %add8.us = add i32 %addr.026.us, 3
  %add9.us = add i32 %x.027.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !40

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.029.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !41

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %2 = load i32, ptr %arrayidx.i.us, align 4
  %not.i.us = xor i32 %2, -1
  store i32 %not.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !42

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !43

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i8 %conv, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !44

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !45

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i16 %conv, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !46

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !47

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp26 = icmp sgt i32 %height, 0
  br i1 %cmp26, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp223 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp223, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.028.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.027.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.025.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.024.us = phi i32 [ %dstaddr.addr.027.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.024.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i8 %conv, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.024.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  store i8 %conv4, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.024.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i20.us = and i32 %s.val16.us, %add5.us
  %idxprom.i21.us = zext i32 %and.i20.us to i64
  %arrayidx.i22.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i21.us
  store i8 %conv7, ptr %arrayidx.i22.us, align 1
  %add8.us = add i32 %addr.024.us, 3
  %add9.us = add i32 %x.025.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !48

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.027.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.028.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !49

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i32 %0, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !50

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !51

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_1_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i8 -1, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !52

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !53

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_1_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i16 -1, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !54

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !55

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_1_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp26 = icmp sgt i32 %height, 0
  br i1 %cmp26, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp223 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp223, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.028.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.027.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.025.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.024.us = phi i32 [ %dstaddr.addr.027.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val12.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %s.val12.us, %addr.024.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i8 -1, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.024.us, 1
  %s.val13.us = load ptr, ptr %0, align 8
  %s.val14.us = load i32, ptr %1, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  store i8 -1, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.024.us, 2
  %s.val15.us = load ptr, ptr %0, align 8
  %s.val16.us = load i32, ptr %1, align 16
  %and.i20.us = and i32 %s.val16.us, %add5.us
  %idxprom.i21.us = zext i32 %and.i20.us to i64
  %arrayidx.i22.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i21.us
  store i8 -1, ptr %arrayidx.i22.us, align 1
  %add8.us = add i32 %addr.024.us, 3
  %add9.us = add i32 %x.025.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !56

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.027.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.028.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !57

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_1_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val6.us = load i32, ptr %1, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i32 -1, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !58

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !59

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i8 %conv, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %and2.i.us = and i8 %3, %not.i
  store i8 %and2.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !60

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !61

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i16 %conv, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %and3.i.us = and i16 %3, %not.i
  store i16 %and3.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !62

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !63

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp30 = icmp sgt i32 %height, 0
  br i1 %cmp30, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp227 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i8 %conv, -1
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %not.i20 = xor i8 %conv4, -1
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  %not.i25 = xor i8 %conv7, -1
  br i1 %cmp227, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.032.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.031.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.029.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.028.us = phi i32 [ %dstaddr.addr.031.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.028.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %and2.i.us = and i8 %3, %not.i
  store i8 %and2.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.028.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %and2.i21.us = and i8 %4, %not.i20
  store i8 %and2.i21.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.028.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i22.us = and i32 %s.val16.us, %add5.us
  %idxprom.i23.us = zext i32 %and.i22.us to i64
  %arrayidx.i24.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i23.us
  %5 = load i8, ptr %arrayidx.i24.us, align 1
  %and2.i26.us = and i8 %5, %not.i25
  store i8 %and2.i26.us, ptr %arrayidx.i24.us, align 1
  %add8.us = add i32 %addr.028.us, 3
  %add9.us = add i32 %x.029.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !64

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.031.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.032.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !65

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i32 %0, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %and2.i.us = and i32 %3, %not.i
  store i32 %and2.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !66

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !67

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_xor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %xor3.i.us = xor i8 %3, %conv
  store i8 %xor3.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !68

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !69

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_xor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %xor3.i.us = xor i16 %3, %conv
  store i16 %xor3.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !70

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !71

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_xor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp28 = icmp sgt i32 %height, 0
  br i1 %cmp28, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp225 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp225, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.030.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.029.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.027.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.026.us = phi i32 [ %dstaddr.addr.029.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.026.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %xor3.i.us = xor i8 %3, %conv
  store i8 %xor3.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.026.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %xor3.i20.us = xor i8 %4, %conv4
  store i8 %xor3.i20.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.026.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i21.us = and i32 %s.val16.us, %add5.us
  %idxprom.i22.us = zext i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i22.us
  %5 = load i8, ptr %arrayidx.i23.us, align 1
  %xor3.i24.us = xor i8 %5, %conv7
  store i8 %xor3.i24.us, ptr %arrayidx.i23.us, align 1
  %add8.us = add i32 %addr.026.us, 3
  %add9.us = add i32 %x.027.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !72

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.029.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !73

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_xor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %xor.i.us = xor i32 %3, %0
  store i32 %xor.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !74

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !75

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %or3.i.us = or i8 %3, %conv
  store i8 %or3.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !76

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !77

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %or3.i.us = or i16 %3, %conv
  store i16 %or3.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !78

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !79

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp28 = icmp sgt i32 %height, 0
  br i1 %cmp28, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp225 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp225, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.030.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.029.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.027.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.026.us = phi i32 [ %dstaddr.addr.029.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.026.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %or3.i.us = or i8 %3, %conv
  store i8 %or3.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.026.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %or3.i20.us = or i8 %4, %conv4
  store i8 %or3.i20.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.026.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i21.us = and i32 %s.val16.us, %add5.us
  %idxprom.i22.us = zext i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i22.us
  %5 = load i8, ptr %arrayidx.i23.us, align 1
  %or3.i24.us = or i8 %5, %conv7
  store i8 %or3.i24.us, ptr %arrayidx.i23.us, align 1
  %add8.us = add i32 %addr.026.us, 3
  %add9.us = add i32 %x.027.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !80

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.029.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !81

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %or.i.us = or i32 %3, %0
  store i32 %or.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !82

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !83

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %or.demorgan3.i.us = and i8 %3, %conv
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !84

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !85

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %or.demorgan3.i.us = and i16 %3, %conv
  %or.i.us = xor i16 %or.demorgan3.i.us, -1
  store i16 %or.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !86

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !87

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp30 = icmp sgt i32 %height, 0
  br i1 %cmp30, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp227 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp227, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.032.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.031.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.029.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.028.us = phi i32 [ %dstaddr.addr.031.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.028.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %or.demorgan3.i.us = and i8 %3, %conv
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.028.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %or.demorgan3.i20.us = and i8 %4, %conv4
  %or.i21.us = xor i8 %or.demorgan3.i20.us, -1
  store i8 %or.i21.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.028.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i22.us = and i32 %s.val16.us, %add5.us
  %idxprom.i23.us = zext i32 %and.i22.us to i64
  %arrayidx.i24.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i23.us
  %5 = load i8, ptr %arrayidx.i24.us, align 1
  %or.demorgan3.i25.us = and i8 %5, %conv7
  %or.i26.us = xor i8 %or.demorgan3.i25.us, -1
  store i8 %or.i26.us, ptr %arrayidx.i24.us, align 1
  %add8.us = add i32 %addr.028.us, 3
  %add9.us = add i32 %x.029.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !88

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.031.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.032.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !89

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %or.demorgan.i.us = and i32 %3, %0
  %or.i.us = xor i32 %or.demorgan.i.us, -1
  store i32 %or.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !90

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !91

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_notxor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %4 = xor i8 %3, %conv
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !92

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !93

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_notxor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %4 = xor i16 %3, %conv
  %not.i.us = xor i16 %4, -1
  store i16 %not.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !94

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !95

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_notxor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp28 = icmp sgt i32 %height, 0
  br i1 %cmp28, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp225 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp225, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.030.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.029.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.027.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.026.us = phi i32 [ %dstaddr.addr.029.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.026.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %4 = xor i8 %3, %conv
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.026.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %6 = xor i8 %5, %conv4
  %not.i20.us = xor i8 %6, -1
  store i8 %not.i20.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.026.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i21.us = and i32 %s.val16.us, %add5.us
  %idxprom.i22.us = zext i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i22.us
  %7 = load i8, ptr %arrayidx.i23.us, align 1
  %8 = xor i8 %7, %conv7
  %not.i24.us = xor i8 %8, -1
  store i8 %not.i24.us, ptr %arrayidx.i23.us, align 1
  %add8.us = add i32 %addr.026.us, 3
  %add9.us = add i32 %x.027.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !96

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.029.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !97

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_notxor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %4 = xor i32 %0, %3
  %not.i.us = xor i32 %4, -1
  store i32 %not.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !98

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !99

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %not.i.us = xor i8 %3, -1
  %or.i.us = or i8 %not.i.us, %conv
  store i8 %or.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !100

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !101

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %not.i.us = xor i16 %3, -1
  %or.i.us = or i16 %not.i.us, %conv
  store i16 %or.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !102

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !103

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp30 = icmp sgt i32 %height, 0
  br i1 %cmp30, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp227 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp227, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.032.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.031.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.029.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.028.us = phi i32 [ %dstaddr.addr.031.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.028.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %not.i.us = xor i8 %3, -1
  %or.i.us = or i8 %not.i.us, %conv
  store i8 %or.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.028.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %not.i20.us = xor i8 %4, -1
  %or.i21.us = or i8 %not.i20.us, %conv4
  store i8 %or.i21.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.028.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i22.us = and i32 %s.val16.us, %add5.us
  %idxprom.i23.us = zext i32 %and.i22.us to i64
  %arrayidx.i24.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i23.us
  %5 = load i8, ptr %arrayidx.i24.us, align 1
  %not.i25.us = xor i8 %5, -1
  %or.i26.us = or i8 %not.i25.us, %conv7
  store i8 %or.i26.us, ptr %arrayidx.i24.us, align 1
  %add8.us = add i32 %addr.028.us, 3
  %add9.us = add i32 %x.029.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !104

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.031.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.032.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !105

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_src_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %not.i.us = xor i32 %3, -1
  %or.i.us = or i32 %0, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !106

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !107

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i8 %conv, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i8 %not.i, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !108

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !109

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i16 %conv, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i16 %not.i, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !110

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !111

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp28 = icmp sgt i32 %height, 0
  br i1 %cmp28, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp225 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i8 %conv, -1
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %not.i20 = xor i8 %conv4, -1
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  %not.i24 = xor i8 %conv7, -1
  br i1 %cmp225, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.030.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.029.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.027.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.026.us = phi i32 [ %dstaddr.addr.029.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.026.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i8 %not.i, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.026.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  store i8 %not.i20, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.026.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i21.us = and i32 %s.val16.us, %add5.us
  %idxprom.i22.us = zext i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i22.us
  store i8 %not.i24, ptr %arrayidx.i23.us, align 1
  %add8.us = add i32 %addr.026.us, 3
  %add9.us = add i32 %x.027.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !112

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.029.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !113

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #8 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i32 %0, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  store i32 %not.i, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !114

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !115

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i8 %conv, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %or.i.us = or i8 %3, %not.i
  store i8 %or.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !116

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !117

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i16 %conv, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %or.i.us = or i16 %3, %not.i
  store i16 %or.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !118

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !119

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp30 = icmp sgt i32 %height, 0
  br i1 %cmp30, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp227 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i8 %conv, -1
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %not.i20 = xor i8 %conv4, -1
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  %not.i25 = xor i8 %conv7, -1
  br i1 %cmp227, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.032.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.031.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.029.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.028.us = phi i32 [ %dstaddr.addr.031.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.028.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %or.i.us = or i8 %3, %not.i
  store i8 %or.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.028.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %or.i21.us = or i8 %4, %not.i20
  store i8 %or.i21.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.028.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i22.us = and i32 %s.val16.us, %add5.us
  %idxprom.i23.us = zext i32 %and.i22.us to i64
  %arrayidx.i24.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i23.us
  %5 = load i8, ptr %arrayidx.i24.us, align 1
  %or.i26.us = or i8 %5, %not.i25
  store i8 %or.i26.us, ptr %arrayidx.i24.us, align 1
  %add8.us = add i32 %addr.028.us, 3
  %add9.us = add i32 %x.029.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !120

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.031.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.032.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !121

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %not.i = xor i32 %0, -1
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %or.i.us = or i32 %3, %not.i
  store i32 %or.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !122

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !123

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val6.us, %addr.08.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %and3.demorgan3.i.us = or i8 %3, %conv
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.08.us, 1
  %add4.us = add nuw nsw i32 %x.09.us, 1
  %exitcond.not = icmp eq i32 %add4.us, %width
  br i1 %exitcond.not, label %for.cond1.for.end_crit_edge.us, label %for.body3.us, !llvm.loop !124

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond14.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond14.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !125

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp27 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i16
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -2
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i16, ptr %arrayidx.i.us, align 2
  %and4.demorgan3.i.us = or i16 %3, %conv
  %and4.i.us = xor i16 %and4.demorgan3.i.us, -1
  store i16 %and4.i.us, ptr %arrayidx.i.us, align 2
  %add.us = add i32 %addr.08.us, 2
  %add4.us = add nuw nsw i32 %x.09.us, 2
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !126

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !127

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cmp30 = icmp sgt i32 %height, 0
  br i1 %cmp30, label %for.cond1.preheader.lr.ph, label %for.end12

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp227 = icmp sgt i32 %width, 0
  %conv = trunc i32 %0 to i8
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  %shr = lshr i32 %0, 8
  %conv4 = trunc i32 %shr to i8
  %shr6 = lshr i32 %0, 16
  %conv7 = trunc i32 %shr6 to i8
  br i1 %cmp227, label %for.cond1.preheader.us, label %for.end12

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.032.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.031.us = phi i32 [ %add10.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %do.body.us

do.body.us:                                       ; preds = %for.cond1.preheader.us, %do.body.us
  %x.029.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add9.us, %do.body.us ]
  %addr.028.us = phi i32 [ %dstaddr.addr.031.us, %for.cond1.preheader.us ], [ %add8.us, %do.body.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val12.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %s.val12.us, %addr.028.us
  %idxprom.i.us = zext i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i8, ptr %arrayidx.i.us, align 1
  %and3.demorgan3.i.us = or i8 %3, %conv
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i.us, align 1
  %add.us = add i32 %addr.028.us, 1
  %s.val13.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i17.us = and i32 %s.val14.us, %add.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val13.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %and3.demorgan3.i20.us = or i8 %4, %conv4
  %and3.i21.us = xor i8 %and3.demorgan3.i20.us, -1
  store i8 %and3.i21.us, ptr %arrayidx.i19.us, align 1
  %add5.us = add i32 %addr.028.us, 2
  %s.val15.us = load ptr, ptr %1, align 8
  %s.val16.us = load i32, ptr %2, align 16
  %and.i22.us = and i32 %s.val16.us, %add5.us
  %idxprom.i23.us = zext i32 %and.i22.us to i64
  %arrayidx.i24.us = getelementptr i8, ptr %s.val15.us, i64 %idxprom.i23.us
  %5 = load i8, ptr %arrayidx.i24.us, align 1
  %and3.demorgan3.i25.us = or i8 %5, %conv7
  %and3.i26.us = xor i8 %and3.demorgan3.i25.us, -1
  store i8 %and3.i26.us, ptr %arrayidx.i24.us, align 1
  %add8.us = add i32 %addr.028.us, 3
  %add9.us = add i32 %x.029.us, 3
  %cmp2.us = icmp slt i32 %add9.us, %width
  br i1 %cmp2.us, label %do.body.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !128

for.cond1.for.end_crit_edge.us:                   ; preds = %do.body.us
  %add10.us = add i32 %dstaddr.addr.031.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.032.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end12, label %for.cond1.preheader.us, !llvm.loop !129

for.end12:                                        ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_fill_notsrc_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #9 {
entry:
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %0 = load i32, ptr %cirrus_blt_fgcol, align 4
  %cmp10 = icmp sgt i32 %height, 0
  br i1 %cmp10, label %for.cond1.preheader.lr.ph, label %for.end7

for.cond1.preheader.lr.ph:                        ; preds = %entry
  %cmp27 = icmp sgt i32 %width, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp27, label %for.cond1.preheader.us, label %for.end7

for.cond1.preheader.us:                           ; preds = %for.cond1.preheader.lr.ph, %for.cond1.for.end_crit_edge.us
  %y.012.us = phi i32 [ %inc.us, %for.cond1.for.end_crit_edge.us ], [ 0, %for.cond1.preheader.lr.ph ]
  %dstaddr.addr.011.us = phi i32 [ %add5.us, %for.cond1.for.end_crit_edge.us ], [ %dstaddr, %for.cond1.preheader.lr.ph ]
  br label %for.body3.us

for.body3.us:                                     ; preds = %for.cond1.preheader.us, %for.body3.us
  %x.09.us = phi i32 [ 0, %for.cond1.preheader.us ], [ %add4.us, %for.body3.us ]
  %addr.08.us = phi i32 [ %dstaddr.addr.011.us, %for.cond1.preheader.us ], [ %add.us, %for.body3.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val6.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %addr.08.us, -4
  %and1.i.us = and i32 %and.i.us, %s.val6.us
  %idxprom.i.us = zext i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i.us
  %3 = load i32, ptr %arrayidx.i.us, align 4
  %and3.demorgan.i.us = or i32 %3, %0
  %and3.i.us = xor i32 %and3.demorgan.i.us, -1
  store i32 %and3.i.us, ptr %arrayidx.i.us, align 4
  %add.us = add i32 %addr.08.us, 4
  %add4.us = add nuw nsw i32 %x.09.us, 4
  %cmp2.us = icmp slt i32 %add4.us, %width
  br i1 %cmp2.us, label %for.body3.us, label %for.cond1.for.end_crit_edge.us, !llvm.loop !130

for.cond1.for.end_crit_edge.us:                   ; preds = %for.body3.us
  %add5.us = add i32 %dstaddr.addr.011.us, %dst_pitch
  %inc.us = add nuw nsw i32 %y.012.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %height
  br i1 %exitcond.not, label %for.end7, label %for.cond1.preheader.us, !llvm.loop !131

for.end7:                                         ; preds = %for.cond1.for.end_crit_edge.us, %for.cond1.preheader.lr.ph, %entry
  ret void
}

declare void @memory_region_set_dirty(ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #1

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_0_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  store i8 0, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !132

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !133

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_0_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  store i16 0, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !134

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !135

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_0_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp59 = icmp sgt i32 %bltheight, 0
  br i1 %cmp59, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %div52 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div52 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp653 = icmp slt i32 %and, %bltwidth
  br i1 %cmp653, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.062.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.061.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.060.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.061.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.061.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.061.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.062.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.158.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.056.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.055.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.054.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.056.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.158.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.158.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.158.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.055.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.056.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.158.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.057.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  store i8 0, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.057.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  store i8 0, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.057.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val23.us, %add25.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  store i8 0, ptr %arrayidx.i51.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.057.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.054.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !136

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.062.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.060.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !137

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_0_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  store i32 0, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !138

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !139

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %and23.i.us = and i8 %10, %conv21
  store i8 %and23.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !140

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !141

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %and33.i.us = and i16 %10, %conv21
  store i16 %and33.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !142

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !143

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp61 = icmp sgt i32 %bltheight, 0
  br i1 %cmp61, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div54 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div54 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp655 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp655, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.064.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.063.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.062.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.063.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.063.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.063.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.064.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.160.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.059.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.057.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.056.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.160.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.160.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.160.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.057.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.160.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.059.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %and23.i.us = and i8 %10, %conv21
  store i8 %and23.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.059.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %and23.i49.us = and i8 %11, %conv24
  store i8 %and23.i49.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.059.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i50.us = and i32 %s.val23.us, %add25.us
  %idxprom.i51.us = zext i32 %and.i50.us to i64
  %arrayidx.i52.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i51.us
  %12 = load i8, ptr %arrayidx.i52.us, align 1
  %and23.i53.us = and i8 %12, %conv27
  store i8 %and23.i53.us, ptr %arrayidx.i52.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.059.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.056.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !144

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.064.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.062.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !145

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %and2.i.us = and i32 %10, %col.0
  store i32 %and2.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !146

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !147

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(none) uwtable
define internal void @cirrus_bitblt_rop_nop(ptr nocapture readnone %s, i32 %dstaddr, i32 %srcaddr, i32 %dstpitch, i32 %srcpitch, i32 %bltwidth, i32 %bltheight) #10 {
entry:
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %not.i.us = xor i8 %10, -1
  %and2.i.us = and i8 %not.i.us, %conv21
  store i8 %and2.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !148

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !149

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %not.i.us = xor i16 %10, -1
  %and3.i.us = and i16 %not.i.us, %conv21
  store i16 %and3.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !150

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !151

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp63 = icmp sgt i32 %bltheight, 0
  br i1 %cmp63, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div56 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div56 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp657 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp657, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.066.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.065.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.064.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.065.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.065.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.065.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.066.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.162.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.061.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.060.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.059.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.058.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.060.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.162.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.162.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.162.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.059.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.060.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.162.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.061.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %not.i.us = xor i8 %10, -1
  %and2.i.us = and i8 %not.i.us, %conv21
  store i8 %and2.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.061.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %not.i49.us = xor i8 %11, -1
  %and2.i50.us = and i8 %not.i49.us, %conv24
  store i8 %and2.i50.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.061.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i51.us = and i32 %s.val23.us, %add25.us
  %idxprom.i52.us = zext i32 %and.i51.us to i64
  %arrayidx.i53.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i52.us
  %12 = load i8, ptr %arrayidx.i53.us, align 1
  %not.i54.us = xor i8 %12, -1
  %and2.i55.us = and i8 %not.i54.us, %conv27
  store i8 %and2.i55.us, ptr %arrayidx.i53.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.061.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.058.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !152

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.066.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.064.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !153

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %not.i.us = xor i32 %10, -1
  %and2.i.us = and i32 %col.0, %not.i.us
  store i32 %and2.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !154

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !155

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %not.i.us = xor i8 %10, -1
  store i8 %not.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !156

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !157

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %not.i.us = xor i16 %10, -1
  store i16 %not.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !158

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !159

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp61 = icmp sgt i32 %bltheight, 0
  br i1 %cmp61, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %div54 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div54 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp655 = icmp slt i32 %and, %bltwidth
  br i1 %cmp655, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.064.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.063.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.062.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.063.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.063.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.063.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.064.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.160.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.059.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.057.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.056.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.160.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.160.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.160.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.057.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.160.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.059.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %not.i.us = xor i8 %10, -1
  store i8 %not.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.059.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %not.i49.us = xor i8 %11, -1
  store i8 %not.i49.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.059.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i50.us = and i32 %s.val23.us, %add25.us
  %idxprom.i51.us = zext i32 %and.i50.us to i64
  %arrayidx.i52.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i51.us
  %12 = load i8, ptr %arrayidx.i52.us, align 1
  %not.i53.us = xor i8 %12, -1
  store i8 %not.i53.us, ptr %arrayidx.i52.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.059.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.056.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !160

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.064.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.062.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !161

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %not.i.us = xor i32 %10, -1
  store i32 %not.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !162

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !163

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  store i8 %conv21, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !164

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !165

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  store i16 %conv21, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !166

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !167

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp59 = icmp sgt i32 %bltheight, 0
  br i1 %cmp59, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div52 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div52 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp653 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp653, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.062.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.061.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.060.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.061.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.061.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.061.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.062.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.158.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.056.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.055.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.054.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.056.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.158.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.158.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.158.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.055.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.056.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.158.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.057.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  store i8 %conv21, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.057.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  store i8 %conv24, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.057.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val23.us, %add25.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  store i8 %conv27, ptr %arrayidx.i51.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.057.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.054.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !168

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.062.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.060.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !169

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  store i32 %col.0, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !170

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !171

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_1_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  store i8 -1, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !172

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !173

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_1_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  store i16 -1, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !174

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !175

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_1_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp59 = icmp sgt i32 %bltheight, 0
  br i1 %cmp59, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %div52 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div52 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp653 = icmp slt i32 %and, %bltwidth
  br i1 %cmp653, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.062.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.061.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.060.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.061.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.061.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.061.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.062.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.158.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.056.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.055.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.054.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.056.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.158.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.158.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.158.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.055.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.056.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.158.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.057.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  store i8 -1, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.057.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  store i8 -1, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.057.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val23.us, %add25.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  store i8 -1, ptr %arrayidx.i51.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.057.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.054.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !176

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.062.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.060.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !177

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_1_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  store i32 -1, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !178

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !179

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv21, -1
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %and2.i.us = and i8 %10, %not.i
  store i8 %and2.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !180

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !181

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  %not.i = xor i16 %conv21, -1
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %and3.i.us = and i16 %10, %not.i
  store i16 %and3.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !182

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !183

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp63 = icmp sgt i32 %bltheight, 0
  br i1 %cmp63, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div56 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div56 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp657 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv21, -1
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %not.i49 = xor i8 %conv24, -1
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  %not.i54 = xor i8 %conv27, -1
  br i1 %cmp657, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.066.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.065.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.064.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.065.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.065.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.065.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.066.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.162.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.061.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.060.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.059.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.058.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.060.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.162.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.162.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.162.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.059.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.060.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.162.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.061.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %and2.i.us = and i8 %10, %not.i
  store i8 %and2.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.061.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %and2.i50.us = and i8 %11, %not.i49
  store i8 %and2.i50.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.061.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i51.us = and i32 %s.val23.us, %add25.us
  %idxprom.i52.us = zext i32 %and.i51.us to i64
  %arrayidx.i53.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i52.us
  %12 = load i8, ptr %arrayidx.i53.us, align 1
  %and2.i55.us = and i8 %12, %not.i54
  store i8 %and2.i55.us, ptr %arrayidx.i53.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.061.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.058.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !184

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.066.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.064.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !185

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %not.i = xor i32 %col.0, -1
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %and2.i.us = and i32 %10, %not.i
  store i32 %and2.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !186

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !187

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_xor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %xor3.i.us = xor i8 %10, %conv21
  store i8 %xor3.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !188

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !189

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_xor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %xor3.i.us = xor i16 %10, %conv21
  store i16 %xor3.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !190

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !191

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_xor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp61 = icmp sgt i32 %bltheight, 0
  br i1 %cmp61, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div54 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div54 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp655 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp655, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.064.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.063.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.062.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.063.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.063.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.063.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.064.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.160.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.059.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.057.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.056.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.160.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.160.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.160.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.057.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.160.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.059.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %xor3.i.us = xor i8 %10, %conv21
  store i8 %xor3.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.059.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %xor3.i49.us = xor i8 %11, %conv24
  store i8 %xor3.i49.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.059.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i50.us = and i32 %s.val23.us, %add25.us
  %idxprom.i51.us = zext i32 %and.i50.us to i64
  %arrayidx.i52.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i51.us
  %12 = load i8, ptr %arrayidx.i52.us, align 1
  %xor3.i53.us = xor i8 %12, %conv27
  store i8 %xor3.i53.us, ptr %arrayidx.i52.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.059.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.056.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !192

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.064.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.062.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !193

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_xor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %xor.i.us = xor i32 %10, %col.0
  store i32 %xor.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !194

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !195

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %or3.i.us = or i8 %10, %conv21
  store i8 %or3.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !196

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !197

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %or3.i.us = or i16 %10, %conv21
  store i16 %or3.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !198

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !199

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp61 = icmp sgt i32 %bltheight, 0
  br i1 %cmp61, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div54 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div54 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp655 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp655, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.064.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.063.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.062.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.063.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.063.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.063.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.064.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.160.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.059.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.057.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.056.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.160.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.160.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.160.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.057.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.160.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.059.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %or3.i.us = or i8 %10, %conv21
  store i8 %or3.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.059.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %or3.i49.us = or i8 %11, %conv24
  store i8 %or3.i49.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.059.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i50.us = and i32 %s.val23.us, %add25.us
  %idxprom.i51.us = zext i32 %and.i50.us to i64
  %arrayidx.i52.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i51.us
  %12 = load i8, ptr %arrayidx.i52.us, align 1
  %or3.i53.us = or i8 %12, %conv27
  store i8 %or3.i53.us, ptr %arrayidx.i52.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.059.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.056.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !200

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.064.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.062.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !201

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %or.i.us = or i32 %10, %col.0
  store i32 %or.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !202

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !203

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %or.demorgan3.i.us = and i8 %10, %conv21
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !204

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !205

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %or.demorgan3.i.us = and i16 %10, %conv21
  %or.i.us = xor i16 %or.demorgan3.i.us, -1
  store i16 %or.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !206

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !207

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp63 = icmp sgt i32 %bltheight, 0
  br i1 %cmp63, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div56 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div56 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp657 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp657, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.066.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.065.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.064.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.065.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.065.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.065.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.066.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.162.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.061.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.060.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.059.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.058.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.060.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.162.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.162.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.162.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.059.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.060.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.162.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.061.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %or.demorgan3.i.us = and i8 %10, %conv21
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.061.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %or.demorgan3.i49.us = and i8 %11, %conv24
  %or.i50.us = xor i8 %or.demorgan3.i49.us, -1
  store i8 %or.i50.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.061.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i51.us = and i32 %s.val23.us, %add25.us
  %idxprom.i52.us = zext i32 %and.i51.us to i64
  %arrayidx.i53.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i52.us
  %12 = load i8, ptr %arrayidx.i53.us, align 1
  %or.demorgan3.i54.us = and i8 %12, %conv27
  %or.i55.us = xor i8 %or.demorgan3.i54.us, -1
  store i8 %or.i55.us, ptr %arrayidx.i53.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.061.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.058.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !208

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.066.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.064.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !209

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %or.demorgan.i.us = and i32 %10, %col.0
  %or.i.us = xor i32 %or.demorgan.i.us, -1
  store i32 %or.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !210

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !211

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_notxor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %11 = xor i8 %10, %conv21
  %not.i.us = xor i8 %11, -1
  store i8 %not.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !212

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !213

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_notxor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %11 = xor i16 %10, %conv21
  %not.i.us = xor i16 %11, -1
  store i16 %not.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !214

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !215

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_notxor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp61 = icmp sgt i32 %bltheight, 0
  br i1 %cmp61, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div54 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div54 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp655 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp655, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.064.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.063.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.062.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.063.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.063.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.063.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.064.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.160.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.059.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.057.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.056.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.160.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.160.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.160.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.057.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.160.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.059.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %11 = xor i8 %10, %conv21
  %not.i.us = xor i8 %11, -1
  store i8 %not.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.059.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %12 = load i8, ptr %arrayidx.i48.us, align 1
  %13 = xor i8 %12, %conv24
  %not.i49.us = xor i8 %13, -1
  store i8 %not.i49.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.059.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i50.us = and i32 %s.val23.us, %add25.us
  %idxprom.i51.us = zext i32 %and.i50.us to i64
  %arrayidx.i52.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i51.us
  %14 = load i8, ptr %arrayidx.i52.us, align 1
  %15 = xor i8 %14, %conv27
  %not.i53.us = xor i8 %15, -1
  store i8 %not.i53.us, ptr %arrayidx.i52.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.059.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.056.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !216

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.064.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.062.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !217

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_notxor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %11 = xor i32 %col.0, %10
  %not.i.us = xor i32 %11, -1
  store i32 %not.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !218

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !219

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %not.i.us = xor i8 %10, -1
  %or.i.us = or i8 %not.i.us, %conv21
  store i8 %or.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !220

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !221

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %not.i.us = xor i16 %10, -1
  %or.i.us = or i16 %not.i.us, %conv21
  store i16 %or.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !222

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !223

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp63 = icmp sgt i32 %bltheight, 0
  br i1 %cmp63, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div56 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div56 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp657 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp657, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.066.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.065.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.064.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.065.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.065.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.065.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.066.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.162.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.061.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.060.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.059.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.058.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.060.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.162.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.162.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.162.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.059.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.060.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.162.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.061.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %not.i.us = xor i8 %10, -1
  %or.i.us = or i8 %not.i.us, %conv21
  store i8 %or.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.061.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %not.i49.us = xor i8 %11, -1
  %or.i50.us = or i8 %not.i49.us, %conv24
  store i8 %or.i50.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.061.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i51.us = and i32 %s.val23.us, %add25.us
  %idxprom.i52.us = zext i32 %and.i51.us to i64
  %arrayidx.i53.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i52.us
  %12 = load i8, ptr %arrayidx.i53.us, align 1
  %not.i54.us = xor i8 %12, -1
  %or.i55.us = or i8 %not.i54.us, %conv27
  store i8 %or.i55.us, ptr %arrayidx.i53.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.061.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.058.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !224

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.066.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.064.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !225

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_src_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %not.i.us = xor i32 %10, -1
  %or.i.us = or i32 %col.0, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !226

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !227

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv21, -1
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  store i8 %not.i, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !228

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !229

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  %not.i = xor i16 %conv21, -1
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  store i16 %not.i, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !230

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !231

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp61 = icmp sgt i32 %bltheight, 0
  br i1 %cmp61, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div54 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div54 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp655 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv21, -1
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %not.i49 = xor i8 %conv24, -1
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  %not.i53 = xor i8 %conv27, -1
  br i1 %cmp655, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.064.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.063.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.062.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.063.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.063.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.063.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.064.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.160.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.059.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.057.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.056.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.160.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.160.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.160.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.057.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.160.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.059.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  store i8 %not.i, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.059.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  store i8 %not.i49, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.059.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i50.us = and i32 %s.val23.us, %add25.us
  %idxprom.i51.us = zext i32 %and.i50.us to i64
  %arrayidx.i52.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i51.us
  store i8 %not.i53, ptr %arrayidx.i52.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.059.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.056.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !232

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.064.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.062.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !233

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %not.i = xor i32 %col.0, -1
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  store i32 %not.i, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !234

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !235

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv21, -1
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %or.i.us = or i8 %10, %not.i
  store i8 %or.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !236

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !237

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  %not.i = xor i16 %conv21, -1
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %or.i.us = or i16 %10, %not.i
  store i16 %or.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !238

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !239

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp63 = icmp sgt i32 %bltheight, 0
  br i1 %cmp63, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div56 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div56 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp657 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv21, -1
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %not.i49 = xor i8 %conv24, -1
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  %not.i54 = xor i8 %conv27, -1
  br i1 %cmp657, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.066.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.065.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.064.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.065.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.065.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.065.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.066.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.162.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.061.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.060.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.059.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.058.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.060.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.162.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.162.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.162.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.059.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.060.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.162.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.061.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %or.i.us = or i8 %10, %not.i
  store i8 %or.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.061.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %or.i50.us = or i8 %11, %not.i49
  store i8 %or.i50.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.061.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i51.us = and i32 %s.val23.us, %add25.us
  %idxprom.i52.us = zext i32 %and.i51.us to i64
  %arrayidx.i53.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i52.us
  %12 = load i8, ptr %arrayidx.i53.us, align 1
  %or.i55.us = or i8 %12, %not.i54
  store i8 %or.i55.us, ptr %arrayidx.i53.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.061.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.058.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !240

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.066.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.064.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !241

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %not.i = xor i32 %col.0, -1
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %or.i.us = or i32 %10, %not.i
  store i32 %or.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !242

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !243

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp42 = icmp sgt i32 %bltheight, 0
  br i1 %cmp42, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp636 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  br i1 %cmp636, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.044.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.043.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.044.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.044.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.044.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.141.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.040.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.038.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.037.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.141.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.141.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.141.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.038.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.141.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val17.us, %addr.040.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %10 = load i8, ptr %arrayidx.i35.us, align 1
  %and3.demorgan3.i.us = or i8 %10, %conv21
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i35.us, align 1
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.040.us, 1
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw nsw i32 %x.037.us, 1
  %exitcond.not = icmp eq i32 %add25.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !244

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.043.us, 1
  %exitcond58.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond58.not, label %for.end29, label %for.body.us, !llvm.loop !245

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end29

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  %conv21 = trunc i32 %col.0 to i16
  br i1 %cmp637, label %for.body.us, label %for.end29

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add26.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc28.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end22.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end22.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add23.us, %if.end22.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr24.us, %if.end22.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end22.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add25.us, %if.end22.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end22.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -2
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i16, ptr %arrayidx.i36.us, align 2
  %and4.demorgan3.i.us = or i16 %10, %conv21
  %and4.i.us = xor i16 %and4.demorgan3.i.us, -1
  store i16 %and4.i.us, ptr %arrayidx.i36.us, align 2
  br label %if.end22.us

if.end22.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add23.us = add i32 %addr.041.us, 2
  %shr24.us = lshr i32 %bitmask.1.us, 1
  %add25.us = add nuw i32 %x.038.us, 2
  %cmp6.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !246

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end22.us
  %add26.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc28.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc28.us, %bltheight
  br i1 %exitcond.not, label %for.end29, label %for.body.us, !llvm.loop !247

for.end29:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp63 = icmp sgt i32 %bltheight, 0
  br i1 %cmp63, label %for.body.lr.ph, label %for.end35

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div56 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div56 to i32
  %shr = lshr i32 128, %div.zext
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp657 = icmp slt i32 %and, %bltwidth
  %conv21 = trunc i32 %col.0 to i8
  %shr23 = lshr i32 %col.0, 8
  %conv24 = trunc i32 %shr23 to i8
  %shr26 = lshr i32 %col.0, 16
  %conv27 = trunc i32 %shr26 to i8
  br i1 %cmp657, label %for.body.us, label %for.end35

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.066.us = phi i32 [ %add32.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.065.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.064.us = phi i32 [ %inc34.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.065.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.065.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.065.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.066.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end28.us
  %srcaddr.addr.162.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end28.us ]
  %addr.061.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add29.us, %if.end28.us ]
  %bitmask.060.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr30.us, %if.end28.us ]
  %bits.059.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end28.us ]
  %x.058.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add31.us, %if.end28.us ]
  %and9.us = and i32 %bitmask.060.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.162.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i29.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i29.us, label %if.else.i36.us, label %if.then.i30.us

if.then.i30.us:                                   ; preds = %if.then12.us
  %and.i31.us = and i32 %srcaddr.addr.162.us, 8191
  %idxprom.i32.us = zext nneg i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i32.us
  br label %cirrus_src.exit42.us

if.else.i36.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i39.us = and i32 %9, %srcaddr.addr.162.us
  %idxprom2.i40.us = zext i32 %and1.i39.us to i64
  %arrayidx3.i41.us = getelementptr i8, ptr %8, i64 %idxprom2.i40.us
  br label %cirrus_src.exit42.us

cirrus_src.exit42.us:                             ; preds = %if.else.i36.us, %if.then.i30.us
  %retval.0.in.i34.us = phi ptr [ %arrayidx.i33.us, %if.then.i30.us ], [ %arrayidx3.i41.us, %if.else.i36.us ]
  %retval.0.i35.us = load i8, ptr %retval.0.in.i34.us, align 1
  %conv15.us = zext i8 %retval.0.i35.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit42.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit42.us ], [ %bits.059.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit42.us ], [ %bitmask.060.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit42.us ], [ %srcaddr.addr.162.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end28.us, label %do.body.us

do.body.us:                                       ; preds = %if.end17.us
  %s.val26.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val27.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i43.us = and i32 %s.val27.us, %addr.061.us
  %idxprom.i44.us = zext i32 %and.i43.us to i64
  %arrayidx.i45.us = getelementptr i8, ptr %s.val26.us, i64 %idxprom.i44.us
  %10 = load i8, ptr %arrayidx.i45.us, align 1
  %and3.demorgan3.i.us = or i8 %10, %conv21
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i45.us, align 1
  %add22.us = add i32 %addr.061.us, 1
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i46.us = and i32 %s.val25.us, %add22.us
  %idxprom.i47.us = zext i32 %and.i46.us to i64
  %arrayidx.i48.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i47.us
  %11 = load i8, ptr %arrayidx.i48.us, align 1
  %and3.demorgan3.i49.us = or i8 %11, %conv24
  %and3.i50.us = xor i8 %and3.demorgan3.i49.us, -1
  store i8 %and3.i50.us, ptr %arrayidx.i48.us, align 1
  %add25.us = add i32 %addr.061.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i51.us = and i32 %s.val23.us, %add25.us
  %idxprom.i52.us = zext i32 %and.i51.us to i64
  %arrayidx.i53.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i52.us
  %12 = load i8, ptr %arrayidx.i53.us, align 1
  %and3.demorgan3.i54.us = or i8 %12, %conv27
  %and3.i55.us = xor i8 %and3.demorgan3.i54.us, -1
  store i8 %and3.i55.us, ptr %arrayidx.i53.us, align 1
  br label %if.end28.us

if.end28.us:                                      ; preds = %do.body.us, %if.end17.us
  %add29.us = add i32 %addr.061.us, 3
  %shr30.us = lshr i32 %bitmask.1.us, 1
  %add31.us = add i32 %x.058.us, 3
  %cmp6.us = icmp slt i32 %add31.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !248

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end28.us
  %add32.us = add i32 %dstaddr.addr.066.us, %dstpitch
  %inc34.us = add nuw nsw i32 %y.064.us, 1
  %exitcond.not = icmp eq i32 %inc34.us, %bltheight
  br i1 %exitcond.not, label %for.end35, label %for.body.us, !llvm.loop !249

for.end35:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp637 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp637, label %for.body.us, label %for.end28

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.046.us = phi i32 [ %add25.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.045.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.044.us = phi i32 [ %inc27.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.045.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.045.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.045.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv4.us
  %add.us = add i32 %dstaddr.addr.046.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end21.us
  %srcaddr.addr.142.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end21.us ]
  %addr.041.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %bitmask.040.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr23.us, %if.end21.us ]
  %bits.039.us = phi i32 [ %xor.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end21.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add24.us, %if.end21.us ]
  %and9.us = and i32 %bitmask.040.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then12.us, label %if.end17.us

if.then12.us:                                     ; preds = %for.body8.us
  %inc13.us = add i32 %srcaddr.addr.142.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i19.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i19.us, label %if.else.i26.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %if.then12.us
  %and.i21.us = and i32 %srcaddr.addr.142.us, 8191
  %idxprom.i22.us = zext nneg i32 %and.i21.us to i64
  %arrayidx.i23.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i22.us
  br label %cirrus_src.exit32.us

if.else.i26.us:                                   ; preds = %if.then12.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i29.us = and i32 %9, %srcaddr.addr.142.us
  %idxprom2.i30.us = zext i32 %and1.i29.us to i64
  %arrayidx3.i31.us = getelementptr i8, ptr %8, i64 %idxprom2.i30.us
  br label %cirrus_src.exit32.us

cirrus_src.exit32.us:                             ; preds = %if.else.i26.us, %if.then.i20.us
  %retval.0.in.i24.us = phi ptr [ %arrayidx.i23.us, %if.then.i20.us ], [ %arrayidx3.i31.us, %if.else.i26.us ]
  %retval.0.i25.us = load i8, ptr %retval.0.in.i24.us, align 1
  %conv15.us = zext i8 %retval.0.i25.us to i32
  %xor16.us = xor i32 %bits_xor.0, %conv15.us
  br label %if.end17.us

if.end17.us:                                      ; preds = %cirrus_src.exit32.us, %for.body8.us
  %bits.1.us = phi i32 [ %xor16.us, %cirrus_src.exit32.us ], [ %bits.039.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit32.us ], [ %bitmask.040.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc13.us, %cirrus_src.exit32.us ], [ %srcaddr.addr.142.us, %for.body8.us ]
  %and18.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool19.not.us = icmp eq i32 %and18.us, 0
  br i1 %tobool19.not.us, label %if.end21.us, label %if.then20.us

if.then20.us:                                     ; preds = %if.end17.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %addr.041.us, -4
  %and1.i34.us = and i32 %and.i33.us, %s.val17.us
  %idxprom.i35.us = zext i32 %and1.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %10 = load i32, ptr %arrayidx.i36.us, align 4
  %and3.demorgan.i.us = or i32 %10, %col.0
  %and3.i.us = xor i32 %and3.demorgan.i.us, -1
  store i32 %and3.i.us, ptr %arrayidx.i36.us, align 4
  br label %if.end21.us

if.end21.us:                                      ; preds = %if.then20.us, %if.end17.us
  %add22.us = add i32 %addr.041.us, 4
  %shr23.us = lshr i32 %bitmask.1.us, 1
  %add24.us = add nuw i32 %x.038.us, 4
  %cmp6.us = icmp slt i32 %add24.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !250

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add25.us = add i32 %dstaddr.addr.046.us, %dstpitch
  %inc27.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc27.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !251

for.end28:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_0_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp39 = icmp sgt i32 %bltheight, 0
  br i1 %cmp39, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %cmp634 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.042.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.040.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.042.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.036.us = phi i32 [ %add.us, %for.body.us ], [ %add19.us, %for.body8.us ]
  %x.035.us = phi i32 [ %and, %for.body.us ], [ %add21.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val15.us = load i32, ptr %3, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.036.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  store i8 0, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.036.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !252

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add22.us = add i32 %dstaddr.addr.042.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.040.us, 1
  %exitcond44.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond44.not, label %for.end25, label %for.body.us, !llvm.loop !253

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_0_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %cmp635 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.037.us = phi i32 [ %add.us, %for.body.us ], [ %add19.us, %for.body8.us ]
  %x.036.us = phi i32 [ %mul, %for.body.us ], [ %add21.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val15.us = load i32, ptr %4, align 16
  %and.i31.us = and i32 %addr.037.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i16 0, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.037.us, 2
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !254

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !255

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_0_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %narrow = mul nuw nsw i8 %1, 3
  %mul = zext nneg i8 %narrow to i32
  %cmp55 = icmp sgt i32 %bltheight, 0
  br i1 %cmp55, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %cmp650 = icmp slt i32 %mul, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp650, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.058.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.056.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.058.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.052.us = phi i32 [ %add.us, %for.body.us ], [ %add25.us, %for.body8.us ]
  %x.051.us = phi i32 [ %mul, %for.body.us ], [ %add27.us, %for.body8.us ]
  %s.val24.us = load ptr, ptr %2, align 8
  %s.val25.us = load i32, ptr %3, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.052.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  store i8 0, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.052.us, 1
  %s.val22.us = load ptr, ptr %2, align 8
  %s.val23.us = load i32, ptr %3, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  store i8 0, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.052.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val21.us = load i32, ptr %3, align 16
  %and.i47.us = and i32 %s.val21.us, %add22.us
  %idxprom.i48.us = zext i32 %and.i47.us to i64
  %arrayidx.i49.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i48.us
  store i8 0, ptr %arrayidx.i49.us, align 1
  %add25.us = add i32 %addr.052.us, 3
  %add27.us = add i32 %x.051.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !256

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add28.us = add i32 %dstaddr.addr.058.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.056.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !257

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_0_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cmp635 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.037.us = phi i32 [ %add.us, %for.body.us ], [ %add18.us, %for.body8.us ]
  %x.036.us = phi i32 [ %mul, %for.body.us ], [ %add20.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val15.us = load i32, ptr %4, align 16
  %and.i31.us = and i32 %addr.037.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i32 0, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.037.us, 4
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !258

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add21.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.041.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !259

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %and23.i.us = and i8 %11, %conv18.us
  store i8 %and23.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !260

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !261

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %and33.i.us = and i16 %11, %conv18.us
  store i16 %and33.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !262

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !263

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp58 = icmp sgt i32 %bltheight, 0
  br i1 %cmp58, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp652 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp652, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.061.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.060.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.059.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.060.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.060.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.060.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.061.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.157.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.056.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.055.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.054.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.053.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.056.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.157.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.157.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.157.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.054.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.056.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.157.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.055.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %and23.i.us = and i8 %11, %conv18.us
  store i8 %and23.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.055.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %and23.i47.us = and i8 %12, %conv21.us
  store i8 %and23.i47.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.055.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i48.us = and i32 %s.val21.us, %add22.us
  %idxprom.i49.us = zext i32 %and.i48.us to i64
  %arrayidx.i50.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i49.us
  %13 = load i8, ptr %arrayidx.i50.us, align 1
  %and23.i51.us = and i8 %13, %conv24.us
  store i8 %and23.i51.us, ptr %arrayidx.i50.us, align 1
  %add25.us = add i32 %addr.055.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.053.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !264

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.061.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.059.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !265

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %and2.i.us = and i32 %11, %10
  store i32 %and2.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !266

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !267

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %not.i.us = xor i8 %11, -1
  %and2.i.us = and i8 %not.i.us, %conv18.us
  store i8 %and2.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !268

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !269

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %not.i.us = xor i16 %11, -1
  %and3.i.us = and i16 %not.i.us, %conv18.us
  store i16 %and3.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !270

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !271

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp60 = icmp sgt i32 %bltheight, 0
  br i1 %cmp60, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp654 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp654, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.063.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.062.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.061.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.062.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.062.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.062.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.063.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.159.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.056.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.055.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.159.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.159.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.159.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.056.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.159.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.057.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %not.i.us = xor i8 %11, -1
  %and2.i.us = and i8 %not.i.us, %conv18.us
  store i8 %and2.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.057.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %not.i47.us = xor i8 %12, -1
  %and2.i48.us = and i8 %not.i47.us, %conv21.us
  store i8 %and2.i48.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.057.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val21.us, %add22.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  %13 = load i8, ptr %arrayidx.i51.us, align 1
  %not.i52.us = xor i8 %13, -1
  %and2.i53.us = and i8 %not.i52.us, %conv24.us
  store i8 %and2.i53.us, ptr %arrayidx.i51.us, align 1
  %add25.us = add i32 %addr.057.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.055.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !272

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.063.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.061.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !273

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %not.i.us = xor i32 %11, -1
  %and2.i.us = and i32 %10, %not.i.us
  store i32 %and2.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !274

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !275

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp39 = icmp sgt i32 %bltheight, 0
  br i1 %cmp39, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %cmp634 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.042.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.040.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.042.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.036.us = phi i32 [ %add.us, %for.body.us ], [ %add19.us, %for.body8.us ]
  %x.035.us = phi i32 [ %and, %for.body.us ], [ %add21.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val15.us = load i32, ptr %3, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.036.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %4 = load i8, ptr %arrayidx.i33.us, align 1
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.036.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !276

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add22.us = add i32 %dstaddr.addr.042.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.040.us, 1
  %exitcond44.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond44.not, label %for.end25, label %for.body.us, !llvm.loop !277

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %cmp635 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.037.us = phi i32 [ %add.us, %for.body.us ], [ %add19.us, %for.body8.us ]
  %x.036.us = phi i32 [ %mul, %for.body.us ], [ %add21.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val15.us = load i32, ptr %4, align 16
  %and.i31.us = and i32 %addr.037.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %5 = load i16, ptr %arrayidx.i34.us, align 2
  %not.i.us = xor i16 %5, -1
  store i16 %not.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.037.us, 2
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !278

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !279

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %narrow = mul nuw nsw i8 %1, 3
  %mul = zext nneg i8 %narrow to i32
  %cmp57 = icmp sgt i32 %bltheight, 0
  br i1 %cmp57, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %cmp652 = icmp slt i32 %mul, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp652, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.060.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.058.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.060.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.054.us = phi i32 [ %add.us, %for.body.us ], [ %add25.us, %for.body8.us ]
  %x.053.us = phi i32 [ %mul, %for.body.us ], [ %add27.us, %for.body8.us ]
  %s.val24.us = load ptr, ptr %2, align 8
  %s.val25.us = load i32, ptr %3, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.054.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %4 = load i8, ptr %arrayidx.i43.us, align 1
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.054.us, 1
  %s.val22.us = load ptr, ptr %2, align 8
  %s.val23.us = load i32, ptr %3, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %5 = load i8, ptr %arrayidx.i46.us, align 1
  %not.i47.us = xor i8 %5, -1
  store i8 %not.i47.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.054.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val21.us = load i32, ptr %3, align 16
  %and.i48.us = and i32 %s.val21.us, %add22.us
  %idxprom.i49.us = zext i32 %and.i48.us to i64
  %arrayidx.i50.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i49.us
  %6 = load i8, ptr %arrayidx.i50.us, align 1
  %not.i51.us = xor i8 %6, -1
  store i8 %not.i51.us, ptr %arrayidx.i50.us, align 1
  %add25.us = add i32 %addr.054.us, 3
  %add27.us = add i32 %x.053.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !280

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add28.us = add i32 %dstaddr.addr.060.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.058.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !281

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cmp635 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.037.us = phi i32 [ %add.us, %for.body.us ], [ %add18.us, %for.body8.us ]
  %x.036.us = phi i32 [ %mul, %for.body.us ], [ %add20.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val15.us = load i32, ptr %4, align 16
  %and.i31.us = and i32 %addr.037.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %5 = load i32, ptr %arrayidx.i34.us, align 4
  %not.i.us = xor i32 %5, -1
  store i32 %not.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.037.us, 4
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !282

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add21.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.041.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !283

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  store i8 %conv18.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !284

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !285

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i16 %conv18.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !286

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !287

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp56 = icmp sgt i32 %bltheight, 0
  br i1 %cmp56, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp650 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp650, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.059.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.058.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.057.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.058.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.058.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.058.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.059.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.155.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.054.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.053.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.052.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.051.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.054.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.155.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.155.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.155.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.052.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.054.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.155.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.053.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  store i8 %conv18.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.053.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  store i8 %conv21.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.053.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i47.us = and i32 %s.val21.us, %add22.us
  %idxprom.i48.us = zext i32 %and.i47.us to i64
  %arrayidx.i49.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i48.us
  store i8 %conv24.us, ptr %arrayidx.i49.us, align 1
  %add25.us = add i32 %addr.053.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.051.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !288

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.059.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.057.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !289

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i32 %10, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !290

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !291

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_1_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp39 = icmp sgt i32 %bltheight, 0
  br i1 %cmp39, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %cmp634 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.042.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.040.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.042.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.036.us = phi i32 [ %add.us, %for.body.us ], [ %add19.us, %for.body8.us ]
  %x.035.us = phi i32 [ %and, %for.body.us ], [ %add21.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val15.us = load i32, ptr %3, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.036.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  store i8 -1, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.036.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !292

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add22.us = add i32 %dstaddr.addr.042.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.040.us, 1
  %exitcond44.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond44.not, label %for.end25, label %for.body.us, !llvm.loop !293

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_1_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %cmp635 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.037.us = phi i32 [ %add.us, %for.body.us ], [ %add19.us, %for.body8.us ]
  %x.036.us = phi i32 [ %mul, %for.body.us ], [ %add21.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val15.us = load i32, ptr %4, align 16
  %and.i31.us = and i32 %addr.037.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i16 -1, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.037.us, 2
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !294

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !295

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_1_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %narrow = mul nuw nsw i8 %1, 3
  %mul = zext nneg i8 %narrow to i32
  %cmp55 = icmp sgt i32 %bltheight, 0
  br i1 %cmp55, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %cmp650 = icmp slt i32 %mul, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp650, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.058.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.056.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.058.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.052.us = phi i32 [ %add.us, %for.body.us ], [ %add25.us, %for.body8.us ]
  %x.051.us = phi i32 [ %mul, %for.body.us ], [ %add27.us, %for.body8.us ]
  %s.val24.us = load ptr, ptr %2, align 8
  %s.val25.us = load i32, ptr %3, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.052.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  store i8 -1, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.052.us, 1
  %s.val22.us = load ptr, ptr %2, align 8
  %s.val23.us = load i32, ptr %3, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  store i8 -1, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.052.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val21.us = load i32, ptr %3, align 16
  %and.i47.us = and i32 %s.val21.us, %add22.us
  %idxprom.i48.us = zext i32 %and.i47.us to i64
  %arrayidx.i49.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i48.us
  store i8 -1, ptr %arrayidx.i49.us, align 1
  %add25.us = add i32 %addr.052.us, 3
  %add27.us = add i32 %x.051.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !296

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add28.us = add i32 %dstaddr.addr.058.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.056.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !297

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_1_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cmp635 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %for.body8.us
  %addr.037.us = phi i32 [ %add.us, %for.body.us ], [ %add18.us, %for.body8.us ]
  %x.036.us = phi i32 [ %mul, %for.body.us ], [ %add20.us, %for.body8.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val15.us = load i32, ptr %4, align 16
  %and.i31.us = and i32 %addr.037.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i32 -1, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.037.us, 4
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !298

for.cond5.for.end_crit_edge.us:                   ; preds = %for.body8.us
  %add21.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.041.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !299

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %not.i.us = xor i8 %conv18.us, -1
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %and2.i.us = and i8 %11, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !300

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !301

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %not.i.us = xor i16 %conv18.us, -1
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %and3.i.us = and i16 %11, %not.i.us
  store i16 %and3.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !302

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !303

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp60 = icmp sgt i32 %bltheight, 0
  br i1 %cmp60, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp654 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp654, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.063.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.062.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.061.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.062.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.062.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.062.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.063.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.159.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.056.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.055.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.159.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.159.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.159.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.056.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.159.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.057.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %not.i.us = xor i8 %conv18.us, -1
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %and2.i.us = and i8 %11, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.057.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %not.i47.us = xor i8 %conv21.us, -1
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %and2.i48.us = and i8 %12, %not.i47.us
  store i8 %and2.i48.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.057.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val21.us, %add22.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  %not.i52.us = xor i8 %conv24.us, -1
  %13 = load i8, ptr %arrayidx.i51.us, align 1
  %and2.i53.us = and i8 %13, %not.i52.us
  store i8 %and2.i53.us, ptr %arrayidx.i51.us, align 1
  %add25.us = add i32 %addr.057.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.055.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !304

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.063.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.061.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !305

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %not.i.us = xor i32 %10, -1
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %and2.i.us = and i32 %11, %not.i.us
  store i32 %and2.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !306

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !307

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_xor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %xor3.i.us = xor i8 %11, %conv18.us
  store i8 %xor3.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !308

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !309

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_xor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %xor3.i.us = xor i16 %11, %conv18.us
  store i16 %xor3.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !310

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !311

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_xor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp58 = icmp sgt i32 %bltheight, 0
  br i1 %cmp58, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp652 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp652, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.061.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.060.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.059.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.060.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.060.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.060.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.061.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.157.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.056.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.055.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.054.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.053.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.056.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.157.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.157.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.157.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.054.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.056.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.157.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.055.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %xor3.i.us = xor i8 %11, %conv18.us
  store i8 %xor3.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.055.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %xor3.i47.us = xor i8 %12, %conv21.us
  store i8 %xor3.i47.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.055.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i48.us = and i32 %s.val21.us, %add22.us
  %idxprom.i49.us = zext i32 %and.i48.us to i64
  %arrayidx.i50.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i49.us
  %13 = load i8, ptr %arrayidx.i50.us, align 1
  %xor3.i51.us = xor i8 %13, %conv24.us
  store i8 %xor3.i51.us, ptr %arrayidx.i50.us, align 1
  %add25.us = add i32 %addr.055.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.053.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !312

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.061.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.059.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !313

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_xor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %xor.i.us = xor i32 %11, %10
  store i32 %xor.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !314

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !315

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %or3.i.us = or i8 %11, %conv18.us
  store i8 %or3.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !316

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !317

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %or3.i.us = or i16 %11, %conv18.us
  store i16 %or3.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !318

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !319

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp58 = icmp sgt i32 %bltheight, 0
  br i1 %cmp58, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp652 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp652, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.061.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.060.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.059.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.060.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.060.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.060.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.061.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.157.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.056.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.055.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.054.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.053.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.056.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.157.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.157.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.157.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.054.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.056.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.157.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.055.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %or3.i.us = or i8 %11, %conv18.us
  store i8 %or3.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.055.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %or3.i47.us = or i8 %12, %conv21.us
  store i8 %or3.i47.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.055.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i48.us = and i32 %s.val21.us, %add22.us
  %idxprom.i49.us = zext i32 %and.i48.us to i64
  %arrayidx.i50.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i49.us
  %13 = load i8, ptr %arrayidx.i50.us, align 1
  %or3.i51.us = or i8 %13, %conv24.us
  store i8 %or3.i51.us, ptr %arrayidx.i50.us, align 1
  %add25.us = add i32 %addr.055.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.053.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !320

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.061.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.059.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !321

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %or.i.us = or i32 %11, %10
  store i32 %or.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !322

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !323

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %or.demorgan3.i.us = and i8 %11, %conv18.us
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !324

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !325

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %or.demorgan3.i.us = and i16 %11, %conv18.us
  %or.i.us = xor i16 %or.demorgan3.i.us, -1
  store i16 %or.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !326

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !327

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp60 = icmp sgt i32 %bltheight, 0
  br i1 %cmp60, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp654 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp654, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.063.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.062.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.061.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.062.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.062.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.062.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.063.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.159.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.056.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.055.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.159.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.159.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.159.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.056.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.159.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.057.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %or.demorgan3.i.us = and i8 %11, %conv18.us
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.057.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %or.demorgan3.i47.us = and i8 %12, %conv21.us
  %or.i48.us = xor i8 %or.demorgan3.i47.us, -1
  store i8 %or.i48.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.057.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val21.us, %add22.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  %13 = load i8, ptr %arrayidx.i51.us, align 1
  %or.demorgan3.i52.us = and i8 %13, %conv24.us
  %or.i53.us = xor i8 %or.demorgan3.i52.us, -1
  store i8 %or.i53.us, ptr %arrayidx.i51.us, align 1
  %add25.us = add i32 %addr.057.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.055.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !328

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.063.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.061.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !329

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %or.demorgan.i.us = and i32 %11, %10
  %or.i.us = xor i32 %or.demorgan.i.us, -1
  store i32 %or.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !330

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !331

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_notxor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %12 = xor i8 %11, %conv18.us
  %not.i.us = xor i8 %12, -1
  store i8 %not.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !332

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !333

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_notxor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %12 = xor i16 %11, %conv18.us
  %not.i.us = xor i16 %12, -1
  store i16 %not.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !334

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !335

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_notxor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp58 = icmp sgt i32 %bltheight, 0
  br i1 %cmp58, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp652 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp652, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.061.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.060.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.059.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.060.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.060.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.060.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.061.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.157.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.056.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.055.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.054.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.053.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.056.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.157.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.157.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.157.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.054.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.056.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.157.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.055.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %12 = xor i8 %11, %conv18.us
  %not.i.us = xor i8 %12, -1
  store i8 %not.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.055.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %13 = load i8, ptr %arrayidx.i46.us, align 1
  %14 = xor i8 %13, %conv21.us
  %not.i47.us = xor i8 %14, -1
  store i8 %not.i47.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.055.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i48.us = and i32 %s.val21.us, %add22.us
  %idxprom.i49.us = zext i32 %and.i48.us to i64
  %arrayidx.i50.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i49.us
  %15 = load i8, ptr %arrayidx.i50.us, align 1
  %16 = xor i8 %15, %conv24.us
  %not.i51.us = xor i8 %16, -1
  store i8 %not.i51.us, ptr %arrayidx.i50.us, align 1
  %add25.us = add i32 %addr.055.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.053.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !336

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.061.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.059.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !337

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_notxor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %12 = xor i32 %10, %11
  %not.i.us = xor i32 %12, -1
  store i32 %not.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !338

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !339

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %not.i.us = xor i8 %11, -1
  %or.i.us = or i8 %not.i.us, %conv18.us
  store i8 %or.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !340

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !341

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %not.i.us = xor i16 %11, -1
  %or.i.us = or i16 %not.i.us, %conv18.us
  store i16 %or.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !342

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !343

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp60 = icmp sgt i32 %bltheight, 0
  br i1 %cmp60, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp654 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp654, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.063.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.062.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.061.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.062.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.062.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.062.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.063.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.159.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.056.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.055.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.159.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.159.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.159.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.056.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.159.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.057.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %not.i.us = xor i8 %11, -1
  %or.i.us = or i8 %not.i.us, %conv18.us
  store i8 %or.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.057.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %not.i47.us = xor i8 %12, -1
  %or.i48.us = or i8 %not.i47.us, %conv21.us
  store i8 %or.i48.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.057.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val21.us, %add22.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  %13 = load i8, ptr %arrayidx.i51.us, align 1
  %not.i52.us = xor i8 %13, -1
  %or.i53.us = or i8 %not.i52.us, %conv24.us
  store i8 %or.i53.us, ptr %arrayidx.i51.us, align 1
  %add25.us = add i32 %addr.057.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.055.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !344

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.063.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.061.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !345

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_src_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %not.i.us = xor i32 %11, -1
  %or.i.us = or i32 %10, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !346

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !347

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %not.i.us = xor i8 %conv18.us, -1
  store i8 %not.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !348

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !349

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %not.i.us = xor i16 %conv18.us, -1
  store i16 %not.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !350

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !351

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp58 = icmp sgt i32 %bltheight, 0
  br i1 %cmp58, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp652 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp652, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.061.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.060.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.059.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.060.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.060.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.060.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.061.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.157.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.056.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.055.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.054.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.053.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.056.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.157.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.157.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.157.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.054.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.056.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.157.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.055.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %not.i.us = xor i8 %conv18.us, -1
  store i8 %not.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.055.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %not.i47.us = xor i8 %conv21.us, -1
  store i8 %not.i47.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.055.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i48.us = and i32 %s.val21.us, %add22.us
  %idxprom.i49.us = zext i32 %and.i48.us to i64
  %arrayidx.i50.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i49.us
  %not.i51.us = xor i8 %conv24.us, -1
  store i8 %not.i51.us, ptr %arrayidx.i50.us, align 1
  %add25.us = add i32 %addr.055.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.053.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !352

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.061.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.059.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !353

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %not.i.us = xor i32 %10, -1
  store i32 %not.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !354

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !355

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %not.i.us = xor i8 %conv18.us, -1
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %or.i.us = or i8 %11, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !356

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !357

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %not.i.us = xor i16 %conv18.us, -1
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %or.i.us = or i16 %11, %not.i.us
  store i16 %or.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !358

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !359

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp60 = icmp sgt i32 %bltheight, 0
  br i1 %cmp60, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp654 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp654, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.063.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.062.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.061.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.062.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.062.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.062.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.063.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.159.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.056.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.055.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.159.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.159.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.159.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.056.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.159.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.057.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %not.i.us = xor i8 %conv18.us, -1
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %or.i.us = or i8 %11, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.057.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %not.i47.us = xor i8 %conv21.us, -1
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %or.i48.us = or i8 %12, %not.i47.us
  store i8 %or.i48.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.057.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val21.us, %add22.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  %not.i52.us = xor i8 %conv24.us, -1
  %13 = load i8, ptr %arrayidx.i51.us, align 1
  %or.i53.us = or i8 %13, %not.i52.us
  store i8 %or.i53.us, ptr %arrayidx.i51.us, align 1
  %add25.us = add i32 %addr.057.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.055.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !360

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.063.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.061.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !361

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %not.i.us = xor i32 %10, -1
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %or.i.us = or i32 %11, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !362

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !363

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp40 = icmp sgt i32 %bltheight, 0
  br i1 %cmp40, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp634 = icmp slt i32 %and, %bltwidth
  br i1 %cmp634, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.042.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.041.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.042.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.042.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.042.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.139.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.038.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.037.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.036.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.035.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.038.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.139.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.139.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.139.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.036.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.038.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.139.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val15.us, %addr.037.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  %11 = load i8, ptr %arrayidx.i33.us, align 1
  %and3.demorgan3.i.us = or i8 %11, %conv18.us
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i33.us, align 1
  %add19.us = add i32 %addr.037.us, 1
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw nsw i32 %x.035.us, 1
  %exitcond.not = icmp eq i32 %add21.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !364

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.041.us, 1
  %exitcond56.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond56.not, label %for.end25, label %for.body.us, !llvm.loop !365

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end25

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end25

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add22.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc24.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr20.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add19.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add21.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -2
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i16, ptr %arrayidx.i34.us, align 2
  %and4.demorgan3.i.us = or i16 %11, %conv18.us
  %and4.i.us = xor i16 %and4.demorgan3.i.us, -1
  store i16 %and4.i.us, ptr %arrayidx.i34.us, align 2
  %add19.us = add i32 %addr.038.us, 2
  %shr20.us = lshr i32 %bitmask.1.us, 1
  %add21.us = add nuw i32 %x.036.us, 2
  %cmp6.us = icmp slt i32 %add21.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !366

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add22.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc24.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc24.us, %bltheight
  br i1 %exitcond.not, label %for.end25, label %for.body.us, !llvm.loop !367

for.end25:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp60 = icmp sgt i32 %bltheight, 0
  br i1 %cmp60, label %for.body.lr.ph, label %for.end31

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp654 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp654, label %for.body.us, label %for.end31

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.063.us = phi i32 [ %add28.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.062.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.061.us = phi i32 [ %inc30.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.062.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.062.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.062.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.063.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.159.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.058.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr26.us, %if.end.us ]
  %addr.057.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add25.us, %if.end.us ]
  %bits.056.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.055.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add27.us, %if.end.us ]
  %and9.us = and i32 %bitmask.058.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.159.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i27.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i27.us, label %if.else.i34.us, label %if.then.i28.us

if.then.i28.us:                                   ; preds = %if.then.us
  %and.i29.us = and i32 %srcaddr.addr.159.us, 8191
  %idxprom.i30.us = zext nneg i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i30.us
  br label %cirrus_src.exit40.us

if.else.i34.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i37.us = and i32 %9, %srcaddr.addr.159.us
  %idxprom2.i38.us = zext i32 %and1.i37.us to i64
  %arrayidx3.i39.us = getelementptr i8, ptr %8, i64 %idxprom2.i38.us
  br label %cirrus_src.exit40.us

cirrus_src.exit40.us:                             ; preds = %if.else.i34.us, %if.then.i28.us
  %retval.0.in.i32.us = phi ptr [ %arrayidx.i31.us, %if.then.i28.us ], [ %arrayidx3.i39.us, %if.else.i34.us ]
  %retval.0.i33.us = load i8, ptr %retval.0.in.i32.us, align 1
  %conv14.us = zext i8 %retval.0.i33.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit40.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit40.us ], [ %bits.056.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit40.us ], [ %bitmask.058.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit40.us ], [ %srcaddr.addr.159.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %conv18.us = trunc i32 %10 to i8
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i41.us = and i32 %s.val25.us, %addr.057.us
  %idxprom.i42.us = zext i32 %and.i41.us to i64
  %arrayidx.i43.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i42.us
  %11 = load i8, ptr %arrayidx.i43.us, align 1
  %and3.demorgan3.i.us = or i8 %11, %conv18.us
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i43.us, align 1
  %add19.us = add i32 %addr.057.us, 1
  %shr20.us = lshr i32 %10, 8
  %conv21.us = trunc i32 %shr20.us to i8
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i44.us = and i32 %s.val23.us, %add19.us
  %idxprom.i45.us = zext i32 %and.i44.us to i64
  %arrayidx.i46.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i45.us
  %12 = load i8, ptr %arrayidx.i46.us, align 1
  %and3.demorgan3.i47.us = or i8 %12, %conv21.us
  %and3.i48.us = xor i8 %and3.demorgan3.i47.us, -1
  store i8 %and3.i48.us, ptr %arrayidx.i46.us, align 1
  %add22.us = add i32 %addr.057.us, 2
  %shr23.us = lshr i32 %10, 16
  %conv24.us = trunc i32 %shr23.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i49.us = and i32 %s.val21.us, %add22.us
  %idxprom.i50.us = zext i32 %and.i49.us to i64
  %arrayidx.i51.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i50.us
  %13 = load i8, ptr %arrayidx.i51.us, align 1
  %and3.demorgan3.i52.us = or i8 %13, %conv24.us
  %and3.i53.us = xor i8 %and3.demorgan3.i52.us, -1
  store i8 %and3.i53.us, ptr %arrayidx.i51.us, align 1
  %add25.us = add i32 %addr.057.us, 3
  %shr26.us = lshr i32 %bitmask.1.us, 1
  %add27.us = add i32 %x.055.us, 3
  %cmp6.us = icmp slt i32 %add27.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !368

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add28.us = add i32 %dstaddr.addr.063.us, %dstpitch
  %inc30.us = add nuw nsw i32 %y.061.us, 1
  %exitcond.not = icmp eq i32 %inc30.us, %bltheight
  br i1 %exitcond.not, label %for.end31, label %for.body.us, !llvm.loop !369

for.end31:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_notsrc_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %shr = lshr exact i32 128, %and
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cmp635 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp635, label %for.body.us, label %for.end24

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.044.us = phi i32 [ %add21.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %srcaddr.addr.043.us = phi i32 [ %srcaddr.addr.2.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.body.lr.ph ]
  %y.042.us = phi i32 [ %inc23.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %inc.us = add i32 %srcaddr.addr.043.us, 1
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %srcaddr.addr.043.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %6, %srcaddr.addr.043.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %5, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv4.us = zext i8 %retval.0.i.us to i32
  %add.us = add i32 %dstaddr.addr.044.us, %mul
  br label %for.body8.us

for.body8.us:                                     ; preds = %cirrus_src.exit.us, %if.end.us
  %srcaddr.addr.140.us = phi i32 [ %inc.us, %cirrus_src.exit.us ], [ %srcaddr.addr.2.us, %if.end.us ]
  %bitmask.039.us = phi i32 [ %shr, %cirrus_src.exit.us ], [ %shr19.us, %if.end.us ]
  %addr.038.us = phi i32 [ %add.us, %cirrus_src.exit.us ], [ %add18.us, %if.end.us ]
  %bits.037.us = phi i32 [ %conv4.us, %cirrus_src.exit.us ], [ %bits.1.us, %if.end.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add20.us, %if.end.us ]
  %and9.us = and i32 %bitmask.039.us, 255
  %cmp10.us = icmp eq i32 %and9.us, 0
  br i1 %cmp10.us, label %if.then.us, label %if.end.us

if.then.us:                                       ; preds = %for.body8.us
  %inc12.us = add i32 %srcaddr.addr.140.us, 1
  %7 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i17.us = icmp eq i32 %7, 0
  br i1 %tobool.not.i17.us, label %if.else.i24.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %if.then.us
  %and.i19.us = and i32 %srcaddr.addr.140.us, 8191
  %idxprom.i20.us = zext nneg i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i20.us
  br label %cirrus_src.exit30.us

if.else.i24.us:                                   ; preds = %if.then.us
  %8 = load ptr, ptr %vram_ptr.i, align 8
  %9 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i27.us = and i32 %9, %srcaddr.addr.140.us
  %idxprom2.i28.us = zext i32 %and1.i27.us to i64
  %arrayidx3.i29.us = getelementptr i8, ptr %8, i64 %idxprom2.i28.us
  br label %cirrus_src.exit30.us

cirrus_src.exit30.us:                             ; preds = %if.else.i24.us, %if.then.i18.us
  %retval.0.in.i22.us = phi ptr [ %arrayidx.i21.us, %if.then.i18.us ], [ %arrayidx3.i29.us, %if.else.i24.us ]
  %retval.0.i23.us = load i8, ptr %retval.0.in.i22.us, align 1
  %conv14.us = zext i8 %retval.0.i23.us to i32
  br label %if.end.us

if.end.us:                                        ; preds = %cirrus_src.exit30.us, %for.body8.us
  %bits.1.us = phi i32 [ %conv14.us, %cirrus_src.exit30.us ], [ %bits.037.us, %for.body8.us ]
  %bitmask.1.us = phi i32 [ 128, %cirrus_src.exit30.us ], [ %bitmask.039.us, %for.body8.us ]
  %srcaddr.addr.2.us = phi i32 [ %inc12.us, %cirrus_src.exit30.us ], [ %srcaddr.addr.140.us, %for.body8.us ]
  %and15.us = and i32 %bitmask.1.us, %bits.1.us
  %tobool.us = icmp ne i32 %and15.us, 0
  %idxprom.us = zext i1 %tobool.us to i64
  %arrayidx17.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %10 = load i32, ptr %arrayidx17.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %addr.038.us, -4
  %and1.i32.us = and i32 %and.i31.us, %s.val15.us
  %idxprom.i33.us = zext i32 %and1.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i32, ptr %arrayidx.i34.us, align 4
  %and3.demorgan.i.us = or i32 %11, %10
  %and3.i.us = xor i32 %and3.demorgan.i.us, -1
  store i32 %and3.i.us, ptr %arrayidx.i34.us, align 4
  %add18.us = add i32 %addr.038.us, 4
  %shr19.us = lshr i32 %bitmask.1.us, 1
  %add20.us = add nuw i32 %x.036.us, 4
  %cmp6.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !370

for.cond5.for.end_crit_edge.us:                   ; preds = %if.end.us
  %add21.us = add i32 %dstaddr.addr.044.us, %dstpitch
  %inc23.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc23.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !371

for.end24:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_0_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i8 0, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !372

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !373

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_0_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  store i16 0, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !374

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !375

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_0_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %div35 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div35 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp836 = icmp slt i32 %and, %bltwidth
  br i1 %cmp836, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.044.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.043.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.044.us = and i32 %pattern_y.044.us.in, 7
  %add.us = add i32 %pattern_y.044.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.038.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.037.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.037.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.039.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  store i8 0, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.039.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  store i8 0, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.039.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i32.us = and i32 %s.val21.us, %add18.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i8 0, ptr %arrayidx.i34.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.039.us, 3
  %sub23.us = add nsw i32 %bitpos.037.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !376

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.044.us, 1
  %add28.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !377

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_0_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  store i32 0, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !378

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !379

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %and23.i.us = and i8 %10, %conv14
  store i8 %and23.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !380

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !381

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %and33.i.us = and i16 %10, %conv14
  store i16 %and33.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !382

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !383

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div37 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div37 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp838 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp838, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.040.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.039.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.041.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %and23.i.us = and i8 %10, %conv14
  store i8 %and23.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.041.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %and23.i32.us = and i8 %11, %conv17
  store i8 %and23.i32.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.041.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val21.us, %add18.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %12 = load i8, ptr %arrayidx.i35.us, align 1
  %and23.i36.us = and i8 %12, %conv20
  store i8 %and23.i36.us, ptr %arrayidx.i35.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.041.us, 3
  %sub23.us = add nsw i32 %bitpos.039.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !384

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add28.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !385

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %and2.i.us = and i32 %10, %col.0
  store i32 %and2.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !386

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !387

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %not.i.us = xor i8 %10, -1
  %and2.i.us = and i8 %not.i.us, %conv14
  store i8 %and2.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !388

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !389

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %not.i.us = xor i16 %10, -1
  %and3.i.us = and i16 %not.i.us, %conv14
  store i16 %and3.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !390

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !391

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp45 = icmp sgt i32 %bltheight, 0
  br i1 %cmp45, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div39 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div39 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp840 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp840, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.048.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.047.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.046.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.048.us = and i32 %pattern_y.048.us.in, 7
  %add.us = add i32 %pattern_y.048.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.047.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.043.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.042.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.041.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.041.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.043.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %not.i.us = xor i8 %10, -1
  %and2.i.us = and i8 %not.i.us, %conv14
  store i8 %and2.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.043.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %not.i32.us = xor i8 %11, -1
  %and2.i33.us = and i8 %not.i32.us, %conv17
  store i8 %and2.i33.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.043.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i34.us = and i32 %s.val21.us, %add18.us
  %idxprom.i35.us = zext i32 %and.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %12 = load i8, ptr %arrayidx.i36.us, align 1
  %not.i37.us = xor i8 %12, -1
  %and2.i38.us = and i8 %not.i37.us, %conv20
  store i8 %and2.i38.us, ptr %arrayidx.i36.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.043.us, 3
  %sub23.us = add nsw i32 %bitpos.041.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.042.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !392

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.048.us, 1
  %add28.us = add i32 %dstaddr.addr.047.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.046.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !393

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %not.i.us = xor i32 %10, -1
  %and2.i.us = and i32 %col.0, %not.i.us
  store i32 %and2.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !394

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !395

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %not.i.us = xor i8 %10, -1
  store i8 %not.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !396

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !397

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %not.i.us = xor i16 %10, -1
  store i16 %not.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !398

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !399

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %div37 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div37 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp838 = icmp slt i32 %and, %bltwidth
  br i1 %cmp838, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.040.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.039.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.041.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %not.i.us = xor i8 %10, -1
  store i8 %not.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.041.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %not.i32.us = xor i8 %11, -1
  store i8 %not.i32.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.041.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val21.us, %add18.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %12 = load i8, ptr %arrayidx.i35.us, align 1
  %not.i36.us = xor i8 %12, -1
  store i8 %not.i36.us, ptr %arrayidx.i35.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.041.us, 3
  %sub23.us = add nsw i32 %bitpos.039.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !400

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add28.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !401

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %not.i.us = xor i32 %10, -1
  store i32 %not.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !402

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !403

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i8 %conv14, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !404

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !405

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  store i16 %conv14, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !406

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !407

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div35 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div35 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp836 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp836, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.044.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.043.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.044.us = and i32 %pattern_y.044.us.in, 7
  %add.us = add i32 %pattern_y.044.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.038.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.037.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.037.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.039.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  store i8 %conv14, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.039.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  store i8 %conv17, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.039.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i32.us = and i32 %s.val21.us, %add18.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i8 %conv20, ptr %arrayidx.i34.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.039.us, 3
  %sub23.us = add nsw i32 %bitpos.037.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !408

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.044.us, 1
  %add28.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !409

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  store i32 %col.0, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !410

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !411

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_1_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i8 -1, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !412

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !413

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_1_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  store i16 -1, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !414

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !415

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_1_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %div35 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div35 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp836 = icmp slt i32 %and, %bltwidth
  br i1 %cmp836, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.044.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.043.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.044.us = and i32 %pattern_y.044.us.in, 7
  %add.us = add i32 %pattern_y.044.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.043.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.038.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.037.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.037.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.039.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  store i8 -1, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.039.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  store i8 -1, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.039.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i32.us = and i32 %s.val21.us, %add18.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  store i8 -1, ptr %arrayidx.i34.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.039.us, 3
  %sub23.us = add nsw i32 %bitpos.037.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !416

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.044.us, 1
  %add28.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !417

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_1_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  store i32 -1, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !418

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !419

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv14, -1
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %and2.i.us = and i8 %10, %not.i
  store i8 %and2.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !420

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !421

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  %not.i = xor i16 %conv14, -1
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %and3.i.us = and i16 %10, %not.i
  store i16 %and3.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !422

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !423

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp45 = icmp sgt i32 %bltheight, 0
  br i1 %cmp45, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div39 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div39 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp840 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv14, -1
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %not.i32 = xor i8 %conv17, -1
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  %not.i37 = xor i8 %conv20, -1
  br i1 %cmp840, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.048.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.047.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.046.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.048.us = and i32 %pattern_y.048.us.in, 7
  %add.us = add i32 %pattern_y.048.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.047.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.043.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.042.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.041.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.041.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.043.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %and2.i.us = and i8 %10, %not.i
  store i8 %and2.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.043.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %and2.i33.us = and i8 %11, %not.i32
  store i8 %and2.i33.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.043.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i34.us = and i32 %s.val21.us, %add18.us
  %idxprom.i35.us = zext i32 %and.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %12 = load i8, ptr %arrayidx.i36.us, align 1
  %and2.i38.us = and i8 %12, %not.i37
  store i8 %and2.i38.us, ptr %arrayidx.i36.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.043.us, 3
  %sub23.us = add nsw i32 %bitpos.041.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.042.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !424

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.048.us, 1
  %add28.us = add i32 %dstaddr.addr.047.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.046.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !425

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %not.i = xor i32 %col.0, -1
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %and2.i.us = and i32 %10, %not.i
  store i32 %and2.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !426

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !427

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_xor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %xor3.i.us = xor i8 %10, %conv14
  store i8 %xor3.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !428

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !429

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_xor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %xor3.i.us = xor i16 %10, %conv14
  store i16 %xor3.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !430

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !431

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_xor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div37 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div37 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp838 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp838, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.040.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.039.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.041.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %xor3.i.us = xor i8 %10, %conv14
  store i8 %xor3.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.041.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %xor3.i32.us = xor i8 %11, %conv17
  store i8 %xor3.i32.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.041.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val21.us, %add18.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %12 = load i8, ptr %arrayidx.i35.us, align 1
  %xor3.i36.us = xor i8 %12, %conv20
  store i8 %xor3.i36.us, ptr %arrayidx.i35.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.041.us, 3
  %sub23.us = add nsw i32 %bitpos.039.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !432

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add28.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !433

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_xor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %xor.i.us = xor i32 %10, %col.0
  store i32 %xor.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !434

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !435

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %or3.i.us = or i8 %10, %conv14
  store i8 %or3.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !436

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !437

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %or3.i.us = or i16 %10, %conv14
  store i16 %or3.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !438

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !439

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div37 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div37 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp838 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp838, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.040.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.039.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.041.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %or3.i.us = or i8 %10, %conv14
  store i8 %or3.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.041.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %or3.i32.us = or i8 %11, %conv17
  store i8 %or3.i32.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.041.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val21.us, %add18.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %12 = load i8, ptr %arrayidx.i35.us, align 1
  %or3.i36.us = or i8 %12, %conv20
  store i8 %or3.i36.us, ptr %arrayidx.i35.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.041.us, 3
  %sub23.us = add nsw i32 %bitpos.039.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !440

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add28.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !441

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %or.i.us = or i32 %10, %col.0
  store i32 %or.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !442

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !443

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %or.demorgan3.i.us = and i8 %10, %conv14
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !444

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !445

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %or.demorgan3.i.us = and i16 %10, %conv14
  %or.i.us = xor i16 %or.demorgan3.i.us, -1
  store i16 %or.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !446

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !447

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp45 = icmp sgt i32 %bltheight, 0
  br i1 %cmp45, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div39 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div39 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp840 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp840, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.048.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.047.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.046.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.048.us = and i32 %pattern_y.048.us.in, 7
  %add.us = add i32 %pattern_y.048.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.047.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.043.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.042.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.041.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.041.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.043.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %or.demorgan3.i.us = and i8 %10, %conv14
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.043.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %or.demorgan3.i32.us = and i8 %11, %conv17
  %or.i33.us = xor i8 %or.demorgan3.i32.us, -1
  store i8 %or.i33.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.043.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i34.us = and i32 %s.val21.us, %add18.us
  %idxprom.i35.us = zext i32 %and.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %12 = load i8, ptr %arrayidx.i36.us, align 1
  %or.demorgan3.i37.us = and i8 %12, %conv20
  %or.i38.us = xor i8 %or.demorgan3.i37.us, -1
  store i8 %or.i38.us, ptr %arrayidx.i36.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.043.us, 3
  %sub23.us = add nsw i32 %bitpos.041.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.042.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !448

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.048.us, 1
  %add28.us = add i32 %dstaddr.addr.047.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.046.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !449

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %or.demorgan.i.us = and i32 %10, %col.0
  %or.i.us = xor i32 %or.demorgan.i.us, -1
  store i32 %or.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !450

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !451

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_notxor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %11 = xor i8 %10, %conv14
  %not.i.us = xor i8 %11, -1
  store i8 %not.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !452

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !453

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_notxor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %11 = xor i16 %10, %conv14
  %not.i.us = xor i16 %11, -1
  store i16 %not.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !454

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !455

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_notxor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div37 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div37 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp838 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp838, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.040.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.039.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.041.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %11 = xor i8 %10, %conv14
  %not.i.us = xor i8 %11, -1
  store i8 %not.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.041.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %12 = load i8, ptr %arrayidx.i31.us, align 1
  %13 = xor i8 %12, %conv17
  %not.i32.us = xor i8 %13, -1
  store i8 %not.i32.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.041.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val21.us, %add18.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %14 = load i8, ptr %arrayidx.i35.us, align 1
  %15 = xor i8 %14, %conv20
  %not.i36.us = xor i8 %15, -1
  store i8 %not.i36.us, ptr %arrayidx.i35.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.041.us, 3
  %sub23.us = add nsw i32 %bitpos.039.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !456

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add28.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !457

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_notxor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %11 = xor i32 %col.0, %10
  %not.i.us = xor i32 %11, -1
  store i32 %not.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !458

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !459

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %not.i.us = xor i8 %10, -1
  %or.i.us = or i8 %not.i.us, %conv14
  store i8 %or.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !460

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !461

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %not.i.us = xor i16 %10, -1
  %or.i.us = or i16 %not.i.us, %conv14
  store i16 %or.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !462

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !463

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp45 = icmp sgt i32 %bltheight, 0
  br i1 %cmp45, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div39 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div39 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp840 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp840, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.048.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.047.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.046.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.048.us = and i32 %pattern_y.048.us.in, 7
  %add.us = add i32 %pattern_y.048.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.047.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.043.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.042.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.041.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.041.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.043.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %not.i.us = xor i8 %10, -1
  %or.i.us = or i8 %not.i.us, %conv14
  store i8 %or.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.043.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %not.i32.us = xor i8 %11, -1
  %or.i33.us = or i8 %not.i32.us, %conv17
  store i8 %or.i33.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.043.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i34.us = and i32 %s.val21.us, %add18.us
  %idxprom.i35.us = zext i32 %and.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %12 = load i8, ptr %arrayidx.i36.us, align 1
  %not.i37.us = xor i8 %12, -1
  %or.i38.us = or i8 %not.i37.us, %conv20
  store i8 %or.i38.us, ptr %arrayidx.i36.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.043.us, 3
  %sub23.us = add nsw i32 %bitpos.041.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.042.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !464

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.048.us, 1
  %add28.us = add i32 %dstaddr.addr.047.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.046.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !465

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %not.i.us = xor i32 %10, -1
  %or.i.us = or i32 %col.0, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !466

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !467

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv14, -1
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i8 %not.i, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !468

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !469

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  %not.i = xor i16 %conv14, -1
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  store i16 %not.i, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !470

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !471

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div37 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div37 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp838 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv14, -1
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %not.i32 = xor i8 %conv17, -1
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  %not.i36 = xor i8 %conv20, -1
  br i1 %cmp838, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.045.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.040.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.039.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.041.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  store i8 %not.i, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.041.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  store i8 %not.i32, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.041.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val21.us, %add18.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  store i8 %not.i36, ptr %arrayidx.i35.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.041.us, 3
  %sub23.us = add nsw i32 %bitpos.039.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !472

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add28.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !473

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %not.i = xor i32 %col.0, -1
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  store i32 %not.i, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !474

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !475

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv14, -1
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %or.i.us = or i8 %10, %not.i
  store i8 %or.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !476

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !477

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  %not.i = xor i16 %conv14, -1
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %or.i.us = or i16 %10, %not.i
  store i16 %or.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !478

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !479

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp45 = icmp sgt i32 %bltheight, 0
  br i1 %cmp45, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div39 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div39 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp840 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %not.i = xor i8 %conv14, -1
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %not.i32 = xor i8 %conv17, -1
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  %not.i37 = xor i8 %conv20, -1
  br i1 %cmp840, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.048.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.047.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.046.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.048.us = and i32 %pattern_y.048.us.in, 7
  %add.us = add i32 %pattern_y.048.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.047.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.043.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.042.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.041.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.041.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.043.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %or.i.us = or i8 %10, %not.i
  store i8 %or.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.043.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %or.i33.us = or i8 %11, %not.i32
  store i8 %or.i33.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.043.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i34.us = and i32 %s.val21.us, %add18.us
  %idxprom.i35.us = zext i32 %and.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %12 = load i8, ptr %arrayidx.i36.us, align 1
  %or.i38.us = or i8 %12, %not.i37
  store i8 %or.i38.us, ptr %arrayidx.i36.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.043.us, 3
  %sub23.us = add nsw i32 %bitpos.041.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.042.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !480

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.048.us, 1
  %add28.us = add i32 %dstaddr.addr.047.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.046.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !481

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %not.i = xor i32 %col.0, -1
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %or.i.us = or i32 %10, %not.i
  store i32 %or.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !482

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !483

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  br i1 %cmp819, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.026.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.021.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.020.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %s.val15.us, %addr.022.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %10 = load i8, ptr %arrayidx.i18.us, align 1
  %and3.demorgan3.i.us = or i8 %10, %conv14
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i18.us, align 1
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.022.us, 1
  %sub17.us = add nuw nsw i32 %bitpos.020.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %add19.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !484

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add22.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond41.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond41.not, label %for.end24, label %for.body.us, !llvm.loop !485

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end24

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  %conv14 = trunc i32 %col.0 to i16
  br i1 %cmp820, label %for.body.us.preheader, label %for.end24

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add22.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end15.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add16.us, %if.end15.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add19.us, %if.end15.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and18.us, %if.end15.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end15.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -2
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i16, ptr %arrayidx.i19.us, align 2
  %and4.demorgan3.i.us = or i16 %10, %conv14
  %and4.i.us = xor i16 %and4.demorgan3.i.us, -1
  store i16 %and4.i.us, ptr %arrayidx.i19.us, align 2
  br label %if.end15.us

if.end15.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add16.us = add i32 %addr.023.us, 2
  %sub17.us = add nuw nsw i32 %bitpos.021.us, 7
  %and18.us = and i32 %sub17.us, 7
  %add19.us = add nuw i32 %x.022.us, 2
  %cmp8.us = icmp slt i32 %add19.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !486

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end15.us
  %add20.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add22.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.body.us, !llvm.loop !487

for.end24:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %cmp45 = icmp sgt i32 %bltheight, 0
  br i1 %cmp45, label %for.body.lr.ph, label %for.end30

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %div39 = udiv i8 %1, 3
  %div.zext = zext nneg i8 %div39 to i32
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = sub nsw i32 7, %div.zext
  %cmp840 = icmp slt i32 %and, %bltwidth
  %conv14 = trunc i32 %col.0 to i8
  %shr16 = lshr i32 %col.0, 8
  %conv17 = trunc i32 %shr16 to i8
  %shr19 = lshr i32 %col.0, 16
  %conv20 = trunc i32 %shr19 to i8
  br i1 %cmp840, label %for.body.us.preheader, label %for.end30

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.048.us.in = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.047.us = phi i32 [ %add28.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.046.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.048.us = and i32 %pattern_y.048.us.in, 7
  %add.us = add i32 %pattern_y.048.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.047.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end21.us
  %addr.043.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add22.us, %if.end21.us ]
  %x.042.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add25.us, %if.end21.us ]
  %bitpos.041.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and24.us, %if.end21.us ]
  %8 = shl nuw nsw i32 1, %bitpos.041.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end21.us, label %do.body.us

do.body.us:                                       ; preds = %for.body10.us
  %s.val24.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val25.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i26.us = and i32 %s.val25.us, %addr.043.us
  %idxprom.i27.us = zext i32 %and.i26.us to i64
  %arrayidx.i28.us = getelementptr i8, ptr %s.val24.us, i64 %idxprom.i27.us
  %10 = load i8, ptr %arrayidx.i28.us, align 1
  %and3.demorgan3.i.us = or i8 %10, %conv14
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i28.us, align 1
  %add15.us = add i32 %addr.043.us, 1
  %s.val22.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val23.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i29.us = and i32 %s.val23.us, %add15.us
  %idxprom.i30.us = zext i32 %and.i29.us to i64
  %arrayidx.i31.us = getelementptr i8, ptr %s.val22.us, i64 %idxprom.i30.us
  %11 = load i8, ptr %arrayidx.i31.us, align 1
  %and3.demorgan3.i32.us = or i8 %11, %conv17
  %and3.i33.us = xor i8 %and3.demorgan3.i32.us, -1
  store i8 %and3.i33.us, ptr %arrayidx.i31.us, align 1
  %add18.us = add i32 %addr.043.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val21.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i34.us = and i32 %s.val21.us, %add18.us
  %idxprom.i35.us = zext i32 %and.i34.us to i64
  %arrayidx.i36.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i35.us
  %12 = load i8, ptr %arrayidx.i36.us, align 1
  %and3.demorgan3.i37.us = or i8 %12, %conv20
  %and3.i38.us = xor i8 %and3.demorgan3.i37.us, -1
  store i8 %and3.i38.us, ptr %arrayidx.i36.us, align 1
  br label %if.end21.us

if.end21.us:                                      ; preds = %do.body.us, %for.body10.us
  %add22.us = add i32 %addr.043.us, 3
  %sub23.us = add nsw i32 %bitpos.041.us, 7
  %and24.us = and i32 %sub23.us, 7
  %add25.us = add i32 %x.042.us, 3
  %cmp8.us = icmp slt i32 %add25.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !488

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end21.us
  %add26.us = add nuw nsw i32 %pattern_y.048.us, 1
  %add28.us = add i32 %dstaddr.addr.047.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.046.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end30, label %for.body.us, !llvm.loop !489

for.end30:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 30
  %2 = load i8, ptr %cirrus_blt_modeext, align 1
  %3 = and i8 %2, 2
  %tobool.not = icmp eq i8 %3, 0
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 26
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %bits_xor.0 = select i1 %tobool.not, i32 0, i32 255
  %col.0.in = select i1 %tobool.not, ptr %cirrus_blt_fgcol, ptr %cirrus_blt_bgcol
  %col.0 = load i32, ptr %col.0.in, align 4
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.body.lr.ph, label %for.end23

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp820 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp820, label %for.body.us.preheader, label %for.end23

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.028.us.in = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.027.us = phi i32 [ %add21.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.026.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.028.us = and i32 %pattern_y.028.us.in, 7
  %add.us = add i32 %pattern_y.028.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %xor.us = xor i32 %bits_xor.0, %conv5.us
  %add6.us = add i32 %dstaddr.addr.027.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %if.end14.us
  %addr.023.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add15.us, %if.end14.us ]
  %x.022.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add18.us, %if.end14.us ]
  %bitpos.021.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and17.us, %if.end14.us ]
  %8 = shl nuw nsw i32 1, %bitpos.021.us
  %9 = and i32 %8, %xor.us
  %tobool12.not.us = icmp eq i32 %9, 0
  br i1 %tobool12.not.us, label %if.end14.us, label %if.then13.us

if.then13.us:                                     ; preds = %for.body10.us
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %addr.023.us, -4
  %and1.i17.us = and i32 %and.i16.us, %s.val15.us
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %10 = load i32, ptr %arrayidx.i19.us, align 4
  %and3.demorgan.i.us = or i32 %10, %col.0
  %and3.i.us = xor i32 %and3.demorgan.i.us, -1
  store i32 %and3.i.us, ptr %arrayidx.i19.us, align 4
  br label %if.end14.us

if.end14.us:                                      ; preds = %if.then13.us, %for.body10.us
  %add15.us = add i32 %addr.023.us, 4
  %sub16.us = add nuw nsw i32 %bitpos.021.us, 7
  %and17.us = and i32 %sub16.us, 7
  %add18.us = add nuw i32 %x.022.us, 4
  %cmp8.us = icmp slt i32 %add18.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !490

for.cond7.for.end_crit_edge.us:                   ; preds = %if.end14.us
  %add19.us = add nuw nsw i32 %pattern_y.028.us, 1
  %add21.us = add i32 %dstaddr.addr.027.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end23, label %for.body.us, !llvm.loop !491

for.end23:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_0_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %cirrus_src.exit.lr.ph, label %for.end22

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp818 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp818, label %cirrus_src.exit.us, label %for.end22

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val14.us = load i32, ptr %3, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  store i8 0, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !492

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond28.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond28.not, label %for.end22, label %cirrus_src.exit.us, !llvm.loop !493

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_0_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %cirrus_src.exit.lr.ph, label %for.end22

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp819 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp819, label %cirrus_src.exit.us, label %for.end22

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val14.us = load i32, ptr %4, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i16 0, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !494

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %cirrus_src.exit.us, !llvm.loop !495

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_0_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %narrow = mul nuw nsw i8 %1, 3
  %mul = zext nneg i8 %narrow to i32
  %cmp39 = icmp sgt i32 %bltheight, 0
  br i1 %cmp39, label %cirrus_src.exit.lr.ph, label %for.end28

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp834 = icmp slt i32 %mul, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp834, label %cirrus_src.exit.us, label %for.end28

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.041.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.040.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.041.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.037.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %s.val23.us = load ptr, ptr %2, align 8
  %s.val24.us = load i32, ptr %3, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.037.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  store i8 0, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.037.us, 1
  %s.val21.us = load ptr, ptr %2, align 8
  %s.val22.us = load i32, ptr %3, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  store i8 0, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.037.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val20.us = load i32, ptr %3, align 16
  %and.i31.us = and i32 %s.val20.us, %add17.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  store i8 0, ptr %arrayidx.i33.us, align 1
  %add20.us = add i32 %addr.037.us, 3
  %add23.us = add i32 %x.036.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !496

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add26.us = add i32 %dstaddr.addr.041.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.040.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %cirrus_src.exit.us, !llvm.loop !497

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_0_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %cirrus_src.exit.lr.ph, label %for.end21

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp819 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp819, label %cirrus_src.exit.us, label %for.end21

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val14.us = load i32, ptr %4, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i32 0, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !498

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %cirrus_src.exit.us, !llvm.loop !499

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %and23.i.us = and i8 %9, %conv13.us
  store i8 %and23.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !500

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !501

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %and33.i.us = and i16 %9, %conv13.us
  store i16 %and33.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !502

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !503

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp836 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp836, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.044.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.043.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.044.us = and i32 %pattern_y.044.us.in, 7
  %add.us = add i32 %pattern_y.044.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.037.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.037.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.039.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %and23.i.us = and i8 %9, %conv13.us
  store i8 %and23.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.039.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %and23.i31.us = and i8 %10, %conv16.us
  store i8 %and23.i31.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.039.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i32.us = and i32 %s.val20.us, %add17.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i8, ptr %arrayidx.i34.us, align 1
  %and23.i35.us = and i8 %11, %conv19.us
  store i8 %and23.i35.us, ptr %arrayidx.i34.us, align 1
  %add20.us = add i32 %addr.039.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.037.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !504

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.044.us, 1
  %add26.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !505

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %and2.i.us = and i32 %9, %8
  store i32 %and2.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !506

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !507

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %not.i.us = xor i8 %9, -1
  %and2.i.us = and i8 %not.i.us, %conv13.us
  store i8 %and2.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !508

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !509

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %not.i.us = xor i16 %9, -1
  %and3.i.us = and i16 %not.i.us, %conv13.us
  store i16 %and3.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !510

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !511

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp838 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp838, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.045.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.040.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.039.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.041.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %not.i.us = xor i8 %9, -1
  %and2.i.us = and i8 %not.i.us, %conv13.us
  store i8 %and2.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.041.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %not.i31.us = xor i8 %10, -1
  %and2.i32.us = and i8 %not.i31.us, %conv16.us
  store i8 %and2.i32.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.041.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val20.us, %add17.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %11 = load i8, ptr %arrayidx.i35.us, align 1
  %not.i36.us = xor i8 %11, -1
  %and2.i37.us = and i8 %not.i36.us, %conv19.us
  store i8 %and2.i37.us, ptr %arrayidx.i35.us, align 1
  %add20.us = add i32 %addr.041.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.039.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !512

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !513

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %not.i.us = xor i32 %9, -1
  %and2.i.us = and i32 %8, %not.i.us
  store i32 %and2.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !514

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !515

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %cirrus_src.exit.lr.ph, label %for.end22

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp818 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp818, label %cirrus_src.exit.us, label %for.end22

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val14.us = load i32, ptr %3, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %4 = load i8, ptr %arrayidx.i17.us, align 1
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !516

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond28.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond28.not, label %for.end22, label %cirrus_src.exit.us, !llvm.loop !517

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %cirrus_src.exit.lr.ph, label %for.end22

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp819 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp819, label %cirrus_src.exit.us, label %for.end22

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val14.us = load i32, ptr %4, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %5 = load i16, ptr %arrayidx.i18.us, align 2
  %not.i.us = xor i16 %5, -1
  store i16 %not.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !518

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %cirrus_src.exit.us, !llvm.loop !519

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %narrow = mul nuw nsw i8 %1, 3
  %mul = zext nneg i8 %narrow to i32
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %cirrus_src.exit.lr.ph, label %for.end28

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp836 = icmp slt i32 %mul, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp836, label %cirrus_src.exit.us, label %for.end28

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.043.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %s.val23.us = load ptr, ptr %2, align 8
  %s.val24.us = load i32, ptr %3, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.039.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %4 = load i8, ptr %arrayidx.i27.us, align 1
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.039.us, 1
  %s.val21.us = load ptr, ptr %2, align 8
  %s.val22.us = load i32, ptr %3, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %5 = load i8, ptr %arrayidx.i30.us, align 1
  %not.i31.us = xor i8 %5, -1
  store i8 %not.i31.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.039.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val20.us = load i32, ptr %3, align 16
  %and.i32.us = and i32 %s.val20.us, %add17.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %6 = load i8, ptr %arrayidx.i34.us, align 1
  %not.i35.us = xor i8 %6, -1
  store i8 %not.i35.us, ptr %arrayidx.i34.us, align 1
  %add20.us = add i32 %addr.039.us, 3
  %add23.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !520

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add26.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %cirrus_src.exit.us, !llvm.loop !521

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %cirrus_src.exit.lr.ph, label %for.end21

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp819 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp819, label %cirrus_src.exit.us, label %for.end21

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val14.us = load i32, ptr %4, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %5 = load i32, ptr %arrayidx.i18.us, align 4
  %not.i.us = xor i32 %5, -1
  store i32 %not.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !522

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %cirrus_src.exit.us, !llvm.loop !523

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  store i8 %conv13.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !524

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !525

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i16 %conv13.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !526

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !527

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp39 = icmp sgt i32 %bltheight, 0
  br i1 %cmp39, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp834 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp834, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.042.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.041.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.040.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.042.us = and i32 %pattern_y.042.us.in, 7
  %add.us = add i32 %pattern_y.042.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.041.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.037.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.035.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.035.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.037.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  store i8 %conv13.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.037.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  store i8 %conv16.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.037.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i31.us = and i32 %s.val20.us, %add17.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  store i8 %conv19.us, ptr %arrayidx.i33.us, align 1
  %add20.us = add i32 %addr.037.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.035.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.036.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !528

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.042.us, 1
  %add26.us = add i32 %dstaddr.addr.041.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.040.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !529

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i32 %8, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !530

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !531

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_1_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %cirrus_src.exit.lr.ph, label %for.end22

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp818 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp818, label %cirrus_src.exit.us, label %for.end22

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val14.us = load i32, ptr %3, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  store i8 -1, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !532

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond28.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond28.not, label %for.end22, label %cirrus_src.exit.us, !llvm.loop !533

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_1_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %cirrus_src.exit.lr.ph, label %for.end22

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp819 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp819, label %cirrus_src.exit.us, label %for.end22

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val14.us = load i32, ptr %4, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i16 -1, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !534

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %cirrus_src.exit.us, !llvm.loop !535

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_1_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %narrow = mul nuw nsw i8 %1, 3
  %mul = zext nneg i8 %narrow to i32
  %cmp39 = icmp sgt i32 %bltheight, 0
  br i1 %cmp39, label %cirrus_src.exit.lr.ph, label %for.end28

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp834 = icmp slt i32 %mul, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp834, label %cirrus_src.exit.us, label %for.end28

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.041.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.040.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.041.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.037.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.036.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %s.val23.us = load ptr, ptr %2, align 8
  %s.val24.us = load i32, ptr %3, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.037.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  store i8 -1, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.037.us, 1
  %s.val21.us = load ptr, ptr %2, align 8
  %s.val22.us = load i32, ptr %3, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  store i8 -1, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.037.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val20.us = load i32, ptr %3, align 16
  %and.i31.us = and i32 %s.val20.us, %add17.us
  %idxprom.i32.us = zext i32 %and.i31.us to i64
  %arrayidx.i33.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i32.us
  store i8 -1, ptr %arrayidx.i33.us, align 1
  %add20.us = add i32 %addr.037.us, 3
  %add23.us = add i32 %x.036.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !536

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add26.us = add i32 %dstaddr.addr.041.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.040.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %cirrus_src.exit.us, !llvm.loop !537

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_1_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %cirrus_src.exit.lr.ph, label %for.end21

cirrus_src.exit.lr.ph:                            ; preds = %entry
  %cmp819 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp819, label %cirrus_src.exit.us, label %for.end21

cirrus_src.exit.us:                               ; preds = %cirrus_src.exit.lr.ph, %for.cond7.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %cirrus_src.exit.lr.ph ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %cirrus_src.exit.lr.ph ]
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val14.us = load i32, ptr %4, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i32 -1, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !538

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %cirrus_src.exit.us, !llvm.loop !539

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %cirrus_src.exit.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %not.i.us = xor i8 %conv13.us, -1
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %and2.i.us = and i8 %9, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !540

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !541

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i16 %conv13.us, -1
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %and3.i.us = and i16 %9, %not.i.us
  store i16 %and3.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !542

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !543

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp838 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp838, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.045.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.040.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.039.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.041.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %not.i.us = xor i8 %conv13.us, -1
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %and2.i.us = and i8 %9, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.041.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %not.i31.us = xor i8 %conv16.us, -1
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %and2.i32.us = and i8 %10, %not.i31.us
  store i8 %and2.i32.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.041.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val20.us, %add17.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %not.i36.us = xor i8 %conv19.us, -1
  %11 = load i8, ptr %arrayidx.i35.us, align 1
  %and2.i37.us = and i8 %11, %not.i36.us
  store i8 %and2.i37.us, ptr %arrayidx.i35.us, align 1
  %add20.us = add i32 %addr.041.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.039.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !544

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !545

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i32 %8, -1
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %and2.i.us = and i32 %9, %not.i.us
  store i32 %and2.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !546

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !547

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_xor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %xor3.i.us = xor i8 %9, %conv13.us
  store i8 %xor3.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !548

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !549

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_xor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %xor3.i.us = xor i16 %9, %conv13.us
  store i16 %xor3.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !550

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !551

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_xor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp836 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp836, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.044.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.043.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.044.us = and i32 %pattern_y.044.us.in, 7
  %add.us = add i32 %pattern_y.044.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.037.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.037.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.039.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %xor3.i.us = xor i8 %9, %conv13.us
  store i8 %xor3.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.039.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %xor3.i31.us = xor i8 %10, %conv16.us
  store i8 %xor3.i31.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.039.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i32.us = and i32 %s.val20.us, %add17.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i8, ptr %arrayidx.i34.us, align 1
  %xor3.i35.us = xor i8 %11, %conv19.us
  store i8 %xor3.i35.us, ptr %arrayidx.i34.us, align 1
  %add20.us = add i32 %addr.039.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.037.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !552

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.044.us, 1
  %add26.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !553

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_xor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %xor.i.us = xor i32 %9, %8
  store i32 %xor.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !554

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !555

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %or3.i.us = or i8 %9, %conv13.us
  store i8 %or3.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !556

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !557

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %or3.i.us = or i16 %9, %conv13.us
  store i16 %or3.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !558

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !559

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp836 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp836, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.044.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.043.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.044.us = and i32 %pattern_y.044.us.in, 7
  %add.us = add i32 %pattern_y.044.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.037.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.037.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.039.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %or3.i.us = or i8 %9, %conv13.us
  store i8 %or3.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.039.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %or3.i31.us = or i8 %10, %conv16.us
  store i8 %or3.i31.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.039.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i32.us = and i32 %s.val20.us, %add17.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %11 = load i8, ptr %arrayidx.i34.us, align 1
  %or3.i35.us = or i8 %11, %conv19.us
  store i8 %or3.i35.us, ptr %arrayidx.i34.us, align 1
  %add20.us = add i32 %addr.039.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.037.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !560

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.044.us, 1
  %add26.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !561

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %or.i.us = or i32 %9, %8
  store i32 %or.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !562

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !563

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %or.demorgan3.i.us = and i8 %9, %conv13.us
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !564

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !565

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %or.demorgan3.i.us = and i16 %9, %conv13.us
  %or.i.us = xor i16 %or.demorgan3.i.us, -1
  store i16 %or.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !566

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !567

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp838 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp838, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.045.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.040.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.039.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.041.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %or.demorgan3.i.us = and i8 %9, %conv13.us
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.041.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %or.demorgan3.i31.us = and i8 %10, %conv16.us
  %or.i32.us = xor i8 %or.demorgan3.i31.us, -1
  store i8 %or.i32.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.041.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val20.us, %add17.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %11 = load i8, ptr %arrayidx.i35.us, align 1
  %or.demorgan3.i36.us = and i8 %11, %conv19.us
  %or.i37.us = xor i8 %or.demorgan3.i36.us, -1
  store i8 %or.i37.us, ptr %arrayidx.i35.us, align 1
  %add20.us = add i32 %addr.041.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.039.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !568

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !569

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %or.demorgan.i.us = and i32 %9, %8
  %or.i.us = xor i32 %or.demorgan.i.us, -1
  store i32 %or.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !570

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !571

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_notxor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %10 = xor i8 %9, %conv13.us
  %not.i.us = xor i8 %10, -1
  store i8 %not.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !572

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !573

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_notxor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %10 = xor i16 %9, %conv13.us
  %not.i.us = xor i16 %10, -1
  store i16 %not.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !574

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !575

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_notxor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp836 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp836, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.044.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.043.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.044.us = and i32 %pattern_y.044.us.in, 7
  %add.us = add i32 %pattern_y.044.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.037.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.037.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.039.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %10 = xor i8 %9, %conv13.us
  %not.i.us = xor i8 %10, -1
  store i8 %not.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.039.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %11 = load i8, ptr %arrayidx.i30.us, align 1
  %12 = xor i8 %11, %conv16.us
  %not.i31.us = xor i8 %12, -1
  store i8 %not.i31.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.039.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i32.us = and i32 %s.val20.us, %add17.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %13 = load i8, ptr %arrayidx.i34.us, align 1
  %14 = xor i8 %13, %conv19.us
  %not.i35.us = xor i8 %14, -1
  store i8 %not.i35.us, ptr %arrayidx.i34.us, align 1
  %add20.us = add i32 %addr.039.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.037.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !576

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.044.us, 1
  %add26.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !577

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_notxor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %10 = xor i32 %8, %9
  %not.i.us = xor i32 %10, -1
  store i32 %not.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !578

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !579

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %not.i.us = xor i8 %9, -1
  %or.i.us = or i8 %not.i.us, %conv13.us
  store i8 %or.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !580

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !581

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %not.i.us = xor i16 %9, -1
  %or.i.us = or i16 %not.i.us, %conv13.us
  store i16 %or.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !582

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !583

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp838 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp838, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.045.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.040.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.039.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.041.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %not.i.us = xor i8 %9, -1
  %or.i.us = or i8 %not.i.us, %conv13.us
  store i8 %or.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.041.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %not.i31.us = xor i8 %10, -1
  %or.i32.us = or i8 %not.i31.us, %conv16.us
  store i8 %or.i32.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.041.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val20.us, %add17.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %11 = load i8, ptr %arrayidx.i35.us, align 1
  %not.i36.us = xor i8 %11, -1
  %or.i37.us = or i8 %not.i36.us, %conv19.us
  store i8 %or.i37.us, ptr %arrayidx.i35.us, align 1
  %add20.us = add i32 %addr.041.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.039.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !584

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !585

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_src_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %not.i.us = xor i32 %9, -1
  %or.i.us = or i32 %8, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !586

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !587

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %not.i.us = xor i8 %conv13.us, -1
  store i8 %not.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !588

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !589

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i16 %conv13.us, -1
  store i16 %not.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !590

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !591

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp41 = icmp sgt i32 %bltheight, 0
  br i1 %cmp41, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp836 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp836, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.044.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.043.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.042.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.044.us = and i32 %pattern_y.044.us.in, 7
  %add.us = add i32 %pattern_y.044.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.043.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.039.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.038.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.037.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.037.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.039.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %not.i.us = xor i8 %conv13.us, -1
  store i8 %not.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.039.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %not.i31.us = xor i8 %conv16.us, -1
  store i8 %not.i31.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.039.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i32.us = and i32 %s.val20.us, %add17.us
  %idxprom.i33.us = zext i32 %and.i32.us to i64
  %arrayidx.i34.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i33.us
  %not.i35.us = xor i8 %conv19.us, -1
  store i8 %not.i35.us, ptr %arrayidx.i34.us, align 1
  %add20.us = add i32 %addr.039.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.037.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.038.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !592

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.044.us, 1
  %add26.us = add i32 %dstaddr.addr.043.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.042.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !593

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i32 %8, -1
  store i32 %not.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !594

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !595

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %not.i.us = xor i8 %conv13.us, -1
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %or.i.us = or i8 %9, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !596

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !597

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i16 %conv13.us, -1
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %or.i.us = or i16 %9, %not.i.us
  store i16 %or.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !598

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !599

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp838 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp838, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.045.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.040.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.039.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.041.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %not.i.us = xor i8 %conv13.us, -1
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %or.i.us = or i8 %9, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.041.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %not.i31.us = xor i8 %conv16.us, -1
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %or.i32.us = or i8 %10, %not.i31.us
  store i8 %or.i32.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.041.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val20.us, %add17.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %not.i36.us = xor i8 %conv19.us, -1
  %11 = load i8, ptr %arrayidx.i35.us, align 1
  %or.i37.us = or i8 %11, %not.i36.us
  store i8 %or.i37.us, ptr %arrayidx.i35.us, align 1
  %add20.us = add i32 %addr.041.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.039.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !600

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !601

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i32 %8, -1
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %or.i.us = or i32 %9, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !602

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !603

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp818 = icmp slt i32 %and, %bltwidth
  br i1 %cmp818, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.026.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.025.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.024.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.026.us = and i32 %pattern_y.026.us.in, 7
  %add.us = add i32 %pattern_y.026.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.025.us, %and
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.021.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.020.us = phi i32 [ %and, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.019.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.019.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %s.val14.us, %addr.021.us
  %idxprom.i16.us = zext i32 %and.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %9 = load i8, ptr %arrayidx.i17.us, align 1
  %and3.demorgan3.i.us = or i8 %9, %conv13.us
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i17.us, align 1
  %add14.us = add i32 %addr.021.us, 1
  %sub15.us = add nuw nsw i32 %bitpos.019.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %add17.us, %bltwidth
  br i1 %exitcond.not, label %for.cond7.for.end_crit_edge.us, label %for.body10.us, !llvm.loop !604

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.026.us, 1
  %add20.us = add i32 %dstaddr.addr.025.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.024.us, 1
  %exitcond40.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond40.not, label %for.end22, label %for.body.us, !llvm.loop !605

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 1
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end22

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end22

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add18.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add20.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add14.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add17.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and16.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i16
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -2
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i16, ptr %arrayidx.i18.us, align 2
  %and4.demorgan3.i.us = or i16 %9, %conv13.us
  %and4.i.us = xor i16 %and4.demorgan3.i.us, -1
  store i16 %and4.i.us, ptr %arrayidx.i18.us, align 2
  %add14.us = add i32 %addr.022.us, 2
  %sub15.us = add nuw nsw i32 %bitpos.020.us, 7
  %and16.us = and i32 %sub15.us, 7
  %add17.us = add nuw i32 %x.021.us, 2
  %cmp8.us = icmp slt i32 %add17.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !606

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add18.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add20.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end22, label %for.body.us, !llvm.loop !607

for.end22:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = mul nuw nsw i32 %and, 3
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp43 = icmp sgt i32 %bltheight, 0
  br i1 %cmp43, label %for.body.lr.ph, label %for.end28

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp838 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp838, label %for.body.us.preheader, label %for.end28

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.046.us.in = phi i32 [ %add24.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.045.us = phi i32 [ %add26.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.044.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.046.us = and i32 %pattern_y.046.us.in, 7
  %add.us = add i32 %pattern_y.046.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.045.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.041.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add20.us, %for.body10.us ]
  %x.040.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add23.us, %for.body10.us ]
  %bitpos.039.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and22.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.039.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %conv13.us = trunc i32 %8 to i8
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i25.us = and i32 %s.val24.us, %addr.041.us
  %idxprom.i26.us = zext i32 %and.i25.us to i64
  %arrayidx.i27.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i26.us
  %9 = load i8, ptr %arrayidx.i27.us, align 1
  %and3.demorgan3.i.us = or i8 %9, %conv13.us
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i27.us, align 1
  %add14.us = add i32 %addr.041.us, 1
  %shr15.us = lshr i32 %8, 8
  %conv16.us = trunc i32 %shr15.us to i8
  %s.val21.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i28.us = and i32 %s.val22.us, %add14.us
  %idxprom.i29.us = zext i32 %and.i28.us to i64
  %arrayidx.i30.us = getelementptr i8, ptr %s.val21.us, i64 %idxprom.i29.us
  %10 = load i8, ptr %arrayidx.i30.us, align 1
  %and3.demorgan3.i31.us = or i8 %10, %conv16.us
  %and3.i32.us = xor i8 %and3.demorgan3.i31.us, -1
  store i8 %and3.i32.us, ptr %arrayidx.i30.us, align 1
  %add17.us = add i32 %addr.041.us, 2
  %shr18.us = lshr i32 %8, 16
  %conv19.us = trunc i32 %shr18.us to i8
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val20.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i33.us = and i32 %s.val20.us, %add17.us
  %idxprom.i34.us = zext i32 %and.i33.us to i64
  %arrayidx.i35.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i34.us
  %11 = load i8, ptr %arrayidx.i35.us, align 1
  %and3.demorgan3.i36.us = or i8 %11, %conv19.us
  %and3.i37.us = xor i8 %and3.demorgan3.i36.us, -1
  store i8 %and3.i37.us, ptr %arrayidx.i35.us, align 1
  %add20.us = add i32 %addr.041.us, 3
  %sub21.us = add nuw nsw i32 %bitpos.039.us, 7
  %and22.us = and i32 %sub21.us, 7
  %add23.us = add i32 %x.040.us, 3
  %cmp8.us = icmp slt i32 %add23.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !608

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add24.us = add nuw nsw i32 %pattern_y.046.us, 1
  %add26.us = add i32 %dstaddr.addr.045.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.044.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end28, label %for.body.us, !llvm.loop !609

for.end28:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %colors = alloca [2 x i32], align 8
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %mul = shl nuw nsw i32 %and, 2
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 25
  %2 = load <2 x i32>, ptr %cirrus_blt_fgcol, align 4
  %3 = shufflevector <2 x i32> %2, <2 x i32> poison, <2 x i32> <i32 1, i32 0>
  store <2 x i32> %3, ptr %colors, align 8
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.body.lr.ph, label %for.end21

for.body.lr.ph:                                   ; preds = %entry
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %sub = xor i32 %and, 7
  %cmp819 = icmp slt i32 %mul, %bltwidth
  br i1 %cmp819, label %for.body.us.preheader, label %for.end21

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %4 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond7.for.end_crit_edge.us
  %pattern_y.027.us.in = phi i32 [ %add17.us, %for.cond7.for.end_crit_edge.us ], [ %4, %for.body.us.preheader ]
  %dstaddr.addr.026.us = phi i32 [ %add19.us, %for.cond7.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.025.us = phi i32 [ %inc.us, %for.cond7.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.027.us = and i32 %pattern_y.027.us.in, 7
  %add.us = add i32 %pattern_y.027.us, %srcaddr
  %5 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %5, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body.us
  %and.i.us = and i32 %add.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %7, %add.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %6, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %conv5.us = zext i8 %retval.0.i.us to i32
  %add6.us = add i32 %dstaddr.addr.026.us, %mul
  br label %for.body10.us

for.body10.us:                                    ; preds = %cirrus_src.exit.us, %for.body10.us
  %addr.022.us = phi i32 [ %add6.us, %cirrus_src.exit.us ], [ %add13.us, %for.body10.us ]
  %x.021.us = phi i32 [ %mul, %cirrus_src.exit.us ], [ %add16.us, %for.body10.us ]
  %bitpos.020.us = phi i32 [ %sub, %cirrus_src.exit.us ], [ %and15.us, %for.body10.us ]
  %shr.us = lshr i32 %conv5.us, %bitpos.020.us
  %and11.us = and i32 %shr.us, 1
  %idxprom.us = zext nneg i32 %and11.us to i64
  %arrayidx12.us = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom.us
  %8 = load i32, ptr %arrayidx12.us, align 4
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i15.us = and i32 %addr.022.us, -4
  %and1.i16.us = and i32 %and.i15.us, %s.val14.us
  %idxprom.i17.us = zext i32 %and1.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %9 = load i32, ptr %arrayidx.i18.us, align 4
  %and3.demorgan.i.us = or i32 %9, %8
  %and3.i.us = xor i32 %and3.demorgan.i.us, -1
  store i32 %and3.i.us, ptr %arrayidx.i18.us, align 4
  %add13.us = add i32 %addr.022.us, 4
  %sub14.us = add nuw nsw i32 %bitpos.020.us, 7
  %and15.us = and i32 %sub14.us, 7
  %add16.us = add nuw i32 %x.021.us, 4
  %cmp8.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp8.us, label %for.body10.us, label %for.cond7.for.end_crit_edge.us, !llvm.loop !610

for.cond7.for.end_crit_edge.us:                   ; preds = %for.body10.us
  %add17.us = add nuw nsw i32 %pattern_y.027.us, 1
  %add19.us = add i32 %dstaddr.addr.026.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.025.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end21, label %for.body.us, !llvm.loop !611

for.end21:                                        ; preds = %for.cond7.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_0_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end20

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %and
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val12.us = load i32, ptr %3, align 16
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i8 0, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !612

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !613

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_0_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end20

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val12.us = load i32, ptr %4, align 16
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i16 0, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %cirrus_src16.exit.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !614

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !615

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_0_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp77 = icmp sgt i32 %bltheight, 0
  br i1 %cmp77, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp572 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp572, label %for.body.us, label %for.end33

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond4.for.end_crit_edge.us
  %dstaddr.addr.079.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.078.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.079.us, %and
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.075.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.074.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %s.val25.us = load ptr, ptr %2, align 8
  %s.val26.us = load i32, ptr %3, align 16
  %and.i57.us = and i32 %s.val26.us, %addr.075.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  store i8 0, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.075.us, 1
  %s.val23.us = load ptr, ptr %2, align 8
  %s.val24.us = load i32, ptr %3, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  store i8 0, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.075.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val22.us = load i32, ptr %3, align 16
  %and.i63.us = and i32 %s.val22.us, %add24.us
  %idxprom.i64.us = zext i32 %and.i63.us to i64
  %arrayidx.i65.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i64.us
  store i8 0, ptr %arrayidx.i65.us, align 1
  %add27.us = add i32 %addr.075.us, 3
  %add28.us = add i32 %x.074.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %cirrus_src.exit56.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !616

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add31.us = add i32 %dstaddr.addr.079.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.078.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !617

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_0_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end18

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val12.us = load i32, ptr %4, align 16
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i32 0, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %cirrus_src32.exit.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !618

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !619

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %and23.i.us = and i8 %6, %retval.0.i.us
  store i8 %and23.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !620

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !621

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %and33.i.us = and i16 %8, %7
  store i16 %and33.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !622

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !623

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp88 = icmp sgt i32 %bltheight, 0
  br i1 %cmp88, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp583 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp583, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.091.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.090.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.089.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.091.us = and i32 %pattern_y.091.us.in, 7
  %add.us = add i32 %dstaddr.addr.090.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.091.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.086.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.085.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.084.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.084.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1170.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1170.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1477.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1477.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3480.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7178.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7178.us = load i8, ptr %retval.0.i7178.in.us, align 1
  %retval.0.i3480.us = load i8, ptr %retval.0.i3480.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.084.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.086.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %and23.i.us = and i8 %6, %retval.0.i7178.us
  store i8 %and23.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.086.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %and23.i63.us = and i8 %7, %retval.0.i3480.us
  store i8 %and23.i63.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.086.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i64.us = and i32 %s.val22.us, %add24.us
  %idxprom.i65.us = zext i32 %and.i64.us to i64
  %arrayidx.i66.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i65.us
  %8 = load i8, ptr %arrayidx.i66.us, align 1
  %and23.i67.us = and i8 %8, %retval.0.i49.us
  store i8 %and23.i67.us, ptr %arrayidx.i66.us, align 1
  %add27.us = add i32 %addr.086.us, 3
  %add28.us = add i32 %x.085.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !624

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.091.us, 1
  %add31.us = add i32 %dstaddr.addr.090.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.089.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !625

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp22 = icmp sgt i32 %bltheight, 0
  br i1 %cmp22, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp617 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp617, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.025.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.024.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.023.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.025.us = and i32 %pattern_y.025.us.in, 7
  %add.us = add i32 %dstaddr.addr.024.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.025.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.020.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.019.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.018.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.018.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.018.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.020.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %and2.i16.us = and i32 %8, %7
  store i32 %and2.i16.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.020.us, 4
  %add13.us = add nuw i32 %x.019.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !626

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.025.us, 1
  %add16.us = add i32 %dstaddr.addr.024.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.023.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !627

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %not.i.us = xor i8 %6, -1
  %and2.i.us = and i8 %retval.0.i.us, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !628

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !629

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp22 = icmp sgt i32 %bltheight, 0
  br i1 %cmp22, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp617 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp617, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.025.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.024.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.023.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.025.us = and i32 %pattern_y.025.us.in, 7
  %add.us = add i32 %dstaddr.addr.024.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.025.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.020.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.019.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.018.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.018.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.018.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.020.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %not.i.us = xor i16 %8, -1
  %and3.i16.us = and i16 %7, %not.i.us
  store i16 %and3.i16.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.020.us, 2
  %add15.us = add nuw i32 %x.019.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !630

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.025.us, 1
  %add18.us = add i32 %dstaddr.addr.024.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.023.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !631

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp90 = icmp sgt i32 %bltheight, 0
  br i1 %cmp90, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp585 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp585, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.093.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.092.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.091.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.093.us = and i32 %pattern_y.093.us.in, 7
  %add.us = add i32 %dstaddr.addr.092.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.093.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.088.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.087.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.086.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.086.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1172.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1172.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1479.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1479.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3482.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7380.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7380.us = load i8, ptr %retval.0.i7380.in.us, align 1
  %retval.0.i3482.us = load i8, ptr %retval.0.i3482.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.086.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.088.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %not.i.us = xor i8 %6, -1
  %and2.i.us = and i8 %retval.0.i7380.us, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.088.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %not.i63.us = xor i8 %7, -1
  %and2.i64.us = and i8 %retval.0.i3482.us, %not.i63.us
  store i8 %and2.i64.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.088.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i65.us = and i32 %s.val22.us, %add24.us
  %idxprom.i66.us = zext i32 %and.i65.us to i64
  %arrayidx.i67.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i66.us
  %8 = load i8, ptr %arrayidx.i67.us, align 1
  %not.i68.us = xor i8 %8, -1
  %and2.i69.us = and i8 %retval.0.i49.us, %not.i68.us
  store i8 %and2.i69.us, ptr %arrayidx.i67.us, align 1
  %add27.us = add i32 %addr.088.us, 3
  %add28.us = add i32 %x.087.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !632

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.093.us, 1
  %add31.us = add i32 %dstaddr.addr.092.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.091.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !633

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp22 = icmp sgt i32 %bltheight, 0
  br i1 %cmp22, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp617 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp617, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.025.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.024.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.023.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.025.us = and i32 %pattern_y.025.us.in, 7
  %add.us = add i32 %dstaddr.addr.024.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.025.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.020.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.019.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.018.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.018.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.018.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.020.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %not.i.us = xor i32 %8, -1
  %and2.i16.us = and i32 %7, %not.i.us
  store i32 %and2.i16.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.020.us, 4
  %add13.us = add nuw i32 %x.019.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !634

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.025.us, 1
  %add16.us = add i32 %dstaddr.addr.024.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.023.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !635

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end20

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %and
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val12.us = load i32, ptr %3, align 16
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %4 = load i8, ptr %arrayidx.i15.us, align 1
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !636

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !637

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end20

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val12.us = load i32, ptr %4, align 16
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %5 = load i16, ptr %arrayidx.i15.us, align 2
  %not.i.us = xor i16 %5, -1
  store i16 %not.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %cirrus_src16.exit.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !638

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !639

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp79 = icmp sgt i32 %bltheight, 0
  br i1 %cmp79, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp574 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp574, label %for.body.us, label %for.end33

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond4.for.end_crit_edge.us
  %dstaddr.addr.081.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.080.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.081.us, %and
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.077.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.076.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %s.val25.us = load ptr, ptr %2, align 8
  %s.val26.us = load i32, ptr %3, align 16
  %and.i57.us = and i32 %s.val26.us, %addr.077.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %4 = load i8, ptr %arrayidx.i59.us, align 1
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.077.us, 1
  %s.val23.us = load ptr, ptr %2, align 8
  %s.val24.us = load i32, ptr %3, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %5 = load i8, ptr %arrayidx.i62.us, align 1
  %not.i63.us = xor i8 %5, -1
  store i8 %not.i63.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.077.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val22.us = load i32, ptr %3, align 16
  %and.i64.us = and i32 %s.val22.us, %add24.us
  %idxprom.i65.us = zext i32 %and.i64.us to i64
  %arrayidx.i66.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i65.us
  %6 = load i8, ptr %arrayidx.i66.us, align 1
  %not.i67.us = xor i8 %6, -1
  store i8 %not.i67.us, ptr %arrayidx.i66.us, align 1
  %add27.us = add i32 %addr.077.us, 3
  %add28.us = add i32 %x.076.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %cirrus_src.exit56.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !640

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add31.us = add i32 %dstaddr.addr.081.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.080.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !641

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end18

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val12.us = load i32, ptr %4, align 16
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %5 = load i32, ptr %arrayidx.i15.us, align 4
  %not.i.us = xor i32 %5, -1
  store i32 %not.i.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %cirrus_src32.exit.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !642

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !643

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i8 %retval.0.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !644

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !645

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i16 %7, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !646

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !647

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp86 = icmp sgt i32 %bltheight, 0
  br i1 %cmp86, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp581 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp581, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.089.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.088.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.087.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.089.us = and i32 %pattern_y.089.us.in, 7
  %add.us = add i32 %dstaddr.addr.088.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.089.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.084.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.083.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.082.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.082.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1168.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1168.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1475.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1475.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3478.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i6976.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i6976.us = load i8, ptr %retval.0.i6976.in.us, align 1
  %retval.0.i3478.us = load i8, ptr %retval.0.i3478.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.082.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.084.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  store i8 %retval.0.i6976.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.084.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  store i8 %retval.0.i3478.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.084.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i63.us = and i32 %s.val22.us, %add24.us
  %idxprom.i64.us = zext i32 %and.i63.us to i64
  %arrayidx.i65.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i64.us
  store i8 %retval.0.i49.us, ptr %arrayidx.i65.us, align 1
  %add27.us = add i32 %addr.084.us, 3
  %add28.us = add i32 %x.083.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !648

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.089.us, 1
  %add31.us = add i32 %dstaddr.addr.088.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.087.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !649

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.017.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i32 %7, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !650

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !651

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_1_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end20

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %and
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val12.us = load i32, ptr %3, align 16
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i8 -1, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !652

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !653

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_1_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end20

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val12.us = load i32, ptr %4, align 16
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i16 -1, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %cirrus_src16.exit.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !654

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !655

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_1_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp77 = icmp sgt i32 %bltheight, 0
  br i1 %cmp77, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp572 = icmp slt i32 %and, %bltwidth
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp572, label %for.body.us, label %for.end33

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond4.for.end_crit_edge.us
  %dstaddr.addr.079.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.078.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.079.us, %and
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.075.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.074.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %s.val25.us = load ptr, ptr %2, align 8
  %s.val26.us = load i32, ptr %3, align 16
  %and.i57.us = and i32 %s.val26.us, %addr.075.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  store i8 -1, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.075.us, 1
  %s.val23.us = load ptr, ptr %2, align 8
  %s.val24.us = load i32, ptr %3, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  store i8 -1, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.075.us, 2
  %s.val.us = load ptr, ptr %2, align 8
  %s.val22.us = load i32, ptr %3, align 16
  %and.i63.us = and i32 %s.val22.us, %add24.us
  %idxprom.i64.us = zext i32 %and.i63.us to i64
  %arrayidx.i65.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i64.us
  store i8 -1, ptr %arrayidx.i65.us, align 1
  %add27.us = add i32 %addr.075.us, 3
  %add28.us = add i32 %x.074.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %cirrus_src.exit56.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !656

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add31.us = add i32 %dstaddr.addr.079.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.078.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !657

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_1_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %3 = getelementptr i8, ptr %s, i64 8
  %4 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp616, label %for.body.us, label %for.end18

for.body.us:                                      ; preds = %for.body.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.lr.ph ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.lr.ph ]
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %s.val.us = load ptr, ptr %3, align 8
  %s.val12.us = load i32, ptr %4, align 16
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i32 -1, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %cirrus_src32.exit.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !658

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !659

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %and2.i.us = and i8 %6, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !660

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !661

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp22 = icmp sgt i32 %bltheight, 0
  br i1 %cmp22, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp617 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp617, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.025.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.024.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.023.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.025.us = and i32 %pattern_y.025.us.in, 7
  %add.us = add i32 %dstaddr.addr.024.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.025.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.020.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.019.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.018.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.018.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.018.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.020.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i16 %7, -1
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %and3.i16.us = and i16 %8, %not.i.us
  store i16 %and3.i16.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.020.us, 2
  %add15.us = add nuw i32 %x.019.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !662

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.025.us, 1
  %add18.us = add i32 %dstaddr.addr.024.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.023.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !663

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_and_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp90 = icmp sgt i32 %bltheight, 0
  br i1 %cmp90, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp585 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp585, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.093.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.092.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.091.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.093.us = and i32 %pattern_y.093.us.in, 7
  %add.us = add i32 %dstaddr.addr.092.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.093.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.088.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.087.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.086.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.086.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1172.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1172.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1479.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1479.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3482.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7380.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7380.us = load i8, ptr %retval.0.i7380.in.us, align 1
  %retval.0.i3482.us = load i8, ptr %retval.0.i3482.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.086.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.088.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %not.i.us = xor i8 %retval.0.i7380.us, -1
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %and2.i.us = and i8 %6, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.088.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %not.i63.us = xor i8 %retval.0.i3482.us, -1
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %and2.i64.us = and i8 %7, %not.i63.us
  store i8 %and2.i64.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.088.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i65.us = and i32 %s.val22.us, %add24.us
  %idxprom.i66.us = zext i32 %and.i65.us to i64
  %arrayidx.i67.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i66.us
  %not.i68.us = xor i8 %retval.0.i49.us, -1
  %8 = load i8, ptr %arrayidx.i67.us, align 1
  %and2.i69.us = and i8 %8, %not.i68.us
  store i8 %and2.i69.us, ptr %arrayidx.i67.us, align 1
  %add27.us = add i32 %addr.088.us, 3
  %add28.us = add i32 %x.087.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !664

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.093.us, 1
  %add31.us = add i32 %dstaddr.addr.092.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.091.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !665

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_and_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp22 = icmp sgt i32 %bltheight, 0
  br i1 %cmp22, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp617 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp617, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.025.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.024.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.023.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.025.us = and i32 %pattern_y.025.us.in, 7
  %add.us = add i32 %dstaddr.addr.024.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.025.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.020.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.019.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.018.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.018.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.018.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.020.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i32 %7, -1
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %and2.i16.us = and i32 %8, %not.i.us
  store i32 %and2.i16.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.020.us, 4
  %add13.us = add nuw i32 %x.019.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !666

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.025.us, 1
  %add16.us = add i32 %dstaddr.addr.024.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.023.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !667

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_xor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %xor3.i.us = xor i8 %6, %retval.0.i.us
  store i8 %xor3.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !668

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !669

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_xor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %xor3.i.us = xor i16 %8, %7
  store i16 %xor3.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !670

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !671

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_xor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp88 = icmp sgt i32 %bltheight, 0
  br i1 %cmp88, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp583 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp583, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.091.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.090.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.089.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.091.us = and i32 %pattern_y.091.us.in, 7
  %add.us = add i32 %dstaddr.addr.090.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.091.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.086.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.085.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.084.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.084.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1170.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1170.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1477.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1477.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3480.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7178.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7178.us = load i8, ptr %retval.0.i7178.in.us, align 1
  %retval.0.i3480.us = load i8, ptr %retval.0.i3480.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.084.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.086.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %xor3.i.us = xor i8 %6, %retval.0.i7178.us
  store i8 %xor3.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.086.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %xor3.i63.us = xor i8 %7, %retval.0.i3480.us
  store i8 %xor3.i63.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.086.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i64.us = and i32 %s.val22.us, %add24.us
  %idxprom.i65.us = zext i32 %and.i64.us to i64
  %arrayidx.i66.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i65.us
  %8 = load i8, ptr %arrayidx.i66.us, align 1
  %xor3.i67.us = xor i8 %8, %retval.0.i49.us
  store i8 %xor3.i67.us, ptr %arrayidx.i66.us, align 1
  %add27.us = add i32 %addr.086.us, 3
  %add28.us = add i32 %x.085.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !672

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.091.us, 1
  %add31.us = add i32 %dstaddr.addr.090.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.089.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !673

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_xor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.017.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %xor.i.us = xor i32 %8, %7
  store i32 %xor.i.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !674

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !675

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %or3.i.us = or i8 %6, %retval.0.i.us
  store i8 %or3.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !676

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !677

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %or3.i.us = or i16 %8, %7
  store i16 %or3.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !678

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !679

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp88 = icmp sgt i32 %bltheight, 0
  br i1 %cmp88, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp583 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp583, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.091.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.090.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.089.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.091.us = and i32 %pattern_y.091.us.in, 7
  %add.us = add i32 %dstaddr.addr.090.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.091.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.086.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.085.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.084.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.084.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1170.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1170.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1477.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1477.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3480.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7178.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7178.us = load i8, ptr %retval.0.i7178.in.us, align 1
  %retval.0.i3480.us = load i8, ptr %retval.0.i3480.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.084.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.086.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %or3.i.us = or i8 %6, %retval.0.i7178.us
  store i8 %or3.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.086.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %or3.i63.us = or i8 %7, %retval.0.i3480.us
  store i8 %or3.i63.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.086.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i64.us = and i32 %s.val22.us, %add24.us
  %idxprom.i65.us = zext i32 %and.i64.us to i64
  %arrayidx.i66.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i65.us
  %8 = load i8, ptr %arrayidx.i66.us, align 1
  %or3.i67.us = or i8 %8, %retval.0.i49.us
  store i8 %or3.i67.us, ptr %arrayidx.i66.us, align 1
  %add27.us = add i32 %addr.086.us, 3
  %add28.us = add i32 %x.085.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !680

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.091.us, 1
  %add31.us = add i32 %dstaddr.addr.090.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.089.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !681

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.017.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %or.i.us = or i32 %8, %7
  store i32 %or.i.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !682

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !683

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %or.demorgan3.i.us = and i8 %6, %retval.0.i.us
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !684

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !685

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %or.demorgan3.i.us = and i16 %8, %7
  %or.i.us = xor i16 %or.demorgan3.i.us, -1
  store i16 %or.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !686

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !687

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp90 = icmp sgt i32 %bltheight, 0
  br i1 %cmp90, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp585 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp585, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.093.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.092.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.091.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.093.us = and i32 %pattern_y.093.us.in, 7
  %add.us = add i32 %dstaddr.addr.092.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.093.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.088.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.087.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.086.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.086.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1172.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1172.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1479.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1479.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3482.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7380.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7380.us = load i8, ptr %retval.0.i7380.in.us, align 1
  %retval.0.i3482.us = load i8, ptr %retval.0.i3482.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.086.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.088.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %or.demorgan3.i.us = and i8 %6, %retval.0.i7380.us
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.088.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %or.demorgan3.i63.us = and i8 %7, %retval.0.i3482.us
  %or.i64.us = xor i8 %or.demorgan3.i63.us, -1
  store i8 %or.i64.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.088.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i65.us = and i32 %s.val22.us, %add24.us
  %idxprom.i66.us = zext i32 %and.i65.us to i64
  %arrayidx.i67.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i66.us
  %8 = load i8, ptr %arrayidx.i67.us, align 1
  %or.demorgan3.i68.us = and i8 %8, %retval.0.i49.us
  %or.i69.us = xor i8 %or.demorgan3.i68.us, -1
  store i8 %or.i69.us, ptr %arrayidx.i67.us, align 1
  %add27.us = add i32 %addr.088.us, 3
  %add28.us = add i32 %x.087.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !688

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.093.us, 1
  %add31.us = add i32 %dstaddr.addr.092.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.091.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !689

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.017.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %or.demorgan.i.us = and i32 %8, %7
  %or.i.us = xor i32 %or.demorgan.i.us, -1
  store i32 %or.i.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !690

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !691

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_notxor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %7 = xor i8 %retval.0.i.us, %6
  %not.i.us = xor i8 %7, -1
  store i8 %not.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !692

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !693

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_notxor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %9 = xor i16 %7, %8
  %not.i.us = xor i16 %9, -1
  store i16 %not.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !694

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !695

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_notxor_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp88 = icmp sgt i32 %bltheight, 0
  br i1 %cmp88, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp583 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp583, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.091.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.090.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.089.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.091.us = and i32 %pattern_y.091.us.in, 7
  %add.us = add i32 %dstaddr.addr.090.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.091.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.086.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.085.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.084.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.084.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1170.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1170.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1477.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1477.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3480.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7178.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7178.us = load i8, ptr %retval.0.i7178.in.us, align 1
  %retval.0.i3480.us = load i8, ptr %retval.0.i3480.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.084.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.086.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %7 = xor i8 %retval.0.i7178.us, %6
  %not.i.us = xor i8 %7, -1
  store i8 %not.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.086.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %8 = load i8, ptr %arrayidx.i62.us, align 1
  %9 = xor i8 %retval.0.i3480.us, %8
  %not.i63.us = xor i8 %9, -1
  store i8 %not.i63.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.086.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i64.us = and i32 %s.val22.us, %add24.us
  %idxprom.i65.us = zext i32 %and.i64.us to i64
  %arrayidx.i66.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i65.us
  %10 = load i8, ptr %arrayidx.i66.us, align 1
  %11 = xor i8 %retval.0.i49.us, %10
  %not.i67.us = xor i8 %11, -1
  store i8 %not.i67.us, ptr %arrayidx.i66.us, align 1
  %add27.us = add i32 %addr.086.us, 3
  %add28.us = add i32 %x.085.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !696

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.091.us, 1
  %add31.us = add i32 %dstaddr.addr.090.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.089.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !697

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_notxor_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.017.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %9 = xor i32 %7, %8
  %not.i.us = xor i32 %9, -1
  store i32 %not.i.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !698

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !699

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %not.i.us = xor i8 %6, -1
  %or.i.us = or i8 %retval.0.i.us, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !700

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !701

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %not.i.us = xor i16 %8, -1
  %or.i.us = or i16 %7, %not.i.us
  store i16 %or.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !702

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !703

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_or_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp90 = icmp sgt i32 %bltheight, 0
  br i1 %cmp90, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp585 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp585, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.093.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.092.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.091.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.093.us = and i32 %pattern_y.093.us.in, 7
  %add.us = add i32 %dstaddr.addr.092.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.093.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.088.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.087.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.086.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.086.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1172.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1172.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1479.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1479.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3482.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7380.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7380.us = load i8, ptr %retval.0.i7380.in.us, align 1
  %retval.0.i3482.us = load i8, ptr %retval.0.i3482.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.086.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.088.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %not.i.us = xor i8 %6, -1
  %or.i.us = or i8 %retval.0.i7380.us, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.088.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %not.i63.us = xor i8 %7, -1
  %or.i64.us = or i8 %retval.0.i3482.us, %not.i63.us
  store i8 %or.i64.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.088.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i65.us = and i32 %s.val22.us, %add24.us
  %idxprom.i66.us = zext i32 %and.i65.us to i64
  %arrayidx.i67.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i66.us
  %8 = load i8, ptr %arrayidx.i67.us, align 1
  %not.i68.us = xor i8 %8, -1
  %or.i69.us = or i8 %retval.0.i49.us, %not.i68.us
  store i8 %or.i69.us, ptr %arrayidx.i67.us, align 1
  %add27.us = add i32 %addr.088.us, 3
  %add28.us = add i32 %x.087.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !704

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.093.us, 1
  %add31.us = add i32 %dstaddr.addr.092.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.091.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !705

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_src_or_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.017.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %not.i.us = xor i32 %8, -1
  %or.i.us = or i32 %7, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !706

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !707

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  store i8 %not.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !708

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !709

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i16 %7, -1
  store i16 %not.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !710

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !711

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp88 = icmp sgt i32 %bltheight, 0
  br i1 %cmp88, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp583 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp583, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.091.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.090.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.089.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.091.us = and i32 %pattern_y.091.us.in, 7
  %add.us = add i32 %dstaddr.addr.090.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.091.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.086.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.085.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.084.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.084.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1170.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1170.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1477.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1477.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3480.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7178.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7178.us = load i8, ptr %retval.0.i7178.in.us, align 1
  %retval.0.i3480.us = load i8, ptr %retval.0.i3480.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.084.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.086.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %not.i.us = xor i8 %retval.0.i7178.us, -1
  store i8 %not.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.086.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %not.i63.us = xor i8 %retval.0.i3480.us, -1
  store i8 %not.i63.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.086.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i64.us = and i32 %s.val22.us, %add24.us
  %idxprom.i65.us = zext i32 %and.i64.us to i64
  %arrayidx.i66.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i65.us
  %not.i67.us = xor i8 %retval.0.i49.us, -1
  store i8 %not.i67.us, ptr %arrayidx.i66.us, align 1
  %add27.us = add i32 %addr.086.us, 3
  %add28.us = add i32 %x.085.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !712

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.091.us, 1
  %add31.us = add i32 %dstaddr.addr.090.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.089.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !713

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.017.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i32 %7, -1
  store i32 %not.i.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !714

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !715

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %or.i.us = or i8 %6, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !716

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !717

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i16 %7, -1
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %or.i.us = or i16 %8, %not.i.us
  store i16 %or.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !718

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !719

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_or_dst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp90 = icmp sgt i32 %bltheight, 0
  br i1 %cmp90, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp585 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp585, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.093.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.092.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.091.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.093.us = and i32 %pattern_y.093.us.in, 7
  %add.us = add i32 %dstaddr.addr.092.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.093.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.088.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.087.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.086.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.086.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1172.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1172.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1479.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1479.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3482.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7380.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7380.us = load i8, ptr %retval.0.i7380.in.us, align 1
  %retval.0.i3482.us = load i8, ptr %retval.0.i3482.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.086.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.088.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %not.i.us = xor i8 %retval.0.i7380.us, -1
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %or.i.us = or i8 %6, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.088.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %not.i63.us = xor i8 %retval.0.i3482.us, -1
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %or.i64.us = or i8 %7, %not.i63.us
  store i8 %or.i64.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.088.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i65.us = and i32 %s.val22.us, %add24.us
  %idxprom.i66.us = zext i32 %and.i65.us to i64
  %arrayidx.i67.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i66.us
  %not.i68.us = xor i8 %retval.0.i49.us, -1
  %8 = load i8, ptr %arrayidx.i67.us, align 1
  %or.i69.us = or i8 %8, %not.i68.us
  store i8 %or.i69.us, ptr %arrayidx.i67.us, align 1
  %add27.us = add i32 %addr.088.us, 3
  %add28.us = add i32 %x.087.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !720

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.093.us, 1
  %add31.us = add i32 %dstaddr.addr.092.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.091.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !721

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_or_dst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.017.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.019.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i32 %7, -1
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %or.i.us = or i32 %8, %not.i.us
  store i32 %or.i.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.019.us, 4
  %add13.us = add nuw i32 %x.018.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !722

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add16.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !723

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 7
  %and = zext nneg i8 %1 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %and
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 3
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src.exit.us ]
  %x.018.us = phi i32 [ %and, %for.body.us ], [ %add15.us, %cirrus_src.exit.us ]
  %pattern_x.017.us = phi i32 [ %and, %for.body.us ], [ %and12.us, %cirrus_src.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 1
  %and12.us = and i32 %add11.us, 7
  %and.i13.us = and i32 %s.val12.us, %addr.019.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %6 = load i8, ptr %arrayidx.i15.us, align 1
  %and3.demorgan3.i.us = or i8 %6, %retval.0.i.us
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i15.us, align 1
  %add14.us = add i32 %addr.019.us, 1
  %add15.us = add nuw nsw i32 %x.018.us, 1
  %exitcond.not = icmp eq i32 %add15.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body8.us, !llvm.loop !724

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond26.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond26.not, label %for.end20, label %for.body.us, !llvm.loop !725

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 1
  %2 = and i8 %1, 14
  %mul = zext nneg i8 %2 to i32
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.body.lr.ph, label %for.end20

for.body.lr.ph:                                   ; preds = %entry
  %cmp616 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp616, label %for.body.us.preheader, label %for.end20

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.024.us.in = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.023.us = phi i32 [ %add18.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.022.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.024.us = and i32 %pattern_y.024.us.in, 7
  %add.us = add i32 %dstaddr.addr.023.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.024.us, 4
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src16.exit.us
  %addr.019.us = phi i32 [ %add.us, %for.body.us ], [ %add14.us, %cirrus_src16.exit.us ]
  %x.018.us = phi i32 [ %mul, %for.body.us ], [ %add15.us, %cirrus_src16.exit.us ]
  %pattern_x.017.us = phi i32 [ %mul, %for.body.us ], [ %and12.us, %cirrus_src16.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.017.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -2
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i16, ptr %src.0.i.us, align 2
  %add11.us = add nuw nsw i32 %pattern_x.017.us, 2
  %and12.us = and i32 %add11.us, 15
  %and.i.us = and i32 %addr.019.us, -2
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i16, ptr %arrayidx.i15.us, align 2
  %and4.demorgan3.i.us = or i16 %8, %7
  %and4.i.us = xor i16 %and4.demorgan3.i.us, -1
  store i16 %and4.i.us, ptr %arrayidx.i15.us, align 2
  %add14.us = add i32 %addr.019.us, 2
  %add15.us = add nuw i32 %x.018.us, 2
  %cmp6.us = icmp slt i32 %add15.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !726

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src16.exit.us
  %add16.us = add nuw nsw i32 %pattern_y.024.us, 1
  %add18.us = add i32 %dstaddr.addr.023.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.022.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.body.us, !llvm.loop !727

for.end20:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_and_notdst_24(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 31
  %and = zext nneg i8 %1 to i32
  %cmp90 = icmp sgt i32 %bltheight, 0
  br i1 %cmp90, label %for.body.lr.ph, label %for.end33

for.body.lr.ph:                                   ; preds = %entry
  %cmp585 = icmp slt i32 %and, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp585, label %for.body.us.preheader, label %for.end33

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond4.for.end_crit_edge.us
  %pattern_y.093.us.in = phi i32 [ %add29.us, %for.cond4.for.end_crit_edge.us ], [ %2, %for.body.us.preheader ]
  %dstaddr.addr.092.us = phi i32 [ %add31.us, %for.cond4.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.091.us = phi i32 [ %inc.us, %for.cond4.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.093.us = and i32 %pattern_y.093.us.in, 7
  %add.us = add i32 %dstaddr.addr.092.us, %and
  %mul.us = shl nuw nsw i32 %pattern_y.093.us, 5
  %add3.us = add i32 %mul.us, %srcaddr
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.body.us, %cirrus_src.exit56.us
  %addr.088.us = phi i32 [ %add.us, %for.body.us ], [ %add27.us, %cirrus_src.exit56.us ]
  %x.087.us = phi i32 [ %and, %for.body.us ], [ %add28.us, %cirrus_src.exit56.us ]
  %pattern_x.086.us = phi i32 [ %and, %for.body.us ], [ %and20.us, %cirrus_src.exit56.us ]
  %mul8.us = mul nuw nsw i32 %pattern_x.086.us, 3
  %add9.us = add i32 %add3.us, %mul8.us
  %3 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %3, 0
  br i1 %tobool.not.i.us, label %if.else.i50.us, label %if.then.i44.us

if.then.i44.us:                                   ; preds = %for.body7.us
  %and.i.us = and i32 %add9.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %add11.us = add i32 %add9.us, 1
  %and.i30.us = and i32 %add11.us, 8191
  %idxprom.i31.us = zext nneg i32 %and.i30.us to i64
  %arrayidx.i32.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i31.us
  %add14.us = add i32 %add9.us, 2
  %and.i45.us = and i32 %add14.us, 8191
  %idxprom.i46.us = zext nneg i32 %and.i45.us to i64
  %arrayidx.i47.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i46.us
  %s.val25.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val26.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit56.us

if.else.i50.us:                                   ; preds = %for.body7.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %5, %add9.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %4, i64 %idxprom2.i.us
  %add1172.us = add i32 %add9.us, 1
  %and1.i38.us = and i32 %5, %add1172.us
  %idxprom2.i39.us = zext i32 %and1.i38.us to i64
  %arrayidx3.i40.us = getelementptr i8, ptr %4, i64 %idxprom2.i39.us
  %add1479.us = add i32 %add9.us, 2
  %and1.i53.us = and i32 %5, %add1479.us
  %idxprom2.i54.us = zext i32 %and1.i53.us to i64
  %arrayidx3.i55.us = getelementptr i8, ptr %4, i64 %idxprom2.i54.us
  br label %cirrus_src.exit56.us

cirrus_src.exit56.us:                             ; preds = %if.else.i50.us, %if.then.i44.us
  %s.val26.us = phi i32 [ %s.val26.us.pre, %if.then.i44.us ], [ %5, %if.else.i50.us ]
  %s.val25.us = phi ptr [ %s.val25.us.pre, %if.then.i44.us ], [ %4, %if.else.i50.us ]
  %retval.0.i3482.in.us = phi ptr [ %arrayidx.i32.us, %if.then.i44.us ], [ %arrayidx3.i40.us, %if.else.i50.us ]
  %retval.0.i7380.in.us = phi ptr [ %arrayidx.i.us, %if.then.i44.us ], [ %arrayidx3.i.us, %if.else.i50.us ]
  %retval.0.in.i48.us = phi ptr [ %arrayidx.i47.us, %if.then.i44.us ], [ %arrayidx3.i55.us, %if.else.i50.us ]
  %retval.0.i7380.us = load i8, ptr %retval.0.i7380.in.us, align 1
  %retval.0.i3482.us = load i8, ptr %retval.0.i3482.in.us, align 1
  %retval.0.i49.us = load i8, ptr %retval.0.in.i48.us, align 1
  %add19.us = add nuw nsw i32 %pattern_x.086.us, 1
  %and20.us = and i32 %add19.us, 7
  %and.i57.us = and i32 %s.val26.us, %addr.088.us
  %idxprom.i58.us = zext i32 %and.i57.us to i64
  %arrayidx.i59.us = getelementptr i8, ptr %s.val25.us, i64 %idxprom.i58.us
  %6 = load i8, ptr %arrayidx.i59.us, align 1
  %and3.demorgan3.i.us = or i8 %6, %retval.0.i7380.us
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i59.us, align 1
  %add22.us = add i32 %addr.088.us, 1
  %s.val23.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val24.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i60.us = and i32 %s.val24.us, %add22.us
  %idxprom.i61.us = zext i32 %and.i60.us to i64
  %arrayidx.i62.us = getelementptr i8, ptr %s.val23.us, i64 %idxprom.i61.us
  %7 = load i8, ptr %arrayidx.i62.us, align 1
  %and3.demorgan3.i63.us = or i8 %7, %retval.0.i3482.us
  %and3.i64.us = xor i8 %and3.demorgan3.i63.us, -1
  store i8 %and3.i64.us, ptr %arrayidx.i62.us, align 1
  %add24.us = add i32 %addr.088.us, 2
  %s.val.us = load ptr, ptr %vram_ptr.i, align 8
  %s.val22.us = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i65.us = and i32 %s.val22.us, %add24.us
  %idxprom.i66.us = zext i32 %and.i65.us to i64
  %arrayidx.i67.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i66.us
  %8 = load i8, ptr %arrayidx.i67.us, align 1
  %and3.demorgan3.i68.us = or i8 %8, %retval.0.i49.us
  %and3.i69.us = xor i8 %and3.demorgan3.i68.us, -1
  store i8 %and3.i69.us, ptr %arrayidx.i67.us, align 1
  %add27.us = add i32 %addr.088.us, 3
  %add28.us = add i32 %x.087.us, 3
  %cmp5.us = icmp slt i32 %add28.us, %bltwidth
  br i1 %cmp5.us, label %for.body7.us, label %for.cond4.for.end_crit_edge.us, !llvm.loop !728

for.cond4.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit56.us
  %add29.us = add nuw nsw i32 %pattern_y.093.us, 1
  %add31.us = add i32 %dstaddr.addr.092.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.091.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end33, label %for.body.us, !llvm.loop !729

for.end33:                                        ; preds = %for.cond4.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_patternfill_notsrc_and_notdst_32(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %0 = load i8, ptr %arrayidx, align 1
  %1 = shl i8 %0, 2
  %2 = and i8 %1, 28
  %mul = zext nneg i8 %2 to i32
  %cmp22 = icmp sgt i32 %bltheight, 0
  br i1 %cmp22, label %for.body.lr.ph, label %for.end18

for.body.lr.ph:                                   ; preds = %entry
  %cmp617 = icmp slt i32 %mul, %bltwidth
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp617, label %for.body.us.preheader, label %for.end18

for.body.us.preheader:                            ; preds = %for.body.lr.ph
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  br label %for.body.us

for.body.us:                                      ; preds = %for.body.us.preheader, %for.cond5.for.end_crit_edge.us
  %pattern_y.025.us.in = phi i32 [ %add14.us, %for.cond5.for.end_crit_edge.us ], [ %3, %for.body.us.preheader ]
  %dstaddr.addr.024.us = phi i32 [ %add16.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.body.us.preheader ]
  %y.023.us = phi i32 [ %inc.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.body.us.preheader ]
  %pattern_y.025.us = and i32 %pattern_y.025.us.in, 7
  %add.us = add i32 %dstaddr.addr.024.us, %mul
  %mul3.us = shl nuw nsw i32 %pattern_y.025.us, 5
  %add4.us = add i32 %mul3.us, %srcaddr
  br label %for.body8.us

for.body8.us:                                     ; preds = %for.body.us, %cirrus_src32.exit.us
  %addr.020.us = phi i32 [ %add.us, %for.body.us ], [ %add12.us, %cirrus_src32.exit.us ]
  %x.019.us = phi i32 [ %mul, %for.body.us ], [ %add13.us, %cirrus_src32.exit.us ]
  %pattern_x.018.us = phi i32 [ %mul, %for.body.us ], [ %and11.us, %cirrus_src32.exit.us ]
  %add9.us = add i32 %add4.us, %pattern_x.018.us
  %4 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %4, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body8.us
  %and1.i.us = and i32 %add9.us, 8188
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src32.exit.us

if.else.i.us:                                     ; preds = %for.body8.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %add9.us, -4
  %and3.i.us = and i32 %and2.i.us, %6
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %5, i64 %idxprom4.i.us
  br label %cirrus_src32.exit.us

cirrus_src32.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %6, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %5, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %7 = load i32, ptr %src.0.i.us, align 4
  %add10.us = add nuw nsw i32 %pattern_x.018.us, 4
  %and11.us = and i32 %add10.us, 31
  %and.i.us = and i32 %addr.020.us, -4
  %and1.i13.us = and i32 %and.i.us, %s.val12.us
  %idxprom.i14.us = zext i32 %and1.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %8 = load i32, ptr %arrayidx.i15.us, align 4
  %and3.demorgan.i.us = or i32 %8, %7
  %and3.i16.us = xor i32 %and3.demorgan.i.us, -1
  store i32 %and3.i16.us, ptr %arrayidx.i15.us, align 4
  %add12.us = add i32 %addr.020.us, 4
  %add13.us = add nuw i32 %x.019.us, 4
  %cmp6.us = icmp slt i32 %add13.us, %bltwidth
  br i1 %cmp6.us, label %for.body8.us, label %for.cond5.for.end_crit_edge.us, !llvm.loop !730

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src32.exit.us
  %add14.us = add nuw nsw i32 %pattern_y.025.us, 1
  %add16.us = add i32 %dstaddr.addr.024.us, %dstpitch
  %inc.us = add nuw nsw i32 %y.023.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end18, label %for.body.us, !llvm.loop !731

for.end18:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.body.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_0_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp319 = icmp sgt i32 %bltwidth, 0
  %vram_ptr.i14 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i15 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp319, label %for.cond2.preheader.lr.ph.split.us, label %for.end10

for.cond2.preheader.lr.ph.split.us:               ; preds = %for.cond2.preheader.lr.ph
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %cmp.not.i = icmp eq i8 %0, 0
  br i1 %cmp.not.i, label %for.end10, label %for.cond2.preheader.us

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph.split.us, %for.cond2.for.end_crit_edge.split.us37
  %dstaddr.addr.028.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.split.us37 ], [ %dstaddr, %for.cond2.preheader.lr.ph.split.us ]
  %y.027.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.split.us37 ], [ 0, %for.cond2.preheader.lr.ph.split.us ]
  br label %cirrus_src.exit.us29

cirrus_src.exit.us29:                             ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us29
  %dstaddr.addr.122.us30 = phi i32 [ %dstaddr.addr.028.us, %for.cond2.preheader.us ], [ %dec.us33, %cirrus_src.exit.us29 ]
  %x.021.us31 = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us35, %cirrus_src.exit.us29 ]
  %1 = load ptr, ptr %vram_ptr.i14, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i15, align 16
  %and.i16.us = and i32 %2, %dstaddr.addr.122.us30
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %1, i64 %idxprom.i17.us
  store i8 0, ptr %arrayidx.i18.us, align 1
  %dec.us33 = add i32 %dstaddr.addr.122.us30, -1
  %inc.us35 = add nuw nsw i32 %x.021.us31, 1
  %exitcond.not = icmp eq i32 %inc.us35, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.split.us37, label %cirrus_src.exit.us29, !llvm.loop !732

for.cond2.for.end_crit_edge.split.us37:           ; preds = %cirrus_src.exit.us29
  %add6.us = add i32 %add, %dec.us33
  %inc9.us = add nuw nsw i32 %y.027.us, 1
  %exitcond43.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond43.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !733

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.split.us37, %for.cond2.preheader.lr.ph.split.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_0_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %cmp26 = icmp sgt i32 %bltheight, 0
  br i1 %cmp26, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1020 = icmp sgt i32 %bltwidth, 0
  %vram_ptr.i15 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i16 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1020, label %for.cond9.preheader.lr.ph.split.us, label %for.end20

for.cond9.preheader.lr.ph.split.us:               ; preds = %for.cond9.preheader.lr.ph
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %cmp.not.i = icmp eq i16 %0, 0
  br i1 %cmp.not.i, label %for.end20, label %for.cond9.preheader.us

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph.split.us, %for.cond9.for.end_crit_edge.split.us38
  %dstaddr.addr.029.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.split.us38 ], [ %dstaddr, %for.cond9.preheader.lr.ph.split.us ]
  %y.028.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.split.us38 ], [ 0, %for.cond9.preheader.lr.ph.split.us ]
  br label %for.body12.us30

for.body12.us30:                                  ; preds = %for.cond9.preheader.us, %for.body12.us30
  %dstaddr.addr.123.us31 = phi i32 [ %dstaddr.addr.029.us, %for.cond9.preheader.us ], [ %sub14.us34, %for.body12.us30 ]
  %x.022.us32 = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us36, %for.body12.us30 ]
  %sub.us = add i32 %dstaddr.addr.123.us31, -1
  %1 = load ptr, ptr %vram_ptr.i15, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i16, align 16
  %and.i.us = and i32 %sub.us, -2
  %and1.i17.us = and i32 %and.i.us, %2
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %1, i64 %idxprom.i18.us
  store i16 0, ptr %arrayidx.i19.us, align 2
  %sub14.us34 = add i32 %dstaddr.addr.123.us31, -2
  %add16.us36 = add nuw nsw i32 %x.022.us32, 2
  %cmp10.us37 = icmp slt i32 %add16.us36, %bltwidth
  br i1 %cmp10.us37, label %for.body12.us30, label %for.cond9.for.end_crit_edge.split.us38, !llvm.loop !734

for.cond9.for.end_crit_edge.split.us38:           ; preds = %for.body12.us30
  %add17.us = add i32 %add, %sub14.us34
  %inc.us = add nuw nsw i32 %y.028.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !735

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.split.us38, %for.cond9.preheader.lr.ph.split.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_src_and_dst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_src_and_dst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_src_and_dst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_src_and_dst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %and24.i.us = and i8 %4, %retval.0.i.us
  %cmp.not.i.us = icmp eq i8 %and24.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_and_dst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %and24.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_src_and_dst.exit.us

rop_tr_8_src_and_dst.exit.us:                     ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !736

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_and_dst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !737

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_src_and_dst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_src_and_dst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_src_and_dst.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_src_and_dst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %sub13.us = add i32 %srcaddr.addr.120.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %and34.i.us = and i16 %5, %4
  %cmp.not.i.us = icmp eq i16 %and34.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_and_dst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %and34.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_src_and_dst.exit.us

rop_tr_16_src_and_dst.exit.us:                    ; preds = %if.then.i18.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %sub15.us = add i32 %srcaddr.addr.120.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !738

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_src_and_dst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !739

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_src_and_notdst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_src_and_notdst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_src_and_notdst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_src_and_notdst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %not.i.us = xor i8 %4, -1
  %and2.i.us = and i8 %retval.0.i.us, %not.i.us
  %cmp.not.i.us = icmp eq i8 %and2.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_and_notdst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %and2.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_src_and_notdst.exit.us

rop_tr_8_src_and_notdst.exit.us:                  ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !740

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_and_notdst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !741

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1020 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1020, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.028.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.027.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.026.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_src_and_notdst.exit.us
  %dstaddr.addr.123.us = phi i32 [ %dstaddr.addr.028.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_src_and_notdst.exit.us ]
  %x.022.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_src_and_notdst.exit.us ]
  %srcaddr.addr.121.us = phi i32 [ %srcaddr.addr.026.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_src_and_notdst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.123.us, -1
  %sub13.us = add i32 %srcaddr.addr.121.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %not.i.us = xor i16 %5, -1
  %and3.i18.us = and i16 %4, %not.i.us
  %cmp.not.i.us = icmp eq i16 %and3.i18.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_and_notdst.exit.us, label %if.then.i19.us

if.then.i19.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %and3.i18.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_src_and_notdst.exit.us

rop_tr_16_src_and_notdst.exit.us:                 ; preds = %if.then.i19.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.123.us, -2
  %sub15.us = add i32 %srcaddr.addr.121.us, -2
  %add16.us = add nuw nsw i32 %x.022.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !742

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_src_and_notdst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.027.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !743

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.cond2.preheader.us, %rop_tr_8_notdst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_notdst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_notdst.exit.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val13.us = load i32, ptr %2, align 16
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %3 = load i8, ptr %arrayidx.i16.us, align 1
  %not.i.us = xor i8 %3, -1
  %cmp.not.i.us = icmp eq i8 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_notdst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %not.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_notdst.exit.us

rop_tr_8_notdst.exit.us:                          ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !744

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notdst.exit.us
  %add6.us = add i32 %add, %dec.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !745

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_notdst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_notdst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_notdst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %s.val.us = load ptr, ptr %1, align 8
  %s.val14.us = load i32, ptr %2, align 16
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %3 = load i16, ptr %arrayidx.i17.us, align 2
  %not.i.us = xor i16 %3, -1
  %cmp.not.i.us = icmp eq i16 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_notdst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %for.body12.us
  store i16 %not.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_notdst.exit.us

rop_tr_16_notdst.exit.us:                         ; preds = %if.then.i18.us, %for.body12.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !746

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_notdst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !747

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp319 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp319, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_src.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_src.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %cmp.not.i.us = icmp eq i8 %retval.0.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src.exit.us, label %if.then.i13.us

if.then.i13.us:                                   ; preds = %cirrus_src.exit.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %5, %dstaddr.addr.122.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %4, i64 %idxprom.i17.us
  store i8 %retval.0.i.us, ptr %arrayidx.i18.us, align 1
  br label %rop_tr_8_src.exit.us

rop_tr_8_src.exit.us:                             ; preds = %if.then.i13.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.122.us, -1
  %dec5.us = add i32 %srcaddr.addr.120.us, -1
  %inc.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !748

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.026.us, 1
  %exitcond29.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond29.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !749

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1020 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1020, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.028.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.027.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.026.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_src.exit.us
  %dstaddr.addr.123.us = phi i32 [ %dstaddr.addr.028.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_src.exit.us ]
  %x.022.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_src.exit.us ]
  %srcaddr.addr.121.us = phi i32 [ %srcaddr.addr.026.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_src.exit.us ]
  %sub.us = add i32 %dstaddr.addr.123.us, -1
  %sub13.us = add i32 %srcaddr.addr.121.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %cmp.not.i.us = icmp eq i16 %4, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src.exit.us, label %if.then.i14.us

if.then.i14.us:                                   ; preds = %cirrus_src16.exit.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i.us = and i32 %sub.us, -2
  %and1.i17.us = and i32 %and.i.us, %6
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %5, i64 %idxprom.i18.us
  store i16 %4, ptr %arrayidx.i19.us, align 2
  br label %rop_tr_16_src.exit.us

rop_tr_16_src.exit.us:                            ; preds = %if.then.i14.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.123.us, -2
  %sub15.us = add i32 %srcaddr.addr.121.us, -2
  %add16.us = add nuw nsw i32 %x.022.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !750

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_src.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.027.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !751

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_1_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp319 = icmp sgt i32 %bltwidth, 0
  %vram_ptr.i14 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i15 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp319, label %for.cond2.preheader.lr.ph.split.us, label %for.end10

for.cond2.preheader.lr.ph.split.us:               ; preds = %for.cond2.preheader.lr.ph
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %cmp.not.i = icmp eq i8 %0, -1
  br i1 %cmp.not.i, label %for.end10, label %for.cond2.preheader.us

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph.split.us, %for.cond2.for.end_crit_edge.split.us37
  %dstaddr.addr.028.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.split.us37 ], [ %dstaddr, %for.cond2.preheader.lr.ph.split.us ]
  %y.027.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.split.us37 ], [ 0, %for.cond2.preheader.lr.ph.split.us ]
  br label %cirrus_src.exit.us29

cirrus_src.exit.us29:                             ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us29
  %dstaddr.addr.122.us30 = phi i32 [ %dstaddr.addr.028.us, %for.cond2.preheader.us ], [ %dec.us33, %cirrus_src.exit.us29 ]
  %x.021.us31 = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us35, %cirrus_src.exit.us29 ]
  %1 = load ptr, ptr %vram_ptr.i14, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i15, align 16
  %and.i16.us = and i32 %2, %dstaddr.addr.122.us30
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %1, i64 %idxprom.i17.us
  store i8 -1, ptr %arrayidx.i18.us, align 1
  %dec.us33 = add i32 %dstaddr.addr.122.us30, -1
  %inc.us35 = add nuw nsw i32 %x.021.us31, 1
  %exitcond.not = icmp eq i32 %inc.us35, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.split.us37, label %cirrus_src.exit.us29, !llvm.loop !752

for.cond2.for.end_crit_edge.split.us37:           ; preds = %cirrus_src.exit.us29
  %add6.us = add i32 %add, %dec.us33
  %inc9.us = add nuw nsw i32 %y.027.us, 1
  %exitcond43.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond43.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !753

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.split.us37, %for.cond2.preheader.lr.ph.split.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_1_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %cmp26 = icmp sgt i32 %bltheight, 0
  br i1 %cmp26, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1020 = icmp sgt i32 %bltwidth, 0
  %vram_ptr.i15 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i16 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1020, label %for.cond9.preheader.lr.ph.split.us, label %for.end20

for.cond9.preheader.lr.ph.split.us:               ; preds = %for.cond9.preheader.lr.ph
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %cmp.not.i = icmp eq i16 %0, -1
  br i1 %cmp.not.i, label %for.end20, label %for.cond9.preheader.us

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph.split.us, %for.cond9.for.end_crit_edge.split.us38
  %dstaddr.addr.029.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.split.us38 ], [ %dstaddr, %for.cond9.preheader.lr.ph.split.us ]
  %y.028.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.split.us38 ], [ 0, %for.cond9.preheader.lr.ph.split.us ]
  br label %for.body12.us30

for.body12.us30:                                  ; preds = %for.cond9.preheader.us, %for.body12.us30
  %dstaddr.addr.123.us31 = phi i32 [ %dstaddr.addr.029.us, %for.cond9.preheader.us ], [ %sub14.us34, %for.body12.us30 ]
  %x.022.us32 = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us36, %for.body12.us30 ]
  %sub.us = add i32 %dstaddr.addr.123.us31, -1
  %1 = load ptr, ptr %vram_ptr.i15, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i16, align 16
  %and.i.us = and i32 %sub.us, -2
  %and1.i17.us = and i32 %and.i.us, %2
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %1, i64 %idxprom.i18.us
  store i16 -1, ptr %arrayidx.i19.us, align 2
  %sub14.us34 = add i32 %dstaddr.addr.123.us31, -2
  %add16.us36 = add nuw nsw i32 %x.022.us32, 2
  %cmp10.us37 = icmp slt i32 %add16.us36, %bltwidth
  br i1 %cmp10.us37, label %for.body12.us30, label %for.cond9.for.end_crit_edge.split.us38, !llvm.loop !754

for.cond9.for.end_crit_edge.split.us38:           ; preds = %for.body12.us30
  %add17.us = add i32 %add, %sub14.us34
  %inc.us = add nuw nsw i32 %y.028.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !755

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.split.us38, %for.cond9.preheader.lr.ph.split.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_notsrc_and_dst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_notsrc_and_dst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_notsrc_and_dst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_notsrc_and_dst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %and2.i.us = and i8 %4, %not.i.us
  %cmp.not.i.us = icmp eq i8 %and2.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc_and_dst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %and2.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_notsrc_and_dst.exit.us

rop_tr_8_notsrc_and_dst.exit.us:                  ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !756

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc_and_dst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !757

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1020 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1020, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.028.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.027.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.026.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_notsrc_and_dst.exit.us
  %dstaddr.addr.123.us = phi i32 [ %dstaddr.addr.028.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_notsrc_and_dst.exit.us ]
  %x.022.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_notsrc_and_dst.exit.us ]
  %srcaddr.addr.121.us = phi i32 [ %srcaddr.addr.026.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_notsrc_and_dst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.123.us, -1
  %sub13.us = add i32 %srcaddr.addr.121.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %not.i.us = xor i16 %4, -1
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %and3.i18.us = and i16 %5, %not.i.us
  %cmp.not.i.us = icmp eq i16 %and3.i18.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc_and_dst.exit.us, label %if.then.i19.us

if.then.i19.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %and3.i18.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_notsrc_and_dst.exit.us

rop_tr_16_notsrc_and_dst.exit.us:                 ; preds = %if.then.i19.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.123.us, -2
  %sub15.us = add i32 %srcaddr.addr.121.us, -2
  %add16.us = add nuw nsw i32 %x.022.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !758

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_notsrc_and_dst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.027.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !759

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_xor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_src_xor_dst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_src_xor_dst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_src_xor_dst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_src_xor_dst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %xor4.i.us = xor i8 %4, %retval.0.i.us
  %cmp.not.i.us = icmp eq i8 %xor4.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_xor_dst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %xor4.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_src_xor_dst.exit.us

rop_tr_8_src_xor_dst.exit.us:                     ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !760

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_xor_dst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !761

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_xor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_src_xor_dst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_src_xor_dst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_src_xor_dst.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_src_xor_dst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %sub13.us = add i32 %srcaddr.addr.120.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %xor4.i.us = xor i16 %5, %4
  %cmp.not.i.us = icmp eq i16 %xor4.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_xor_dst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %xor4.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_src_xor_dst.exit.us

rop_tr_16_src_xor_dst.exit.us:                    ; preds = %if.then.i18.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %sub15.us = add i32 %srcaddr.addr.120.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !762

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_src_xor_dst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !763

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_src_or_dst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_src_or_dst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_src_or_dst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_src_or_dst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %or4.i.us = or i8 %4, %retval.0.i.us
  %cmp.not.i.us = icmp eq i8 %or4.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_or_dst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %or4.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_src_or_dst.exit.us

rop_tr_8_src_or_dst.exit.us:                      ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !764

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_or_dst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !765

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_src_or_dst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_src_or_dst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_src_or_dst.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_src_or_dst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %sub13.us = add i32 %srcaddr.addr.120.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %or4.i.us = or i16 %5, %4
  %cmp.not.i.us = icmp eq i16 %or4.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_or_dst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %or4.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_src_or_dst.exit.us

rop_tr_16_src_or_dst.exit.us:                     ; preds = %if.then.i18.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %sub15.us = add i32 %srcaddr.addr.120.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !766

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_src_or_dst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !767

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_notsrc_or_notdst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_notsrc_or_notdst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_notsrc_or_notdst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_notsrc_or_notdst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %or.demorgan4.i.us = and i8 %4, %retval.0.i.us
  %or.i.us = xor i8 %or.demorgan4.i.us, -1
  %cmp.not.i.us = icmp eq i8 %0, %or.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc_or_notdst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %or.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_notsrc_or_notdst.exit.us

rop_tr_8_notsrc_or_notdst.exit.us:                ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !768

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc_or_notdst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !769

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_notsrc_or_notdst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_notsrc_or_notdst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_notsrc_or_notdst.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_notsrc_or_notdst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %sub13.us = add i32 %srcaddr.addr.120.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %or.demorgan4.i.us = and i16 %5, %4
  %or.i.us = xor i16 %or.demorgan4.i.us, -1
  %cmp.not.i.us = icmp eq i16 %0, %or.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc_or_notdst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %or.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_notsrc_or_notdst.exit.us

rop_tr_16_notsrc_or_notdst.exit.us:               ; preds = %if.then.i18.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %sub15.us = add i32 %srcaddr.addr.120.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !770

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_notsrc_or_notdst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !771

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_src_notxor_dst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_src_notxor_dst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_src_notxor_dst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_src_notxor_dst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %5 = xor i8 %retval.0.i.us, %4
  %not.i.us = xor i8 %5, -1
  %cmp.not.i.us = icmp eq i8 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_src_notxor_dst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %not.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_src_notxor_dst.exit.us

rop_tr_8_src_notxor_dst.exit.us:                  ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !772

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_notxor_dst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !773

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_src_notxor_dst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_src_notxor_dst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_src_notxor_dst.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_src_notxor_dst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %sub13.us = add i32 %srcaddr.addr.120.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %6 = xor i16 %4, %5
  %not.i.us = xor i16 %6, -1
  %cmp.not.i.us = icmp eq i16 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_src_notxor_dst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %not.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_src_notxor_dst.exit.us

rop_tr_16_src_notxor_dst.exit.us:                 ; preds = %if.then.i18.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %sub15.us = add i32 %srcaddr.addr.120.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !774

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_src_notxor_dst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !775

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_src_or_notdst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_src_or_notdst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_src_or_notdst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_src_or_notdst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %not.i.us = xor i8 %4, -1
  %or.i.us = or i8 %retval.0.i.us, %not.i.us
  %cmp.not.i.us = icmp eq i8 %or.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_or_notdst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %or.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_src_or_notdst.exit.us

rop_tr_8_src_or_notdst.exit.us:                   ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !776

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_or_notdst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !777

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_src_or_notdst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_src_or_notdst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_src_or_notdst.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_src_or_notdst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %sub13.us = add i32 %srcaddr.addr.120.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %not.i.us = xor i16 %5, -1
  %or.i.us = or i16 %4, %not.i.us
  %cmp.not.i.us = icmp eq i16 %or.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_or_notdst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %or.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_src_or_notdst.exit.us

rop_tr_16_src_or_notdst.exit.us:                  ; preds = %if.then.i18.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %sub15.us = add i32 %srcaddr.addr.120.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !778

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_src_or_notdst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !779

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp319 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp319, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_notsrc.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_notsrc.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_notsrc.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_notsrc.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %not.i.us = xor i8 %retval.0.i.us, -1
  %cmp.not.i.us = icmp eq i8 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc.exit.us, label %if.then.i13.us

if.then.i13.us:                                   ; preds = %cirrus_src.exit.us
  %4 = load ptr, ptr %vram_ptr.i, align 8
  %5 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i16.us = and i32 %5, %dstaddr.addr.122.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %4, i64 %idxprom.i17.us
  store i8 %not.i.us, ptr %arrayidx.i18.us, align 1
  br label %rop_tr_8_notsrc.exit.us

rop_tr_8_notsrc.exit.us:                          ; preds = %if.then.i13.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.122.us, -1
  %dec5.us = add i32 %srcaddr.addr.120.us, -1
  %inc.us = add nuw nsw i32 %x.021.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !780

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.026.us, 1
  %exitcond29.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond29.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !781

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp25 = icmp sgt i32 %bltheight, 0
  br i1 %cmp25, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1020 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1020, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.028.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.027.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.026.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_notsrc.exit.us
  %dstaddr.addr.123.us = phi i32 [ %dstaddr.addr.028.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_notsrc.exit.us ]
  %x.022.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_notsrc.exit.us ]
  %srcaddr.addr.121.us = phi i32 [ %srcaddr.addr.026.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_notsrc.exit.us ]
  %sub.us = add i32 %dstaddr.addr.123.us, -1
  %sub13.us = add i32 %srcaddr.addr.121.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %not.i.us = xor i16 %4, -1
  %cmp.not.i.us = icmp eq i16 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc.exit.us, label %if.then.i14.us

if.then.i14.us:                                   ; preds = %cirrus_src16.exit.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i.us = and i32 %sub.us, -2
  %and1.i17.us = and i32 %and.i.us, %6
  %idxprom.i18.us = zext i32 %and1.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %5, i64 %idxprom.i18.us
  store i16 %not.i.us, ptr %arrayidx.i19.us, align 2
  br label %rop_tr_16_notsrc.exit.us

rop_tr_16_notsrc.exit.us:                         ; preds = %if.then.i14.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.123.us, -2
  %sub15.us = add i32 %srcaddr.addr.121.us, -2
  %add16.us = add nuw nsw i32 %x.022.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !782

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_notsrc.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.027.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !783

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_notsrc_or_dst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_notsrc_or_dst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_notsrc_or_dst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_notsrc_or_dst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %or.i.us = or i8 %4, %not.i.us
  %cmp.not.i.us = icmp eq i8 %or.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc_or_dst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %or.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_notsrc_or_dst.exit.us

rop_tr_8_notsrc_or_dst.exit.us:                   ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !784

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc_or_dst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !785

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_notsrc_or_dst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_notsrc_or_dst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_notsrc_or_dst.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_notsrc_or_dst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %sub13.us = add i32 %srcaddr.addr.120.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %not.i.us = xor i16 %4, -1
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %or.i.us = or i16 %5, %not.i.us
  %cmp.not.i.us = icmp eq i16 %or.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc_or_dst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %or.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_notsrc_or_dst.exit.us

rop_tr_16_notsrc_or_dst.exit.us:                  ; preds = %if.then.i18.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %sub15.us = add i32 %srcaddr.addr.120.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !786

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_notsrc_or_dst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !787

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp23 = icmp sgt i32 %bltheight, 0
  br i1 %cmp23, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp318 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp318, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %dstaddr.addr.026.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %y.025.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.024.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %rop_tr_8_notsrc_and_notdst.exit.us
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond2.preheader.us ], [ %dec.us, %rop_tr_8_notsrc_and_notdst.exit.us ]
  %x.020.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %rop_tr_8_notsrc_and_notdst.exit.us ]
  %srcaddr.addr.119.us = phi i32 [ %srcaddr.addr.024.us, %for.cond2.preheader.us ], [ %dec5.us, %rop_tr_8_notsrc_and_notdst.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.119.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val13.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.119.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val13.us = phi i32 [ %s.val13.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i14.us = and i32 %s.val13.us, %dstaddr.addr.121.us
  %idxprom.i15.us = zext i32 %and.i14.us to i64
  %arrayidx.i16.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i15.us
  %4 = load i8, ptr %arrayidx.i16.us, align 1
  %and3.demorgan4.i.us = or i8 %4, %retval.0.i.us
  %and3.i.us = xor i8 %and3.demorgan4.i.us, -1
  %cmp.not.i.us = icmp eq i8 %0, %and3.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc_and_notdst.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %and3.i.us, ptr %arrayidx.i16.us, align 1
  br label %rop_tr_8_notsrc_and_notdst.exit.us

rop_tr_8_notsrc_and_notdst.exit.us:               ; preds = %if.then.i17.us, %cirrus_src.exit.us
  %dec.us = add i32 %dstaddr.addr.121.us, -1
  %dec5.us = add i32 %srcaddr.addr.119.us, -1
  %inc.us = add nuw nsw i32 %x.020.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !788

for.cond2.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc_and_notdst.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.025.us, 1
  %exitcond28.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond28.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !789

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %add = add i32 %bltwidth, %dstpitch
  %add7 = add i32 %bltwidth, %srcpitch
  %cmp24 = icmp sgt i32 %bltheight, 0
  br i1 %cmp24, label %for.cond9.preheader.lr.ph, label %for.end20

for.cond9.preheader.lr.ph:                        ; preds = %entry
  %cmp1019 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1019, label %for.cond9.preheader.us, label %for.end20

for.cond9.preheader.us:                           ; preds = %for.cond9.preheader.lr.ph, %for.cond9.for.end_crit_edge.us
  %dstaddr.addr.027.us = phi i32 [ %add17.us, %for.cond9.for.end_crit_edge.us ], [ %dstaddr, %for.cond9.preheader.lr.ph ]
  %y.026.us = phi i32 [ %inc.us, %for.cond9.for.end_crit_edge.us ], [ 0, %for.cond9.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add18.us, %for.cond9.for.end_crit_edge.us ], [ %srcaddr, %for.cond9.preheader.lr.ph ]
  br label %for.body12.us

for.body12.us:                                    ; preds = %for.cond9.preheader.us, %rop_tr_16_notsrc_and_notdst.exit.us
  %dstaddr.addr.122.us = phi i32 [ %dstaddr.addr.027.us, %for.cond9.preheader.us ], [ %sub14.us, %rop_tr_16_notsrc_and_notdst.exit.us ]
  %x.021.us = phi i32 [ 0, %for.cond9.preheader.us ], [ %add16.us, %rop_tr_16_notsrc_and_notdst.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond9.preheader.us ], [ %sub15.us, %rop_tr_16_notsrc_and_notdst.exit.us ]
  %sub.us = add i32 %dstaddr.addr.122.us, -1
  %sub13.us = add i32 %srcaddr.addr.120.us, -1
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body12.us
  %and1.i.us = and i32 %sub13.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val14.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body12.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %sub13.us, -2
  %and3.i.us = and i32 %and2.i.us, %3
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %2, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val14.us = phi i32 [ %s.val14.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %4 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %sub.us, -2
  %and1.i15.us = and i32 %and.i.us, %s.val14.us
  %idxprom.i16.us = zext i32 %and1.i15.us to i64
  %arrayidx.i17.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i16.us
  %5 = load i16, ptr %arrayidx.i17.us, align 2
  %and4.demorgan4.i.us = or i16 %5, %4
  %and4.i.us = xor i16 %and4.demorgan4.i.us, -1
  %cmp.not.i.us = icmp eq i16 %0, %and4.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc_and_notdst.exit.us, label %if.then.i18.us

if.then.i18.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %and4.i.us, ptr %arrayidx.i17.us, align 2
  br label %rop_tr_16_notsrc_and_notdst.exit.us

rop_tr_16_notsrc_and_notdst.exit.us:              ; preds = %if.then.i18.us, %cirrus_src16.exit.us
  %sub14.us = add i32 %dstaddr.addr.122.us, -2
  %sub15.us = add i32 %srcaddr.addr.120.us, -2
  %add16.us = add nuw nsw i32 %x.021.us, 2
  %cmp10.us = icmp slt i32 %add16.us, %bltwidth
  br i1 %cmp10.us, label %for.body12.us, label %for.cond9.for.end_crit_edge.us, !llvm.loop !790

for.cond9.for.end_crit_edge.us:                   ; preds = %rop_tr_16_notsrc_and_notdst.exit.us
  %add17.us = add i32 %add, %sub14.us
  %add18.us = add i32 %add7, %sub15.us
  %inc.us = add nuw nsw i32 %y.026.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end20, label %for.cond9.preheader.us, !llvm.loop !791

for.end20:                                        ; preds = %for.cond9.for.end_crit_edge.us, %for.cond9.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_0_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp428 = icmp sgt i32 %bltheight, 0
  %or.cond44 = and i1 %or.cond, %cmp428
  br i1 %or.cond44, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp622 = icmp sgt i32 %bltwidth, 0
  %vram_ptr.i17 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i18 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp622, label %for.cond5.preheader.lr.ph.split.us, label %for.end13

for.cond5.preheader.lr.ph.split.us:               ; preds = %for.cond5.preheader.lr.ph
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %cmp.not.i = icmp eq i8 %1, 0
  br i1 %cmp.not.i, label %for.end13, label %for.cond5.preheader.us

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph.split.us, %for.cond5.for.end_crit_edge.split.us40
  %dstaddr.addr.031.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.split.us40 ], [ %dstaddr, %for.cond5.preheader.lr.ph.split.us ]
  %y.030.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.split.us40 ], [ 0, %for.cond5.preheader.lr.ph.split.us ]
  br label %cirrus_src.exit.us32

cirrus_src.exit.us32:                             ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us32
  %dstaddr.addr.125.us33 = phi i32 [ %dstaddr.addr.031.us, %for.cond5.preheader.us ], [ %inc.us36, %cirrus_src.exit.us32 ]
  %x.024.us34 = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us38, %cirrus_src.exit.us32 ]
  %2 = load ptr, ptr %vram_ptr.i17, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i18, align 16
  %and.i19.us = and i32 %3, %dstaddr.addr.125.us33
  %idxprom.i20.us = zext i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr i8, ptr %2, i64 %idxprom.i20.us
  store i8 0, ptr %arrayidx.i21.us, align 1
  %inc.us36 = add i32 %dstaddr.addr.125.us33, 1
  %inc9.us38 = add nuw nsw i32 %x.024.us34, 1
  %exitcond.not = icmp eq i32 %inc9.us38, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.split.us40, label %cirrus_src.exit.us32, !llvm.loop !792

for.cond5.for.end_crit_edge.split.us40:           ; preds = %cirrus_src.exit.us32
  %add.us = add i32 %inc.us36, %sub
  %inc12.us = add nuw nsw i32 %y.030.us, 1
  %exitcond47.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond47.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !793

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.split.us40, %for.cond5.preheader.lr.ph.split.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_0_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1329 = icmp sgt i32 %bltheight, 0
  %or.cond45 = and i1 %or.cond, %cmp1329
  br i1 %or.cond45, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1623 = icmp sgt i32 %bltwidth, 0
  %vram_ptr.i18 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i19 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1623, label %for.cond15.preheader.lr.ph.split.us, label %for.end24

for.cond15.preheader.lr.ph.split.us:              ; preds = %for.cond15.preheader.lr.ph
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %1 = load i16, ptr %arrayidx, align 2
  %cmp.not.i = icmp eq i16 %1, 0
  br i1 %cmp.not.i, label %for.end24, label %for.cond15.preheader.us

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph.split.us, %for.cond15.for.end_crit_edge.split.us41
  %dstaddr.addr.032.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.split.us41 ], [ %dstaddr, %for.cond15.preheader.lr.ph.split.us ]
  %y.031.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.split.us41 ], [ 0, %for.cond15.preheader.lr.ph.split.us ]
  br label %cirrus_src16.exit.us33

cirrus_src16.exit.us33:                           ; preds = %for.cond15.preheader.us, %cirrus_src16.exit.us33
  %dstaddr.addr.126.us34 = phi i32 [ %dstaddr.addr.032.us, %for.cond15.preheader.us ], [ %add.us37, %cirrus_src16.exit.us33 ]
  %x.025.us35 = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us39, %cirrus_src16.exit.us33 ]
  %2 = load ptr, ptr %vram_ptr.i18, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i19, align 16
  %and.i.us = and i32 %dstaddr.addr.126.us34, -2
  %and1.i20.us = and i32 %and.i.us, %3
  %idxprom.i21.us = zext i32 %and1.i20.us to i64
  %arrayidx.i22.us = getelementptr i8, ptr %2, i64 %idxprom.i21.us
  store i16 0, ptr %arrayidx.i22.us, align 2
  %add.us37 = add i32 %dstaddr.addr.126.us34, 2
  %add20.us39 = add nuw nsw i32 %x.025.us35, 2
  %cmp16.us40 = icmp slt i32 %add20.us39, %bltwidth
  br i1 %cmp16.us40, label %cirrus_src16.exit.us33, label %for.cond15.for.end_crit_edge.split.us41, !llvm.loop !794

for.cond15.for.end_crit_edge.split.us41:          ; preds = %cirrus_src16.exit.us33
  %add21.us = add i32 %add.us37, %sub
  %inc.us = add nuw nsw i32 %y.031.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !795

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.split.us41, %for.cond15.preheader.lr.ph.split.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_src_and_dst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_src_and_dst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_src_and_dst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_src_and_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %and24.i.us = and i8 %5, %retval.0.i.us
  %cmp.not.i.us = icmp eq i8 %and24.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_and_dst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %and24.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_src_and_dst.exit.us

rop_tr_8_src_and_dst.exit.us:                     ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !796

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_and_dst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !797

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_src_and_dst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_src_and_dst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_src_and_dst.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_src_and_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.123.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.123.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %and34.i.us = and i16 %6, %5
  %cmp.not.i.us = icmp eq i16 %and34.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_and_dst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %and34.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_src_and_dst.exit.us

rop_tr_16_src_and_dst.exit.us:                    ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add19.us = add i32 %srcaddr.addr.123.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !798

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_src_and_dst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !799

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_src_and_notdst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_src_and_notdst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_src_and_notdst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_src_and_notdst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %not.i.us = xor i8 %5, -1
  %and2.i.us = and i8 %retval.0.i.us, %not.i.us
  %cmp.not.i.us = icmp eq i8 %and2.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_and_notdst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %and2.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_src_and_notdst.exit.us

rop_tr_8_src_and_notdst.exit.us:                  ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !800

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_and_notdst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !801

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1328 = icmp sgt i32 %bltheight, 0
  %or.cond32 = and i1 %or.cond, %cmp1328
  br i1 %or.cond32, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1623 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1623, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.031.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.030.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.029.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_src_and_notdst.exit.us
  %dstaddr.addr.126.us = phi i32 [ %dstaddr.addr.031.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_src_and_notdst.exit.us ]
  %x.025.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_src_and_notdst.exit.us ]
  %srcaddr.addr.124.us = phi i32 [ %srcaddr.addr.029.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_src_and_notdst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.124.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.124.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.126.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %not.i.us = xor i16 %6, -1
  %and3.i21.us = and i16 %5, %not.i.us
  %cmp.not.i.us = icmp eq i16 %and3.i21.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_and_notdst.exit.us, label %if.then.i22.us

if.then.i22.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %and3.i21.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_src_and_notdst.exit.us

rop_tr_16_src_and_notdst.exit.us:                 ; preds = %if.then.i22.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.126.us, 2
  %add19.us = add i32 %srcaddr.addr.124.us, 2
  %add20.us = add nuw nsw i32 %x.025.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !802

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_src_and_notdst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !803

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.cond5.preheader.us, %rop_tr_8_notdst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_notdst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_notdst.exit.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val16.us = load i32, ptr %3, align 16
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %4 = load i8, ptr %arrayidx.i19.us, align 1
  %not.i.us = xor i8 %4, -1
  %cmp.not.i.us = icmp eq i8 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_notdst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %not.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_notdst.exit.us

rop_tr_8_notdst.exit.us:                          ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !804

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notdst.exit.us
  %add.us = add i32 %inc.us, %sub
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !805

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %2 = getelementptr i8, ptr %s, i64 8
  %3 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %for.cond15.preheader.us, %rop_tr_16_notdst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_notdst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_notdst.exit.us ]
  %s.val.us = load ptr, ptr %2, align 8
  %s.val17.us = load i32, ptr %3, align 16
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %4 = load i16, ptr %arrayidx.i20.us, align 2
  %not.i.us = xor i16 %4, -1
  %cmp.not.i.us = icmp eq i16 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_notdst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %not.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_notdst.exit.us

rop_tr_16_notdst.exit.us:                         ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %cirrus_src16.exit.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !806

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_notdst.exit.us
  %add21.us = add i32 %add.us, %sub
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !807

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp427 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp427
  br i1 %or.cond31, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp622, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_src.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_src.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_src.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_src.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.123.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.123.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %cmp.not.i.us = icmp eq i8 %retval.0.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src.exit.us, label %if.then.i16.us

if.then.i16.us:                                   ; preds = %cirrus_src.exit.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i19.us = and i32 %6, %dstaddr.addr.125.us
  %idxprom.i20.us = zext i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr i8, ptr %5, i64 %idxprom.i20.us
  store i8 %retval.0.i.us, ptr %arrayidx.i21.us, align 1
  br label %rop_tr_8_src.exit.us

rop_tr_8_src.exit.us:                             ; preds = %if.then.i16.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.125.us, 1
  %inc8.us = add i32 %srcaddr.addr.123.us, 1
  %inc9.us = add nuw nsw i32 %x.024.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !808

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.029.us, 1
  %exitcond33.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond33.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !809

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1328 = icmp sgt i32 %bltheight, 0
  %or.cond32 = and i1 %or.cond, %cmp1328
  br i1 %or.cond32, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1623 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1623, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.031.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.030.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.029.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_src.exit.us
  %dstaddr.addr.126.us = phi i32 [ %dstaddr.addr.031.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_src.exit.us ]
  %x.025.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_src.exit.us ]
  %srcaddr.addr.124.us = phi i32 [ %srcaddr.addr.029.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_src.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.124.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.124.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %cmp.not.i.us = icmp eq i16 %5, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src16.exit.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i.us = and i32 %dstaddr.addr.126.us, -2
  %and1.i20.us = and i32 %and.i.us, %7
  %idxprom.i21.us = zext i32 %and1.i20.us to i64
  %arrayidx.i22.us = getelementptr i8, ptr %6, i64 %idxprom.i21.us
  store i16 %5, ptr %arrayidx.i22.us, align 2
  br label %rop_tr_16_src.exit.us

rop_tr_16_src.exit.us:                            ; preds = %if.then.i17.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.126.us, 2
  %add19.us = add i32 %srcaddr.addr.124.us, 2
  %add20.us = add nuw nsw i32 %x.025.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !810

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_src.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !811

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_1_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp428 = icmp sgt i32 %bltheight, 0
  %or.cond44 = and i1 %or.cond, %cmp428
  br i1 %or.cond44, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp622 = icmp sgt i32 %bltwidth, 0
  %vram_ptr.i17 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i18 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp622, label %for.cond5.preheader.lr.ph.split.us, label %for.end13

for.cond5.preheader.lr.ph.split.us:               ; preds = %for.cond5.preheader.lr.ph
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %cmp.not.i = icmp eq i8 %1, -1
  br i1 %cmp.not.i, label %for.end13, label %for.cond5.preheader.us

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph.split.us, %for.cond5.for.end_crit_edge.split.us40
  %dstaddr.addr.031.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.split.us40 ], [ %dstaddr, %for.cond5.preheader.lr.ph.split.us ]
  %y.030.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.split.us40 ], [ 0, %for.cond5.preheader.lr.ph.split.us ]
  br label %cirrus_src.exit.us32

cirrus_src.exit.us32:                             ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us32
  %dstaddr.addr.125.us33 = phi i32 [ %dstaddr.addr.031.us, %for.cond5.preheader.us ], [ %inc.us36, %cirrus_src.exit.us32 ]
  %x.024.us34 = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us38, %cirrus_src.exit.us32 ]
  %2 = load ptr, ptr %vram_ptr.i17, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i18, align 16
  %and.i19.us = and i32 %3, %dstaddr.addr.125.us33
  %idxprom.i20.us = zext i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr i8, ptr %2, i64 %idxprom.i20.us
  store i8 -1, ptr %arrayidx.i21.us, align 1
  %inc.us36 = add i32 %dstaddr.addr.125.us33, 1
  %inc9.us38 = add nuw nsw i32 %x.024.us34, 1
  %exitcond.not = icmp eq i32 %inc9.us38, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.split.us40, label %cirrus_src.exit.us32, !llvm.loop !812

for.cond5.for.end_crit_edge.split.us40:           ; preds = %cirrus_src.exit.us32
  %add.us = add i32 %inc.us36, %sub
  %inc12.us = add nuw nsw i32 %y.030.us, 1
  %exitcond47.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond47.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !813

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.split.us40, %for.cond5.preheader.lr.ph.split.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_1_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1329 = icmp sgt i32 %bltheight, 0
  %or.cond45 = and i1 %or.cond, %cmp1329
  br i1 %or.cond45, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1623 = icmp sgt i32 %bltwidth, 0
  %vram_ptr.i18 = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i19 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1623, label %for.cond15.preheader.lr.ph.split.us, label %for.end24

for.cond15.preheader.lr.ph.split.us:              ; preds = %for.cond15.preheader.lr.ph
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %1 = load i16, ptr %arrayidx, align 2
  %cmp.not.i = icmp eq i16 %1, -1
  br i1 %cmp.not.i, label %for.end24, label %for.cond15.preheader.us

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph.split.us, %for.cond15.for.end_crit_edge.split.us41
  %dstaddr.addr.032.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.split.us41 ], [ %dstaddr, %for.cond15.preheader.lr.ph.split.us ]
  %y.031.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.split.us41 ], [ 0, %for.cond15.preheader.lr.ph.split.us ]
  br label %cirrus_src16.exit.us33

cirrus_src16.exit.us33:                           ; preds = %for.cond15.preheader.us, %cirrus_src16.exit.us33
  %dstaddr.addr.126.us34 = phi i32 [ %dstaddr.addr.032.us, %for.cond15.preheader.us ], [ %add.us37, %cirrus_src16.exit.us33 ]
  %x.025.us35 = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us39, %cirrus_src16.exit.us33 ]
  %2 = load ptr, ptr %vram_ptr.i18, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i19, align 16
  %and.i.us = and i32 %dstaddr.addr.126.us34, -2
  %and1.i20.us = and i32 %and.i.us, %3
  %idxprom.i21.us = zext i32 %and1.i20.us to i64
  %arrayidx.i22.us = getelementptr i8, ptr %2, i64 %idxprom.i21.us
  store i16 -1, ptr %arrayidx.i22.us, align 2
  %add.us37 = add i32 %dstaddr.addr.126.us34, 2
  %add20.us39 = add nuw nsw i32 %x.025.us35, 2
  %cmp16.us40 = icmp slt i32 %add20.us39, %bltwidth
  br i1 %cmp16.us40, label %cirrus_src16.exit.us33, label %for.cond15.for.end_crit_edge.split.us41, !llvm.loop !814

for.cond15.for.end_crit_edge.split.us41:          ; preds = %cirrus_src16.exit.us33
  %add21.us = add i32 %add.us37, %sub
  %inc.us = add nuw nsw i32 %y.031.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !815

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.split.us41, %for.cond15.preheader.lr.ph.split.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_notsrc_and_dst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_notsrc_and_dst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_notsrc_and_dst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_notsrc_and_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %and2.i.us = and i8 %5, %not.i.us
  %cmp.not.i.us = icmp eq i8 %and2.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc_and_dst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %and2.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_notsrc_and_dst.exit.us

rop_tr_8_notsrc_and_dst.exit.us:                  ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !816

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc_and_dst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !817

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1328 = icmp sgt i32 %bltheight, 0
  %or.cond32 = and i1 %or.cond, %cmp1328
  br i1 %or.cond32, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1623 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1623, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.031.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.030.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.029.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_notsrc_and_dst.exit.us
  %dstaddr.addr.126.us = phi i32 [ %dstaddr.addr.031.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_notsrc_and_dst.exit.us ]
  %x.025.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_notsrc_and_dst.exit.us ]
  %srcaddr.addr.124.us = phi i32 [ %srcaddr.addr.029.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_notsrc_and_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.124.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.124.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.126.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %not.i.us = xor i16 %5, -1
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %and3.i21.us = and i16 %6, %not.i.us
  %cmp.not.i.us = icmp eq i16 %and3.i21.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc_and_dst.exit.us, label %if.then.i22.us

if.then.i22.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %and3.i21.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_notsrc_and_dst.exit.us

rop_tr_16_notsrc_and_dst.exit.us:                 ; preds = %if.then.i22.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.126.us, 2
  %add19.us = add i32 %srcaddr.addr.124.us, 2
  %add20.us = add nuw nsw i32 %x.025.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !818

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_notsrc_and_dst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !819

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_xor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_src_xor_dst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_src_xor_dst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_src_xor_dst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_src_xor_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %xor4.i.us = xor i8 %5, %retval.0.i.us
  %cmp.not.i.us = icmp eq i8 %xor4.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_xor_dst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %xor4.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_src_xor_dst.exit.us

rop_tr_8_src_xor_dst.exit.us:                     ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !820

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_xor_dst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !821

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_xor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_src_xor_dst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_src_xor_dst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_src_xor_dst.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_src_xor_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.123.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.123.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %xor4.i.us = xor i16 %6, %5
  %cmp.not.i.us = icmp eq i16 %xor4.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_xor_dst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %xor4.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_src_xor_dst.exit.us

rop_tr_16_src_xor_dst.exit.us:                    ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add19.us = add i32 %srcaddr.addr.123.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !822

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_src_xor_dst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !823

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_src_or_dst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_src_or_dst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_src_or_dst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_src_or_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %or4.i.us = or i8 %5, %retval.0.i.us
  %cmp.not.i.us = icmp eq i8 %or4.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_or_dst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %or4.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_src_or_dst.exit.us

rop_tr_8_src_or_dst.exit.us:                      ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !824

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_or_dst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !825

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_src_or_dst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_src_or_dst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_src_or_dst.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_src_or_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.123.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.123.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %or4.i.us = or i16 %6, %5
  %cmp.not.i.us = icmp eq i16 %or4.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_or_dst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %or4.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_src_or_dst.exit.us

rop_tr_16_src_or_dst.exit.us:                     ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add19.us = add i32 %srcaddr.addr.123.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !826

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_src_or_dst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !827

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_notsrc_or_notdst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_notsrc_or_notdst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_notsrc_or_notdst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_notsrc_or_notdst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %or.demorgan4.i.us = and i8 %5, %retval.0.i.us
  %or.i.us = xor i8 %or.demorgan4.i.us, -1
  %cmp.not.i.us = icmp eq i8 %0, %or.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc_or_notdst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %or.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_notsrc_or_notdst.exit.us

rop_tr_8_notsrc_or_notdst.exit.us:                ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !828

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc_or_notdst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !829

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_notsrc_or_notdst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_notsrc_or_notdst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_notsrc_or_notdst.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_notsrc_or_notdst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.123.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.123.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %or.demorgan4.i.us = and i16 %6, %5
  %or.i.us = xor i16 %or.demorgan4.i.us, -1
  %cmp.not.i.us = icmp eq i16 %0, %or.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc_or_notdst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %or.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_notsrc_or_notdst.exit.us

rop_tr_16_notsrc_or_notdst.exit.us:               ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add19.us = add i32 %srcaddr.addr.123.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !830

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_notsrc_or_notdst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !831

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_notxor_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_src_notxor_dst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_src_notxor_dst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_src_notxor_dst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_src_notxor_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %6 = xor i8 %retval.0.i.us, %5
  %not.i.us = xor i8 %6, -1
  %cmp.not.i.us = icmp eq i8 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_src_notxor_dst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %not.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_src_notxor_dst.exit.us

rop_tr_8_src_notxor_dst.exit.us:                  ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !832

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_notxor_dst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !833

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_notxor_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_src_notxor_dst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_src_notxor_dst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_src_notxor_dst.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_src_notxor_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.123.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.123.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %7 = xor i16 %5, %6
  %not.i.us = xor i16 %7, -1
  %cmp.not.i.us = icmp eq i16 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_src_notxor_dst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %not.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_src_notxor_dst.exit.us

rop_tr_16_src_notxor_dst.exit.us:                 ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add19.us = add i32 %srcaddr.addr.123.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !834

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_src_notxor_dst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !835

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_or_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_src_or_notdst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_src_or_notdst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_src_or_notdst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_src_or_notdst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %not.i.us = xor i8 %5, -1
  %or.i.us = or i8 %retval.0.i.us, %not.i.us
  %cmp.not.i.us = icmp eq i8 %or.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_src_or_notdst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %or.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_src_or_notdst.exit.us

rop_tr_8_src_or_notdst.exit.us:                   ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !836

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_src_or_notdst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !837

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_or_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_src_or_notdst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_src_or_notdst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_src_or_notdst.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_src_or_notdst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.123.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.123.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %not.i.us = xor i16 %6, -1
  %or.i.us = or i16 %5, %not.i.us
  %cmp.not.i.us = icmp eq i16 %or.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_src_or_notdst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %or.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_src_or_notdst.exit.us

rop_tr_16_src_or_notdst.exit.us:                  ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add19.us = add i32 %srcaddr.addr.123.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !838

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_src_or_notdst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !839

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp427 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp427
  br i1 %or.cond31, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp622, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_notsrc.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_notsrc.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_notsrc.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_notsrc.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.123.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.123.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %not.i.us = xor i8 %retval.0.i.us, -1
  %cmp.not.i.us = icmp eq i8 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc.exit.us, label %if.then.i16.us

if.then.i16.us:                                   ; preds = %cirrus_src.exit.us
  %5 = load ptr, ptr %vram_ptr.i, align 8
  %6 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i19.us = and i32 %6, %dstaddr.addr.125.us
  %idxprom.i20.us = zext i32 %and.i19.us to i64
  %arrayidx.i21.us = getelementptr i8, ptr %5, i64 %idxprom.i20.us
  store i8 %not.i.us, ptr %arrayidx.i21.us, align 1
  br label %rop_tr_8_notsrc.exit.us

rop_tr_8_notsrc.exit.us:                          ; preds = %if.then.i16.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.125.us, 1
  %inc8.us = add i32 %srcaddr.addr.123.us, 1
  %inc9.us = add nuw nsw i32 %x.024.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !840

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.029.us, 1
  %exitcond33.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond33.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !841

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1328 = icmp sgt i32 %bltheight, 0
  %or.cond32 = and i1 %or.cond, %cmp1328
  br i1 %or.cond32, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1623 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1623, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.031.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.030.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.029.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_notsrc.exit.us
  %dstaddr.addr.126.us = phi i32 [ %dstaddr.addr.031.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_notsrc.exit.us ]
  %x.025.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_notsrc.exit.us ]
  %srcaddr.addr.124.us = phi i32 [ %srcaddr.addr.029.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_notsrc.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.124.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.124.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %not.i.us = xor i16 %5, -1
  %cmp.not.i.us = icmp eq i16 %0, %not.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc.exit.us, label %if.then.i17.us

if.then.i17.us:                                   ; preds = %cirrus_src16.exit.us
  %6 = load ptr, ptr %vram_ptr.i, align 8
  %7 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i.us = and i32 %dstaddr.addr.126.us, -2
  %and1.i20.us = and i32 %and.i.us, %7
  %idxprom.i21.us = zext i32 %and1.i20.us to i64
  %arrayidx.i22.us = getelementptr i8, ptr %6, i64 %idxprom.i21.us
  store i16 %not.i.us, ptr %arrayidx.i22.us, align 2
  br label %rop_tr_16_notsrc.exit.us

rop_tr_16_notsrc.exit.us:                         ; preds = %if.then.i17.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.126.us, 2
  %add19.us = add i32 %srcaddr.addr.124.us, 2
  %add20.us = add nuw nsw i32 %x.025.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !842

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_notsrc.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.030.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !843

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_notsrc_or_dst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_notsrc_or_dst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_notsrc_or_dst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_notsrc_or_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %or.i.us = or i8 %5, %not.i.us
  %cmp.not.i.us = icmp eq i8 %or.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc_or_dst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %or.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_notsrc_or_dst.exit.us

rop_tr_8_notsrc_or_dst.exit.us:                   ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !844

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc_or_dst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !845

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_notsrc_or_dst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_notsrc_or_dst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_notsrc_or_dst.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_notsrc_or_dst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.123.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.123.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %not.i.us = xor i16 %5, -1
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %or.i.us = or i16 %6, %not.i.us
  %cmp.not.i.us = icmp eq i16 %or.i.us, %0
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc_or_dst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %or.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_notsrc_or_dst.exit.us

rop_tr_16_notsrc_or_dst.exit.us:                  ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add19.us = add i32 %srcaddr.addr.123.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !846

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_notsrc_or_dst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !847

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_8(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i8, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp426 = icmp sgt i32 %bltheight, 0
  %or.cond30 = and i1 %or.cond, %cmp426
  br i1 %or.cond30, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp621 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp621, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %dstaddr.addr.029.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %y.028.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.027.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %rop_tr_8_notsrc_and_notdst.exit.us
  %dstaddr.addr.124.us = phi i32 [ %dstaddr.addr.029.us, %for.cond5.preheader.us ], [ %inc.us, %rop_tr_8_notsrc_and_notdst.exit.us ]
  %x.023.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %rop_tr_8_notsrc_and_notdst.exit.us ]
  %srcaddr.addr.122.us = phi i32 [ %srcaddr.addr.027.us, %for.cond5.preheader.us ], [ %inc8.us, %rop_tr_8_notsrc_and_notdst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.122.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val16.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %4, %srcaddr.addr.122.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %3, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val16.us = phi i32 [ %s.val16.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i17.us = and i32 %s.val16.us, %dstaddr.addr.124.us
  %idxprom.i18.us = zext i32 %and.i17.us to i64
  %arrayidx.i19.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i18.us
  %5 = load i8, ptr %arrayidx.i19.us, align 1
  %and3.demorgan4.i.us = or i8 %5, %retval.0.i.us
  %and3.i.us = xor i8 %and3.demorgan4.i.us, -1
  %cmp.not.i.us = icmp eq i8 %0, %and3.i.us
  br i1 %cmp.not.i.us, label %rop_tr_8_notsrc_and_notdst.exit.us, label %if.then.i20.us

if.then.i20.us:                                   ; preds = %cirrus_src.exit.us
  store i8 %and3.i.us, ptr %arrayidx.i19.us, align 1
  br label %rop_tr_8_notsrc_and_notdst.exit.us

rop_tr_8_notsrc_and_notdst.exit.us:               ; preds = %if.then.i20.us, %cirrus_src.exit.us
  %inc.us = add i32 %dstaddr.addr.124.us, 1
  %inc8.us = add i32 %srcaddr.addr.122.us, 1
  %inc9.us = add nuw nsw i32 %x.023.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !848

for.cond5.for.end_crit_edge.us:                   ; preds = %rop_tr_8_notsrc_and_notdst.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.028.us, 1
  %exitcond32.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond32.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !849

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_16(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %0 = load i16, ptr %arrayidx, align 2
  %sub = sub i32 %dstpitch, %bltwidth
  %sub7 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %1 = or i32 %sub, %sub7
  %or.cond.not = icmp sgt i32 %1, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp1327 = icmp sgt i32 %bltheight, 0
  %or.cond31 = and i1 %or.cond, %cmp1327
  br i1 %or.cond31, label %for.cond15.preheader.lr.ph, label %for.end24

for.cond15.preheader.lr.ph:                       ; preds = %entry
  %cmp1622 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp1622, label %for.cond15.preheader.us, label %for.end24

for.cond15.preheader.us:                          ; preds = %for.cond15.preheader.lr.ph, %for.cond15.for.end_crit_edge.us
  %dstaddr.addr.030.us = phi i32 [ %add21.us, %for.cond15.for.end_crit_edge.us ], [ %dstaddr, %for.cond15.preheader.lr.ph ]
  %y.029.us = phi i32 [ %inc.us, %for.cond15.for.end_crit_edge.us ], [ 0, %for.cond15.preheader.lr.ph ]
  %srcaddr.addr.028.us = phi i32 [ %add22.us, %for.cond15.for.end_crit_edge.us ], [ %srcaddr, %for.cond15.preheader.lr.ph ]
  br label %for.body18.us

for.body18.us:                                    ; preds = %for.cond15.preheader.us, %rop_tr_16_notsrc_and_notdst.exit.us
  %dstaddr.addr.125.us = phi i32 [ %dstaddr.addr.030.us, %for.cond15.preheader.us ], [ %add.us, %rop_tr_16_notsrc_and_notdst.exit.us ]
  %x.024.us = phi i32 [ 0, %for.cond15.preheader.us ], [ %add20.us, %rop_tr_16_notsrc_and_notdst.exit.us ]
  %srcaddr.addr.123.us = phi i32 [ %srcaddr.addr.028.us, %for.cond15.preheader.us ], [ %add19.us, %rop_tr_16_notsrc_and_notdst.exit.us ]
  %2 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %2, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body18.us
  %and1.i.us = and i32 %srcaddr.addr.123.us, 8190
  %idxprom.i.us = zext nneg i32 %and1.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val17.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src16.exit.us

if.else.i.us:                                     ; preds = %for.body18.us
  %3 = load ptr, ptr %vram_ptr.i, align 8
  %4 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and2.i.us = and i32 %srcaddr.addr.123.us, -2
  %and3.i.us = and i32 %and2.i.us, %4
  %idxprom4.i.us = zext i32 %and3.i.us to i64
  %arrayidx5.i.us = getelementptr i8, ptr %3, i64 %idxprom4.i.us
  br label %cirrus_src16.exit.us

cirrus_src16.exit.us:                             ; preds = %if.else.i.us, %if.then.i.us
  %s.val17.us = phi i32 [ %s.val17.us.pre, %if.then.i.us ], [ %4, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %src.0.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx5.i.us, %if.else.i.us ]
  %5 = load i16, ptr %src.0.i.us, align 2
  %and.i.us = and i32 %dstaddr.addr.125.us, -2
  %and1.i18.us = and i32 %and.i.us, %s.val17.us
  %idxprom.i19.us = zext i32 %and1.i18.us to i64
  %arrayidx.i20.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i19.us
  %6 = load i16, ptr %arrayidx.i20.us, align 2
  %and4.demorgan4.i.us = or i16 %6, %5
  %and4.i.us = xor i16 %and4.demorgan4.i.us, -1
  %cmp.not.i.us = icmp eq i16 %0, %and4.i.us
  br i1 %cmp.not.i.us, label %rop_tr_16_notsrc_and_notdst.exit.us, label %if.then.i21.us

if.then.i21.us:                                   ; preds = %cirrus_src16.exit.us
  store i16 %and4.i.us, ptr %arrayidx.i20.us, align 2
  br label %rop_tr_16_notsrc_and_notdst.exit.us

rop_tr_16_notsrc_and_notdst.exit.us:              ; preds = %if.then.i21.us, %cirrus_src16.exit.us
  %add.us = add i32 %dstaddr.addr.125.us, 2
  %add19.us = add i32 %srcaddr.addr.123.us, 2
  %add20.us = add nuw nsw i32 %x.024.us, 2
  %cmp16.us = icmp slt i32 %add20.us, %bltwidth
  br i1 %cmp16.us, label %for.body18.us, label %for.cond15.for.end_crit_edge.us, !llvm.loop !850

for.cond15.for.end_crit_edge.us:                  ; preds = %rop_tr_16_notsrc_and_notdst.exit.us
  %add21.us = add i32 %add.us, %sub
  %add22.us = add i32 %add19.us, %sub7
  %inc.us = add nuw nsw i32 %y.029.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltheight
  br i1 %exitcond.not, label %for.end24, label %for.cond15.preheader.us, !llvm.loop !851

for.end24:                                        ; preds = %for.cond15.for.end_crit_edge.us, %for.cond15.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_0(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val12.us = load i32, ptr %1, align 16
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i8 0, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !852

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !853

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_and_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %and23.i.us = and i8 %3, %retval.0.i.us
  store i8 %and23.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !854

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !855

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_and_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %not.i.us = xor i8 %3, -1
  %and2.i.us = and i8 %retval.0.i.us, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !856

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !857

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val12.us = load i32, ptr %1, align 16
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %2 = load i8, ptr %arrayidx.i15.us, align 1
  %not.i.us = xor i8 %2, -1
  store i8 %not.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !858

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !859

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_src(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i8 %retval.0.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !860

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !861

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_1(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %0 = getelementptr i8, ptr %s, i64 8
  %1 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %0, align 8
  %s.val12.us = load i32, ptr %1, align 16
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  store i8 -1, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !862

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !863

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc_and_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %and2.i.us = and i8 %3, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !864

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !865

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_xor_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %xor3.i.us = xor i8 %3, %retval.0.i.us
  store i8 %xor3.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !866

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !867

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_or_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %or3.i.us = or i8 %3, %retval.0.i.us
  store i8 %or3.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !868

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !869

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc_or_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %or.demorgan3.i.us = and i8 %3, %retval.0.i.us
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !870

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !871

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_notxor_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %4 = xor i8 %retval.0.i.us, %3
  %not.i.us = xor i8 %4, -1
  store i8 %not.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !872

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !873

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_or_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %not.i.us = xor i8 %3, -1
  %or.i.us = or i8 %retval.0.i.us, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !874

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !875

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  store i8 %not.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !876

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !877

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc_or_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %or.i.us = or i8 %3, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !878

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !879

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc_and_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %add = add i32 %bltwidth, %dstpitch
  %add1 = add i32 %bltwidth, %srcpitch
  %cmp21 = icmp sgt i32 %bltheight, 0
  br i1 %cmp21, label %for.cond2.preheader.lr.ph, label %for.end10

for.cond2.preheader.lr.ph:                        ; preds = %entry
  %cmp316 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp316, label %for.cond2.preheader.us, label %for.end10

for.cond2.preheader.us:                           ; preds = %for.cond2.preheader.lr.ph, %for.cond2.for.end_crit_edge.us
  %y.024.us = phi i32 [ %inc9.us, %for.cond2.for.end_crit_edge.us ], [ 0, %for.cond2.preheader.lr.ph ]
  %dstaddr.addr.023.us = phi i32 [ %add6.us, %for.cond2.for.end_crit_edge.us ], [ %dstaddr, %for.cond2.preheader.lr.ph ]
  %srcaddr.addr.022.us = phi i32 [ %add7.us, %for.cond2.for.end_crit_edge.us ], [ %srcaddr, %for.cond2.preheader.lr.ph ]
  br label %for.body4.us

for.body4.us:                                     ; preds = %for.cond2.preheader.us, %cirrus_src.exit.us
  %x.019.us = phi i32 [ 0, %for.cond2.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %dstaddr.addr.118.us = phi i32 [ %dstaddr.addr.023.us, %for.cond2.preheader.us ], [ %dec.us, %cirrus_src.exit.us ]
  %srcaddr.addr.117.us = phi i32 [ %srcaddr.addr.022.us, %for.cond2.preheader.us ], [ %dec5.us, %cirrus_src.exit.us ]
  %0 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %0, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body4.us
  %and.i.us = and i32 %srcaddr.addr.117.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val12.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body4.us
  %1 = load ptr, ptr %vram_ptr.i, align 8
  %2 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %2, %srcaddr.addr.117.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %1, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val12.us = phi i32 [ %s.val12.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %1, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i13.us = and i32 %s.val12.us, %dstaddr.addr.118.us
  %idxprom.i14.us = zext i32 %and.i13.us to i64
  %arrayidx.i15.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i14.us
  %3 = load i8, ptr %arrayidx.i15.us, align 1
  %and3.demorgan3.i.us = or i8 %3, %retval.0.i.us
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i15.us, align 1
  %dec.us = add i32 %dstaddr.addr.118.us, -1
  %dec5.us = add i32 %srcaddr.addr.117.us, -1
  %inc.us = add nuw nsw i32 %x.019.us, 1
  %exitcond.not = icmp eq i32 %inc.us, %bltwidth
  br i1 %exitcond.not, label %for.cond2.for.end_crit_edge.us, label %for.body4.us, !llvm.loop !880

for.cond2.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add6.us = add i32 %add, %dec.us
  %add7.us = add i32 %add1, %dec5.us
  %inc9.us = add nuw nsw i32 %y.024.us, 1
  %exitcond26.not = icmp eq i32 %inc9.us, %bltheight
  br i1 %exitcond26.not, label %for.end10, label %for.cond2.preheader.us, !llvm.loop !881

for.end10:                                        ; preds = %for.cond2.for.end_crit_edge.us, %for.cond2.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_0(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val15.us = load i32, ptr %2, align 16
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i8 0, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !882

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !883

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_src_and_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %and23.i.us = and i8 %4, %retval.0.i.us
  store i8 %and23.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !884

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !885

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_src_and_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %not.i.us = xor i8 %4, -1
  %and2.i.us = and i8 %retval.0.i.us, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !886

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !887

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val15.us = load i32, ptr %2, align 16
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %3 = load i8, ptr %arrayidx.i18.us, align 1
  %not.i.us = xor i8 %3, -1
  store i8 %not.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !888

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !889

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_src(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i8 %retval.0.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !890

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !891

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_1(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #8 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %1 = getelementptr i8, ptr %s, i64 8
  %2 = getelementptr i8, ptr %s, i64 70576
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %s.val.us = load ptr, ptr %1, align 8
  %s.val15.us = load i32, ptr %2, align 16
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  store i8 -1, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %cirrus_src.exit.us, !llvm.loop !892

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !893

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc_and_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %and2.i.us = and i8 %4, %not.i.us
  store i8 %and2.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !894

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !895

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_src_xor_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %xor3.i.us = xor i8 %4, %retval.0.i.us
  store i8 %xor3.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !896

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !897

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_src_or_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %or3.i.us = or i8 %4, %retval.0.i.us
  store i8 %or3.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !898

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !899

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc_or_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %or.demorgan3.i.us = and i8 %4, %retval.0.i.us
  %or.i.us = xor i8 %or.demorgan3.i.us, -1
  store i8 %or.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !900

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !901

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_src_notxor_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %5 = xor i8 %retval.0.i.us, %4
  %not.i.us = xor i8 %5, -1
  store i8 %not.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !902

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !903

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_src_or_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %not.i.us = xor i8 %4, -1
  %or.i.us = or i8 %retval.0.i.us, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !904

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !905

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  store i8 %not.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !906

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !907

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc_or_dst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %not.i.us = xor i8 %retval.0.i.us, -1
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %or.i.us = or i8 %4, %not.i.us
  store i8 %or.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !908

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !909

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc_and_notdst(ptr nocapture noundef readonly %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #9 {
entry:
  %sub = sub i32 %dstpitch, %bltwidth
  %sub1 = sub i32 %srcpitch, %bltwidth
  %cmp = icmp slt i32 %bltheight, 2
  %0 = or i32 %sub, %sub1
  %or.cond.not = icmp sgt i32 %0, -1
  %or.cond = or i1 %cmp, %or.cond.not
  %cmp424 = icmp sgt i32 %bltheight, 0
  %or.cond28 = and i1 %or.cond, %cmp424
  br i1 %or.cond28, label %for.cond5.preheader.lr.ph, label %for.end13

for.cond5.preheader.lr.ph:                        ; preds = %entry
  %cmp619 = icmp sgt i32 %bltwidth, 0
  %cirrus_srccounter.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %vram_ptr.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask.i = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  br i1 %cmp619, label %for.cond5.preheader.us, label %for.end13

for.cond5.preheader.us:                           ; preds = %for.cond5.preheader.lr.ph, %for.cond5.for.end_crit_edge.us
  %y.027.us = phi i32 [ %inc12.us, %for.cond5.for.end_crit_edge.us ], [ 0, %for.cond5.preheader.lr.ph ]
  %dstaddr.addr.026.us = phi i32 [ %add.us, %for.cond5.for.end_crit_edge.us ], [ %dstaddr, %for.cond5.preheader.lr.ph ]
  %srcaddr.addr.025.us = phi i32 [ %add10.us, %for.cond5.for.end_crit_edge.us ], [ %srcaddr, %for.cond5.preheader.lr.ph ]
  br label %for.body7.us

for.body7.us:                                     ; preds = %for.cond5.preheader.us, %cirrus_src.exit.us
  %x.022.us = phi i32 [ 0, %for.cond5.preheader.us ], [ %inc9.us, %cirrus_src.exit.us ]
  %dstaddr.addr.121.us = phi i32 [ %dstaddr.addr.026.us, %for.cond5.preheader.us ], [ %inc.us, %cirrus_src.exit.us ]
  %srcaddr.addr.120.us = phi i32 [ %srcaddr.addr.025.us, %for.cond5.preheader.us ], [ %inc8.us, %cirrus_src.exit.us ]
  %1 = load i32, ptr %cirrus_srccounter.i, align 16
  %tobool.not.i.us = icmp eq i32 %1, 0
  br i1 %tobool.not.i.us, label %if.else.i.us, label %if.then.i.us

if.then.i.us:                                     ; preds = %for.body7.us
  %and.i.us = and i32 %srcaddr.addr.120.us, 8191
  %idxprom.i.us = zext nneg i32 %and.i.us to i64
  %arrayidx.i.us = getelementptr %struct.CirrusVGAState, ptr %s, i64 0, i32 32, i64 %idxprom.i.us
  %s.val.us.pre = load ptr, ptr %vram_ptr.i, align 8
  %s.val15.us.pre = load i32, ptr %cirrus_addr_mask.i, align 16
  br label %cirrus_src.exit.us

if.else.i.us:                                     ; preds = %for.body7.us
  %2 = load ptr, ptr %vram_ptr.i, align 8
  %3 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and1.i.us = and i32 %3, %srcaddr.addr.120.us
  %idxprom2.i.us = zext i32 %and1.i.us to i64
  %arrayidx3.i.us = getelementptr i8, ptr %2, i64 %idxprom2.i.us
  br label %cirrus_src.exit.us

cirrus_src.exit.us:                               ; preds = %if.else.i.us, %if.then.i.us
  %s.val15.us = phi i32 [ %s.val15.us.pre, %if.then.i.us ], [ %3, %if.else.i.us ]
  %s.val.us = phi ptr [ %s.val.us.pre, %if.then.i.us ], [ %2, %if.else.i.us ]
  %retval.0.in.i.us = phi ptr [ %arrayidx.i.us, %if.then.i.us ], [ %arrayidx3.i.us, %if.else.i.us ]
  %retval.0.i.us = load i8, ptr %retval.0.in.i.us, align 1
  %and.i16.us = and i32 %s.val15.us, %dstaddr.addr.121.us
  %idxprom.i17.us = zext i32 %and.i16.us to i64
  %arrayidx.i18.us = getelementptr i8, ptr %s.val.us, i64 %idxprom.i17.us
  %4 = load i8, ptr %arrayidx.i18.us, align 1
  %and3.demorgan3.i.us = or i8 %4, %retval.0.i.us
  %and3.i.us = xor i8 %and3.demorgan3.i.us, -1
  store i8 %and3.i.us, ptr %arrayidx.i18.us, align 1
  %inc.us = add i32 %dstaddr.addr.121.us, 1
  %inc8.us = add i32 %srcaddr.addr.120.us, 1
  %inc9.us = add nuw nsw i32 %x.022.us, 1
  %exitcond.not = icmp eq i32 %inc9.us, %bltwidth
  br i1 %exitcond.not, label %for.cond5.for.end_crit_edge.us, label %for.body7.us, !llvm.loop !910

for.cond5.for.end_crit_edge.us:                   ; preds = %cirrus_src.exit.us
  %add.us = add i32 %inc.us, %sub
  %add10.us = add i32 %inc8.us, %sub1
  %inc12.us = add nuw nsw i32 %y.027.us, 1
  %exitcond30.not = icmp eq i32 %inc12.us, %bltheight
  br i1 %exitcond30.not, label %for.end13, label %for.cond5.preheader.us, !llvm.loop !911

for.end13:                                        ; preds = %for.cond5.for.end_crit_edge.us, %for.cond5.preheader.lr.ph, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc i32 @cirrus_bitblt_common_patterncopy(ptr noundef %s) unnamed_addr #0 {
entry:
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %0 = load i32, ptr %cirrus_srccounter, align 16
  %tobool.not = icmp eq i32 %0, 0
  br i1 %tobool.not, label %if.then, label %if.end8

if.then:                                          ; preds = %entry
  %get_bpp = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 32
  %1 = load ptr, ptr %get_bpp, align 16
  %call = tail call i32 %1(ptr noundef nonnull %s) #14
  switch i32 %call, label %sw.default [
    i32 8, label %sw.epilog
    i32 15, label %sw.bb3
    i32 16, label %sw.bb3
  ]

sw.bb3:                                           ; preds = %if.then, %if.then
  br label %sw.epilog

sw.default:                                       ; preds = %if.then
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then, %sw.default, %sw.bb3
  %patternsize.0 = phi i32 [ 256, %sw.default ], [ 128, %sw.bb3 ], [ 64, %if.then ]
  %not = sub nsw i32 0, %patternsize.0
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %2 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and = and i32 %2, %not
  store i32 %and, ptr %cirrus_blt_srcaddr, align 16
  %add = add i32 %and, %patternsize.0
  %vram_size = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %3 = load i32, ptr %vram_size, align 16
  %cmp = icmp ugt i32 %add, %3
  br i1 %cmp, label %return, label %if.end8

if.end8:                                          ; preds = %sw.epilog, %entry
  %cirrus_blt_width.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 21
  %4 = load i32, ptr %cirrus_blt_width.i, align 4
  %cmp.i = icmp sgt i32 %4, 0
  br i1 %cmp.i, label %if.end.i, label %if.else.i

if.else.i:                                        ; preds = %if.end8
  tail call void @__assert_fail(ptr noundef nonnull @.str.52, ptr noundef nonnull @.str.53, i32 noundef 236, ptr noundef nonnull @__PRETTY_FUNCTION__.blit_is_unsafe) #15
  unreachable

if.end.i:                                         ; preds = %if.end8
  %cirrus_blt_height.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 22
  %5 = load i32, ptr %cirrus_blt_height.i, align 8
  %cmp1.i = icmp sgt i32 %5, 0
  br i1 %cmp1.i, label %if.end4.i, label %if.else3.i

if.else3.i:                                       ; preds = %if.end.i
  tail call void @__assert_fail(ptr noundef nonnull @.str.54, ptr noundef nonnull @.str.53, i32 noundef 237, ptr noundef nonnull @__PRETTY_FUNCTION__.blit_is_unsafe) #15
  unreachable

if.end4.i:                                        ; preds = %if.end.i
  %cmp6.i = icmp ugt i32 %4, 8192
  br i1 %cmp6.i, label %return, label %if.end8.i

if.end8.i:                                        ; preds = %if.end4.i
  %cirrus_blt_dstpitch.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 23
  %6 = load i32, ptr %cirrus_blt_dstpitch.i, align 4
  %cirrus_blt_dstaddr.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 27
  %7 = load i32, ptr %cirrus_blt_dstaddr.i, align 4
  %tobool.not.i.i = icmp eq i32 %6, 0
  br i1 %tobool.not.i.i, label %return, label %if.end.i.i

if.end.i.i:                                       ; preds = %if.end8.i
  %cmp.i.i = icmp slt i32 %6, 0
  %conv.i.i = sext i32 %7 to i64
  %conv2.i.i = zext nneg i32 %5 to i64
  %sub.i.i = add nsw i64 %conv2.i.i, -1
  %conv4.i.i = zext nneg i32 %4 to i64
  br i1 %cmp.i.i, label %if.then1.i.i, label %blit_is_unsafe.exit

if.then1.i.i:                                     ; preds = %if.end.i.i
  %conv3.i.i = sext i32 %6 to i64
  %mul.i.i = mul nsw i64 %sub.i.i, %conv3.i.i
  %add.i.i = sub nsw i64 %conv.i.i, %conv4.i.i
  %sub5.i.i = add nsw i64 %add.i.i, %mul.i.i
  %cmp6.i.i = icmp slt i64 %sub5.i.i, -1
  br i1 %cmp6.i.i, label %return, label %lor.lhs.false.i.i

lor.lhs.false.i.i:                                ; preds = %if.then1.i.i
  %vram_size.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %8 = load i32, ptr %vram_size.i.i, align 16
  %cmp8.not.i.i.not = icmp ugt i32 %8, %7
  br i1 %cmp8.not.i.i.not, label %if.end11, label %return

blit_is_unsafe.exit:                              ; preds = %if.end.i.i
  %conv16.i.i = zext nneg i32 %6 to i64
  %mul17.i.i = mul nuw nsw i64 %sub.i.i, %conv16.i.i
  %add18.i.i = add nsw i64 %conv.i.i, %conv4.i.i
  %add21.i.i = add nsw i64 %add18.i.i, %mul17.i.i
  %vram_size23.i.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 3
  %9 = load i32, ptr %vram_size23.i.i, align 16
  %conv24.i.i = zext i32 %9 to i64
  %cmp25.i.i = icmp sgt i64 %add21.i.i, %conv24.i.i
  br i1 %cmp25.i.i, label %return, label %if.end11

if.end11:                                         ; preds = %lor.lhs.false.i.i, %blit_is_unsafe.exit
  %cirrus_rop = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 31
  %10 = load ptr, ptr %cirrus_rop, align 8
  br i1 %tobool.not, label %cond.true, label %cond.end

cond.true:                                        ; preds = %if.end11
  %cirrus_blt_srcaddr13 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 28
  %11 = load i32, ptr %cirrus_blt_srcaddr13, align 16
  br label %cond.end

cond.end:                                         ; preds = %if.end11, %cond.true
  %cond = phi i32 [ %11, %cond.true ], [ 0, %if.end11 ]
  tail call void %10(ptr noundef nonnull %s, i32 noundef %7, i32 noundef %cond, i32 noundef %6, i32 noundef 0, i32 noundef %4, i32 noundef %5) #14
  %12 = load i32, ptr %cirrus_blt_dstpitch.i, align 4
  %13 = load i32, ptr %cirrus_blt_height.i, align 8
  %cmp218.i = icmp sgt i32 %13, 0
  br i1 %cmp218.i, label %for.body.lr.ph.i, label %return

for.body.lr.ph.i:                                 ; preds = %cond.end
  %14 = load i32, ptr %cirrus_blt_width.i, align 4
  %15 = load i32, ptr %cirrus_blt_dstaddr.i, align 4
  %cmp.i21 = icmp slt i32 %12, 0
  %sub.i = add i32 %14, -1
  %sub1.i = select i1 %cmp.i21, i32 %sub.i, i32 0
  %off_begin.addr.0.i = sub i32 %15, %sub1.i
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %vram.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  br label %for.body.i

for.body.i:                                       ; preds = %if.end21.i, %for.body.lr.ph.i
  %off_begin.addr.120.i = phi i32 [ %off_begin.addr.0.i, %for.body.lr.ph.i ], [ %add22.i, %if.end21.i ]
  %y.019.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %if.end21.i ]
  %16 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i = and i32 %16, %off_begin.addr.120.i
  %sub3.i = add i32 %and.i, %sub.i
  %and5.i = and i32 %sub3.i, %16
  %add6.i = add i32 %and5.i, 1
  %cmp7.not.i = icmp slt i32 %add6.i, %and.i
  %conv13.i = sext i32 %and.i to i64
  br i1 %cmp7.not.i, label %if.else.i22, label %if.then8.i

if.then8.i:                                       ; preds = %for.body.i
  %sub9.i = sub i32 %add6.i, %and.i
  br label %if.end21.i

if.else.i22:                                      ; preds = %for.body.i
  %add15.i = add i32 %16, 1
  %sub16.i = sub i32 %add15.i, %and.i
  %conv17.i = zext i32 %sub16.i to i64
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram.i, i64 noundef %conv13.i, i64 noundef %conv17.i) #14
  br label %if.end21.i

if.end21.i:                                       ; preds = %if.else.i22, %if.then8.i
  %add6.sink.i = phi i32 [ %add6.i, %if.else.i22 ], [ %sub9.i, %if.then8.i ]
  %.sink.i = phi i64 [ 0, %if.else.i22 ], [ %conv13.i, %if.then8.i ]
  %conv20.i = sext i32 %add6.sink.i to i64
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram.i, i64 noundef %.sink.i, i64 noundef %conv20.i) #14
  %add22.i = add i32 %off_begin.addr.120.i, %12
  %inc.i = add nuw nsw i32 %y.019.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %13
  br i1 %exitcond.not.i, label %return, label %for.body.i, !llvm.loop !10

return:                                           ; preds = %if.end21.i, %if.then1.i.i, %if.end8.i, %if.end4.i, %cond.end, %lor.lhs.false.i.i, %blit_is_unsafe.exit, %sw.epilog
  %retval.0 = phi i32 [ 0, %sw.epilog ], [ 0, %blit_is_unsafe.exit ], [ 0, %lor.lhs.false.i.i ], [ 1, %cond.end ], [ 0, %if.end4.i ], [ 0, %if.end8.i ], [ 0, %if.then1.i.i ], [ 1, %if.end21.i ]
  ret i32 %retval.0
}

declare void @dpy_gfx_update(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_vga_mem_read(ptr noundef %opaque, i64 noundef %addr, i32 %size) #0 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 7
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 1
  %cmp = icmp eq i8 %1, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %call = tail call i32 @vga_mem_readb(ptr noundef nonnull %opaque, i64 noundef %addr) #14
  %conv3 = zext i32 %call to i64
  br label %return

if.end:                                           ; preds = %entry
  %cmp4 = icmp ult i64 %addr, 65536
  br i1 %cmp4, label %if.then6, label %if.else37

if.then6:                                         ; preds = %if.end
  %shr = lshr i64 %addr, 15
  %2 = trunc i64 %addr to i32
  %conv9 = and i32 %2, 32767
  %arrayidx10 = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 17, i64 %shr
  %3 = load i32, ptr %arrayidx10, align 4
  %cmp11 = icmp ult i32 %conv9, %3
  br i1 %cmp11, label %if.then13, label %if.end64

if.then13:                                        ; preds = %if.then6
  %arrayidx15 = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 16, i64 %shr
  %4 = load i32, ptr %arrayidx15, align 4
  %add = add i32 %4, %conv9
  %arrayidx17 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 11
  %5 = load i8, ptr %arrayidx17, align 1
  %conv18 = zext i8 %5 to i32
  %and19 = and i32 %conv18, 20
  %cmp20 = icmp eq i32 %and19, 20
  br i1 %cmp20, label %if.then22, label %if.else

if.then22:                                        ; preds = %if.then13
  %shl = shl i32 %add, 4
  br label %if.end31

if.else:                                          ; preds = %if.then13
  %and27 = and i32 %conv18, 2
  %tobool.not = icmp eq i32 %and27, 0
  %shl29 = shl i32 %add, 3
  %spec.select = select i1 %tobool.not, i32 %add, i32 %shl29
  br label %if.end31

if.end31:                                         ; preds = %if.else, %if.then22
  %bank_offset.0 = phi i32 [ %shl, %if.then22 ], [ %spec.select, %if.else ]
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 10
  %6 = load i32, ptr %cirrus_addr_mask, align 16
  %and32 = and i32 %6, %bank_offset.0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 1
  %7 = load ptr, ptr %vram_ptr, align 8
  %idx.ext = zext i32 %and32 to i64
  %add.ptr = getelementptr i8, ptr %7, i64 %idx.ext
  %8 = load i8, ptr %add.ptr, align 1
  br label %if.end64

if.else37:                                        ; preds = %if.end
  %9 = and i64 %addr, -256
  %or.cond = icmp eq i64 %9, 98304
  br i1 %or.cond, label %if.then42, label %if.else56

if.then42:                                        ; preds = %if.else37
  %arrayidx45 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 23
  %10 = load i8, ptr %arrayidx45, align 1
  %11 = and i8 %10, 68
  %cmp48 = icmp eq i8 %11, 4
  br i1 %cmp48, label %if.then50, label %if.end64

if.then50:                                        ; preds = %if.then42
  %12 = trunc i64 %addr to i32
  %conv52 = and i32 %12, 255
  %call53 = tail call fastcc zeroext i8 @cirrus_mmio_blt_read(ptr noundef nonnull %opaque, i32 noundef %conv52)
  br label %if.end64

if.else56:                                        ; preds = %if.else37
  %13 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %13, 2048
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %if.end64, label %if.then61

if.then61:                                        ; preds = %if.else56
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.58, i64 noundef %addr) #14
  br label %if.end64

if.end64:                                         ; preds = %if.then6, %if.then50, %if.then42, %if.else56, %if.then61, %if.end31
  %val.0.shrunk = phi i8 [ %8, %if.end31 ], [ %call53, %if.then50 ], [ -1, %if.then42 ], [ -1, %if.then61 ], [ -1, %if.else56 ], [ -1, %if.then6 ]
  %conv65 = zext i8 %val.0.shrunk to i64
  br label %return

return:                                           ; preds = %if.end64, %if.then
  %retval.0 = phi i64 [ %conv3, %if.then ], [ %conv65, %if.end64 ]
  ret i64 %retval.0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_mem_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %mem_value, i32 %size) #0 {
entry:
  %arrayidx = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 7
  %0 = load i8, ptr %arrayidx, align 1
  %1 = and i8 %0, 1
  %cmp = icmp eq i8 %1, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %conv3 = trunc i64 %mem_value to i32
  tail call void @vga_mem_writeb(ptr noundef nonnull %opaque, i64 noundef %addr, i32 noundef %conv3) #14
  br label %if.end108

if.end:                                           ; preds = %entry
  %cmp4 = icmp ult i64 %addr, 65536
  br i1 %cmp4, label %if.then6, label %if.else83

if.then6:                                         ; preds = %if.end
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 33
  %2 = load ptr, ptr %cirrus_srcptr, align 16
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 34
  %3 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp7.not = icmp eq ptr %2, %3
  br i1 %cmp7.not, label %if.else, label %if.then9

if.then9:                                         ; preds = %if.then6
  %conv10 = trunc i64 %mem_value to i8
  %incdec.ptr = getelementptr i8, ptr %2, i64 1
  store ptr %incdec.ptr, ptr %cirrus_srcptr, align 16
  store i8 %conv10, ptr %2, align 1
  %4 = load ptr, ptr %cirrus_srcptr, align 16
  %5 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp14.not = icmp ult ptr %4, %5
  br i1 %cmp14.not, label %if.end108, label %if.then16

if.then16:                                        ; preds = %if.then9
  tail call fastcc void @cirrus_bitblt_cputovideo_next(ptr noundef nonnull %opaque)
  br label %if.end108

if.else:                                          ; preds = %if.then6
  %shr = lshr i64 %addr, 15
  %6 = trunc i64 %addr to i32
  %conv20 = and i32 %6, 32767
  %arrayidx21 = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 17, i64 %shr
  %7 = load i32, ptr %arrayidx21, align 4
  %cmp22 = icmp ult i32 %conv20, %7
  br i1 %cmp22, label %if.then24, label %if.end108

if.then24:                                        ; preds = %if.else
  %arrayidx26 = getelementptr %struct.CirrusVGAState, ptr %opaque, i64 0, i32 16, i64 %shr
  %8 = load i32, ptr %arrayidx26, align 4
  %add = add i32 %8, %conv20
  %arrayidx28 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 11
  %9 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %9 to i32
  %and30 = and i32 %conv29, 20
  %cmp31 = icmp eq i32 %and30, 20
  br i1 %cmp31, label %if.then33, label %if.else34

if.then33:                                        ; preds = %if.then24
  %shl = shl i32 %add, 4
  br label %if.end43

if.else34:                                        ; preds = %if.then24
  %and39 = and i32 %conv29, 2
  %tobool.not = icmp eq i32 %and39, 0
  %shl41 = shl i32 %add, 3
  %spec.select = select i1 %tobool.not, i32 %add, i32 %shl41
  br label %if.end43

if.end43:                                         ; preds = %if.else34, %if.then33
  %bank_offset.0 = phi i32 [ %shl, %if.then33 ], [ %spec.select, %if.else34 ]
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 10
  %10 = load i32, ptr %cirrus_addr_mask, align 16
  %and44 = and i32 %10, %bank_offset.0
  %arrayidx47 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 5
  %11 = load i8, ptr %arrayidx47, align 1
  %12 = and i8 %11, 7
  %and49 = zext nneg i8 %12 to i32
  %13 = add nsw i8 %12, -6
  %or.cond = icmp ult i8 %13, -2
  %and59 = and i32 %conv29, 4
  %cmp60 = icmp eq i32 %and59, 0
  %or.cond48 = or i1 %cmp60, %or.cond
  br i1 %or.cond48, label %if.then62, label %if.else67

if.then62:                                        ; preds = %if.end43
  %conv63 = trunc i64 %mem_value to i8
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 1
  %14 = load ptr, ptr %vram_ptr, align 8
  %idx.ext = zext i32 %and44 to i64
  %add.ptr = getelementptr i8, ptr %14, i64 %idx.ext
  store i8 %conv63, ptr %add.ptr, align 1
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 2
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram, i64 noundef %idx.ext, i64 noundef 8) #14
  br label %if.end108

if.else67:                                        ; preds = %if.end43
  %conv78 = trunc i64 %mem_value to i32
  br i1 %cmp31, label %if.else77, label %if.then75

if.then75:                                        ; preds = %if.else67
  tail call fastcc void @cirrus_mem_writeb_mode4and5_8bpp(ptr noundef nonnull %opaque, i32 noundef %and49, i32 noundef %and44, i32 noundef %conv78)
  br label %if.end108

if.else77:                                        ; preds = %if.else67
  tail call fastcc void @cirrus_mem_writeb_mode4and5_16bpp(ptr noundef nonnull %opaque, i32 noundef %and49, i32 noundef %and44, i32 noundef %conv78)
  br label %if.end108

if.else83:                                        ; preds = %if.end
  %15 = and i64 %addr, -256
  %or.cond1 = icmp eq i64 %15, 98304
  br i1 %or.cond1, label %if.then88, label %do.body

if.then88:                                        ; preds = %if.else83
  %arrayidx91 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 23
  %16 = load i8, ptr %arrayidx91, align 1
  %17 = and i8 %16, 68
  %cmp94 = icmp eq i8 %17, 4
  br i1 %cmp94, label %if.then96, label %if.end108

if.then96:                                        ; preds = %if.then88
  %18 = trunc i64 %addr to i32
  %conv98 = and i32 %18, 255
  %conv99 = trunc i64 %mem_value to i8
  tail call fastcc void @cirrus_mmio_blt_write(ptr noundef nonnull %opaque, i32 noundef %conv98, i8 noundef zeroext %conv99)
  br label %if.end108

do.body:                                          ; preds = %if.else83
  %19 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %19, 2048
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %if.end108, label %if.then105

if.then105:                                       ; preds = %do.body
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.62, i64 noundef %addr, i64 noundef %mem_value) #14
  br label %if.end108

if.end108:                                        ; preds = %if.then96, %if.then88, %do.body, %if.then105, %if.then16, %if.then9, %if.then62, %if.else77, %if.then75, %if.else, %if.then
  ret void
}

declare i32 @vga_mem_readb(ptr noundef, i64 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc zeroext i8 @cirrus_mmio_blt_read(ptr nocapture noundef readonly %s, i32 noundef %address) unnamed_addr #0 {
entry:
  %_now.i.i = alloca %struct.timeval, align 8
  switch i32 %address, label %do.body [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
    i32 2, label %sw.bb3
    i32 3, label %sw.bb5
    i32 4, label %sw.bb7
    i32 5, label %sw.bb9
    i32 6, label %sw.bb11
    i32 7, label %sw.bb13
    i32 8, label %sw.bb15
    i32 9, label %sw.bb17
    i32 10, label %sw.bb19
    i32 11, label %sw.bb21
    i32 12, label %sw.bb23
    i32 13, label %sw.bb25
    i32 14, label %sw.bb27
    i32 15, label %sw.bb29
    i32 16, label %sw.bb31
    i32 17, label %sw.bb33
    i32 18, label %sw.bb35
    i32 20, label %sw.bb37
    i32 21, label %sw.bb39
    i32 22, label %sw.bb41
    i32 23, label %sw.bb43
    i32 24, label %sw.bb45
    i32 26, label %sw.bb47
    i32 27, label %sw.bb49
    i32 28, label %sw.bb51
    i32 29, label %sw.bb53
    i32 32, label %sw.bb55
    i32 33, label %sw.bb57
    i32 64, label %sw.bb59
  ]

sw.bb:                                            ; preds = %entry
  %cirrus_shadow_gr0.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  %0 = load i8, ptr %cirrus_shadow_gr0.i, align 8
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  %arrayidx11.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  %1 = load i8, ptr %arrayidx11.i, align 1
  br label %sw.epilog

sw.bb3:                                           ; preds = %entry
  %arrayidx11.i35 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 18
  %2 = load i8, ptr %arrayidx11.i35, align 1
  br label %sw.epilog

sw.bb5:                                           ; preds = %entry
  %arrayidx11.i37 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 20
  %3 = load i8, ptr %arrayidx11.i37, align 1
  br label %sw.epilog

sw.bb7:                                           ; preds = %entry
  %cirrus_shadow_gr1.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  %4 = load i8, ptr %cirrus_shadow_gr1.i, align 1
  br label %sw.epilog

sw.bb9:                                           ; preds = %entry
  %arrayidx11.i40 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %5 = load i8, ptr %arrayidx11.i40, align 1
  br label %sw.epilog

sw.bb11:                                          ; preds = %entry
  %arrayidx11.i42 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 19
  %6 = load i8, ptr %arrayidx11.i42, align 1
  br label %sw.epilog

sw.bb13:                                          ; preds = %entry
  %arrayidx11.i44 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 21
  %7 = load i8, ptr %arrayidx11.i44, align 1
  br label %sw.epilog

sw.bb15:                                          ; preds = %entry
  %arrayidx11.i46 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 32
  %8 = load i8, ptr %arrayidx11.i46, align 1
  br label %sw.epilog

sw.bb17:                                          ; preds = %entry
  %arrayidx11.i48 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 33
  %9 = load i8, ptr %arrayidx11.i48, align 1
  br label %sw.epilog

sw.bb19:                                          ; preds = %entry
  %arrayidx11.i50 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 34
  %10 = load i8, ptr %arrayidx11.i50, align 1
  br label %sw.epilog

sw.bb21:                                          ; preds = %entry
  %arrayidx11.i52 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 35
  %11 = load i8, ptr %arrayidx11.i52, align 1
  br label %sw.epilog

sw.bb23:                                          ; preds = %entry
  %arrayidx11.i54 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 36
  %12 = load i8, ptr %arrayidx11.i54, align 1
  br label %sw.epilog

sw.bb25:                                          ; preds = %entry
  %arrayidx11.i56 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 37
  %13 = load i8, ptr %arrayidx11.i56, align 1
  br label %sw.epilog

sw.bb27:                                          ; preds = %entry
  %arrayidx11.i58 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 38
  %14 = load i8, ptr %arrayidx11.i58, align 1
  br label %sw.epilog

sw.bb29:                                          ; preds = %entry
  %arrayidx11.i60 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 39
  %15 = load i8, ptr %arrayidx11.i60, align 1
  br label %sw.epilog

sw.bb31:                                          ; preds = %entry
  %arrayidx11.i62 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 40
  %16 = load i8, ptr %arrayidx11.i62, align 1
  br label %sw.epilog

sw.bb33:                                          ; preds = %entry
  %arrayidx11.i64 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 41
  %17 = load i8, ptr %arrayidx11.i64, align 1
  br label %sw.epilog

sw.bb35:                                          ; preds = %entry
  %arrayidx11.i66 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 42
  %18 = load i8, ptr %arrayidx11.i66, align 1
  br label %sw.epilog

sw.bb37:                                          ; preds = %entry
  %arrayidx11.i68 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 44
  %19 = load i8, ptr %arrayidx11.i68, align 1
  br label %sw.epilog

sw.bb39:                                          ; preds = %entry
  %arrayidx11.i70 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 45
  %20 = load i8, ptr %arrayidx11.i70, align 1
  br label %sw.epilog

sw.bb41:                                          ; preds = %entry
  %arrayidx11.i72 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 46
  %21 = load i8, ptr %arrayidx11.i72, align 1
  br label %sw.epilog

sw.bb43:                                          ; preds = %entry
  %arrayidx11.i74 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  %22 = load i8, ptr %arrayidx11.i74, align 1
  br label %sw.epilog

sw.bb45:                                          ; preds = %entry
  %arrayidx11.i76 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 48
  %23 = load i8, ptr %arrayidx11.i76, align 1
  br label %sw.epilog

sw.bb47:                                          ; preds = %entry
  %arrayidx11.i78 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 50
  %24 = load i8, ptr %arrayidx11.i78, align 1
  br label %sw.epilog

sw.bb49:                                          ; preds = %entry
  %arrayidx11.i80 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 51
  %25 = load i8, ptr %arrayidx11.i80, align 1
  br label %sw.epilog

sw.bb51:                                          ; preds = %entry
  %arrayidx11.i82 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  %26 = load i8, ptr %arrayidx11.i82, align 1
  br label %sw.epilog

sw.bb53:                                          ; preds = %entry
  %arrayidx11.i84 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 53
  %27 = load i8, ptr %arrayidx11.i84, align 1
  br label %sw.epilog

sw.bb55:                                          ; preds = %entry
  %arrayidx11.i86 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 56
  %28 = load i8, ptr %arrayidx11.i86, align 1
  br label %sw.epilog

sw.bb57:                                          ; preds = %entry
  %arrayidx11.i88 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 57
  %29 = load i8, ptr %arrayidx11.i88, align 1
  br label %sw.epilog

sw.bb59:                                          ; preds = %entry
  %arrayidx11.i90 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 49
  %30 = load i8, ptr %arrayidx11.i90, align 1
  br label %sw.epilog

do.body:                                          ; preds = %entry
  %31 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %31, 2048
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %sw.epilog, label %if.then

if.then:                                          ; preds = %do.body
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.59, i32 noundef %address) #14
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then, %do.body, %sw.bb59, %sw.bb57, %sw.bb55, %sw.bb53, %sw.bb51, %sw.bb49, %sw.bb47, %sw.bb45, %sw.bb43, %sw.bb41, %sw.bb39, %sw.bb37, %sw.bb35, %sw.bb33, %sw.bb31, %sw.bb29, %sw.bb27, %sw.bb25, %sw.bb23, %sw.bb21, %sw.bb19, %sw.bb17, %sw.bb15, %sw.bb13, %sw.bb11, %sw.bb9, %sw.bb7, %sw.bb5, %sw.bb3, %sw.bb1, %sw.bb
  %value.0.shrunk = phi i8 [ -1, %if.then ], [ -1, %do.body ], [ %30, %sw.bb59 ], [ %29, %sw.bb57 ], [ %28, %sw.bb55 ], [ %27, %sw.bb53 ], [ %26, %sw.bb51 ], [ %25, %sw.bb49 ], [ %24, %sw.bb47 ], [ %23, %sw.bb45 ], [ %22, %sw.bb43 ], [ %21, %sw.bb41 ], [ %20, %sw.bb39 ], [ %19, %sw.bb37 ], [ %18, %sw.bb35 ], [ %17, %sw.bb33 ], [ %16, %sw.bb31 ], [ %15, %sw.bb29 ], [ %14, %sw.bb27 ], [ %13, %sw.bb25 ], [ %12, %sw.bb23 ], [ %11, %sw.bb21 ], [ %10, %sw.bb19 ], [ %9, %sw.bb17 ], [ %8, %sw.bb15 ], [ %7, %sw.bb13 ], [ %6, %sw.bb11 ], [ %5, %sw.bb9 ], [ %4, %sw.bb7 ], [ %3, %sw.bb5 ], [ %2, %sw.bb3 ], [ %1, %sw.bb1 ], [ %0, %sw.bb ]
  %value.0 = zext i8 %value.0.shrunk to i32
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %32 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %32, 0
  %33 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_BLT_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %33, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_vga_cirrus_write_blt.exit

land.lhs.true5.i.i:                               ; preds = %sw.epilog
  %34 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %34, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_vga_cirrus_write_blt.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %35 = load i8, ptr @message_with_timestamp, align 1
  %36 = and i8 %35, 1
  %tobool7.not.i.i = icmp eq i8 %36, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #14
  %call10.i.i = tail call i32 @qemu_get_thread_id() #14
  %37 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %38 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.60, i32 noundef %call10.i.i, i64 noundef %37, i64 noundef %38, i32 noundef %address, i32 noundef %value.0) #14
  br label %trace_vga_cirrus_write_blt.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.61, i32 noundef %address, i32 noundef %value.0) #14
  br label %trace_vga_cirrus_write_blt.exit

trace_vga_cirrus_write_blt.exit:                  ; preds = %sw.epilog, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  ret i8 %value.0.shrunk
}

declare void @vga_mem_writeb(ptr noundef, i64 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @cirrus_bitblt_cputovideo_next(ptr noundef %s) unnamed_addr #0 {
entry:
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 35
  %0 = load i32, ptr %cirrus_srccounter, align 16
  %cmp.not = icmp eq i32 %0, 0
  br i1 %cmp.not, label %if.end33, label %if.then

if.then:                                          ; preds = %entry
  %cirrus_blt_mode = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 29
  %1 = load i8, ptr %cirrus_blt_mode, align 4
  %2 = and i8 %1, 64
  %tobool.not = icmp eq i8 %2, 0
  br i1 %tobool.not, label %do.body.preheader, label %if.then1

do.body.preheader:                                ; preds = %if.then
  %cirrus_rop = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 31
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 27
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 21
  %cirrus_addr_mask.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %vram.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  %cirrus_blt_dstpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 23
  %cirrus_blt_srcpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 24
  %cirrus_bltbuf = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 32
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 33
  %.pre = load i32, ptr %cirrus_blt_dstaddr, align 4
  br label %do.body

if.then1:                                         ; preds = %if.then
  %call = tail call fastcc i32 @cirrus_bitblt_common_patterncopy(ptr noundef nonnull %s), !range !11
  br label %the_end

the_end:                                          ; preds = %if.end21.i, %if.then1
  %arrayidx.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 49
  %3 = load i8, ptr %arrayidx.i, align 1
  %4 = and i8 %3, -20
  store i8 %4, ptr %arrayidx.i, align 1
  %cirrus_srcptr.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 33
  %5 = load ptr, ptr %cirrus_srcptr.i, align 16
  %cirrus_bltbuf.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 32
  %cmp.not.i = icmp eq ptr %5, %cirrus_bltbuf.i
  br i1 %cmp.not.i, label %lor.rhs.i, label %if.end.critedge.i

lor.rhs.i:                                        ; preds = %the_end
  %cirrus_srcptr_end.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  %6 = load ptr, ptr %cirrus_srcptr_end.i, align 8
  %cmp6.not.i = icmp eq ptr %6, %cirrus_bltbuf.i
  store ptr %cirrus_bltbuf.i, ptr %cirrus_srcptr_end.i, align 8
  store i32 0, ptr %cirrus_srccounter, align 16
  br i1 %cmp6.not.i, label %if.end33, label %if.end.i

if.end.critedge.i:                                ; preds = %the_end
  store ptr %cirrus_bltbuf.i, ptr %cirrus_srcptr.i, align 16
  %cirrus_srcptr_end13.c.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 34
  store ptr %cirrus_bltbuf.i, ptr %cirrus_srcptr_end13.c.i, align 8
  store i32 0, ptr %cirrus_srccounter, align 16
  br label %if.end.i

if.end.i:                                         ; preds = %if.end.critedge.i, %lor.rhs.i
  tail call fastcc void @cirrus_update_memory_access(ptr noundef nonnull %s)
  br label %if.end33

do.body:                                          ; preds = %do.body.preheader, %if.end
  %7 = phi i32 [ %.pre, %do.body.preheader ], [ %add, %if.end ]
  %8 = load ptr, ptr %cirrus_rop, align 8
  %9 = load i32, ptr %cirrus_blt_width, align 4
  tail call void %8(ptr noundef nonnull %s, i32 noundef %7, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef %9, i32 noundef 1) #14
  %10 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %11 = load i32, ptr %cirrus_blt_width, align 4
  %sub.i = add i32 %11, -1
  %12 = load i32, ptr %cirrus_addr_mask.i, align 16
  %and.i = and i32 %12, %10
  %sub3.i = add i32 %sub.i, %and.i
  %and5.i = and i32 %sub3.i, %12
  %add6.i = add i32 %and5.i, 1
  %cmp7.not.i = icmp slt i32 %add6.i, %and.i
  %conv13.i = sext i32 %and.i to i64
  br i1 %cmp7.not.i, label %if.else.i, label %if.then8.i

if.then8.i:                                       ; preds = %do.body
  %sub9.i = sub i32 %add6.i, %and.i
  br label %if.end21.i

if.else.i:                                        ; preds = %do.body
  %add15.i = add i32 %12, 1
  %sub16.i = sub i32 %add15.i, %and.i
  %conv17.i = zext i32 %sub16.i to i64
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram.i, i64 noundef %conv13.i, i64 noundef %conv17.i) #14
  br label %if.end21.i

if.end21.i:                                       ; preds = %if.else.i, %if.then8.i
  %add6.sink.i = phi i32 [ %add6.i, %if.else.i ], [ %sub9.i, %if.then8.i ]
  %.sink.i = phi i64 [ 0, %if.else.i ], [ %conv13.i, %if.then8.i ]
  %conv20.i = sext i32 %add6.sink.i to i64
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram.i, i64 noundef %.sink.i, i64 noundef %conv20.i) #14
  %13 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %14 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %add = add i32 %14, %13
  store i32 %add, ptr %cirrus_blt_dstaddr, align 4
  %15 = load i32, ptr %cirrus_blt_srcpitch, align 16
  %16 = load i32, ptr %cirrus_srccounter, align 16
  %sub = sub i32 %16, %15
  store i32 %sub, ptr %cirrus_srccounter, align 16
  %cmp8 = icmp eq i32 %16, %15
  br i1 %cmp8, label %the_end, label %if.end

if.end:                                           ; preds = %if.end21.i
  %idx.ext = sext i32 %15 to i64
  %add.ptr = getelementptr i8, ptr %cirrus_bltbuf, i64 %idx.ext
  %17 = load ptr, ptr %cirrus_srcptr_end, align 8
  %sub.ptr.lhs.cast = ptrtoint ptr %17 to i64
  %sub.ptr.rhs.cast = ptrtoint ptr %add.ptr to i64
  %sub.ptr.sub = sub i64 %sub.ptr.lhs.cast, %sub.ptr.rhs.cast
  %cond = tail call i64 @llvm.smin.i64(i64 %sub.ptr.sub, i64 8192)
  %sext = shl i64 %cond, 32
  %conv17 = ashr exact i64 %sext, 32
  tail call void @llvm.memmove.p0.p0.i64(ptr nonnull align 16 %cirrus_bltbuf, ptr align 1 %add.ptr, i64 %conv17, i1 false)
  %add.ptr21 = getelementptr i8, ptr %cirrus_bltbuf, i64 %conv17
  store ptr %add.ptr21, ptr %cirrus_srcptr, align 16
  store ptr %add.ptr, ptr %cirrus_srcptr_end, align 8
  %cmp30.not = icmp ult ptr %add.ptr21, %add.ptr
  br i1 %cmp30.not, label %if.end33, label %do.body, !llvm.loop !912

if.end33:                                         ; preds = %if.end, %if.end.i, %lor.rhs.i, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @cirrus_mem_writeb_mode4and5_8bpp(ptr noundef %s, i32 noundef %mode, i32 noundef %offset, i32 noundef %mem_value) unnamed_addr #0 {
entry:
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  %cmp2 = icmp eq i32 %mode, 5
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  br i1 %cmp2, label %for.body.us, label %for.body

for.body.us:                                      ; preds = %entry, %for.body.us
  %x.011.us = phi i32 [ %inc.us, %for.body.us ], [ 0, %entry ]
  %val.010.us = phi i32 [ %shl.us, %for.body.us ], [ %mem_value, %entry ]
  %0 = load ptr, ptr %vram_ptr, align 8
  %add.us = add i32 %x.011.us, %offset
  %1 = load i32, ptr %cirrus_addr_mask, align 16
  %and.us = and i32 %1, %add.us
  %idx.ext.us = zext i32 %and.us to i64
  %add.ptr.us = getelementptr i8, ptr %0, i64 %idx.ext.us
  %and1.us = and i32 %val.010.us, 128
  %tobool.not.us = icmp eq i32 %and1.us, 0
  %spec.select = select i1 %tobool.not.us, ptr %cirrus_shadow_gr0, ptr %cirrus_shadow_gr1
  %storemerge = load i8, ptr %spec.select, align 1
  store i8 %storemerge, ptr %add.ptr.us, align 1
  %shl.us = shl i32 %val.010.us, 1
  %inc.us = add nuw nsw i32 %x.011.us, 1
  %exitcond13.not = icmp eq i32 %inc.us, 8
  br i1 %exitcond13.not, label %for.end, label %for.body.us, !llvm.loop !913

for.body:                                         ; preds = %entry, %if.end4
  %x.011 = phi i32 [ %inc, %if.end4 ], [ 0, %entry ]
  %val.010 = phi i32 [ %shl, %if.end4 ], [ %mem_value, %entry ]
  %and1 = and i32 %val.010, 128
  %tobool.not = icmp eq i32 %and1, 0
  br i1 %tobool.not, label %if.end4, label %if.then

if.then:                                          ; preds = %for.body
  %2 = load ptr, ptr %vram_ptr, align 8
  %3 = load i32, ptr %cirrus_addr_mask, align 16
  %add = add i32 %x.011, %offset
  %and = and i32 %3, %add
  %idx.ext = zext i32 %and to i64
  %add.ptr = getelementptr i8, ptr %2, i64 %idx.ext
  %4 = load i8, ptr %cirrus_shadow_gr1, align 1
  store i8 %4, ptr %add.ptr, align 1
  br label %if.end4

if.end4:                                          ; preds = %for.body, %if.then
  %shl = shl i32 %val.010, 1
  %inc = add nuw nsw i32 %x.011, 1
  %exitcond.not = icmp eq i32 %inc, 8
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !913

for.end:                                          ; preds = %if.end4, %for.body.us
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  %conv = zext i32 %offset to i64
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram, i64 noundef %conv, i64 noundef 8) #14
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @cirrus_mem_writeb_mode4and5_16bpp(ptr noundef %s, i32 noundef %mode, i32 noundef %offset, i32 noundef %mem_value) unnamed_addr #0 {
entry:
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 1
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 10
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  %arrayidx = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  %cmp5 = icmp eq i32 %mode, 5
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  %arrayidx9 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  br i1 %cmp5, label %for.body.us, label %for.body

for.body.us:                                      ; preds = %entry, %for.body.us
  %x.015.us = phi i32 [ %inc.us, %for.body.us ], [ 0, %entry ]
  %val.014.us = phi i32 [ %shl.us, %for.body.us ], [ %mem_value, %entry ]
  %0 = load ptr, ptr %vram_ptr, align 8
  %mul.us = shl nuw nsw i32 %x.015.us, 1
  %add.us = add i32 %mul.us, %offset
  %1 = load i32, ptr %cirrus_addr_mask, align 16
  %and.us = and i32 %add.us, -2
  %and1.us = and i32 %and.us, %1
  %idx.ext.us = zext i32 %and1.us to i64
  %add.ptr.us = getelementptr i8, ptr %0, i64 %idx.ext.us
  %and2.us = and i32 %val.014.us, 128
  %tobool.not.us = icmp eq i32 %and2.us, 0
  %cirrus_shadow_gr0.cirrus_shadow_gr1 = select i1 %tobool.not.us, ptr %cirrus_shadow_gr0, ptr %cirrus_shadow_gr1
  %arrayidx9.arrayidx = select i1 %tobool.not.us, ptr %arrayidx9, ptr %arrayidx
  %.sink19 = load i8, ptr %cirrus_shadow_gr0.cirrus_shadow_gr1, align 1
  store i8 %.sink19, ptr %add.ptr.us, align 1
  %.sink = load i8, ptr %arrayidx9.arrayidx, align 1
  %2 = getelementptr i8, ptr %add.ptr.us, i64 1
  store i8 %.sink, ptr %2, align 1
  %shl.us = shl i32 %val.014.us, 1
  %inc.us = add nuw nsw i32 %x.015.us, 1
  %exitcond17.not = icmp eq i32 %inc.us, 8
  br i1 %exitcond17.not, label %for.end, label %for.body.us, !llvm.loop !914

for.body:                                         ; preds = %entry, %if.end11
  %x.015 = phi i32 [ %inc, %if.end11 ], [ 0, %entry ]
  %val.014 = phi i32 [ %shl, %if.end11 ], [ %mem_value, %entry ]
  %and2 = and i32 %val.014, 128
  %tobool.not = icmp eq i32 %and2, 0
  br i1 %tobool.not, label %if.end11, label %if.then

if.then:                                          ; preds = %for.body
  %3 = load ptr, ptr %vram_ptr, align 8
  %mul = shl nuw nsw i32 %x.015, 1
  %add = add i32 %mul, %offset
  %and = and i32 %add, -2
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and1 = and i32 %and, %4
  %idx.ext = zext i32 %and1 to i64
  %add.ptr = getelementptr i8, ptr %3, i64 %idx.ext
  %5 = load i8, ptr %cirrus_shadow_gr1, align 1
  store i8 %5, ptr %add.ptr, align 1
  %6 = load i8, ptr %arrayidx, align 1
  %add.ptr4 = getelementptr i8, ptr %add.ptr, i64 1
  store i8 %6, ptr %add.ptr4, align 1
  br label %if.end11

if.end11:                                         ; preds = %for.body, %if.then
  %shl = shl i32 %val.014, 1
  %inc = add nuw nsw i32 %x.015, 1
  %exitcond.not = icmp eq i32 %inc, 8
  br i1 %exitcond.not, label %for.end, label %for.body, !llvm.loop !914

for.end:                                          ; preds = %if.end11, %for.body.us
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 2
  %conv = zext i32 %offset to i64
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram, i64 noundef %conv, i64 noundef 16) #14
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal fastcc void @cirrus_mmio_blt_write(ptr noundef %s, i32 noundef %address, i8 noundef zeroext %value) unnamed_addr #0 {
entry:
  %_now.i.i.i550 = alloca %struct.timeval, align 8
  %_now.i.i.i532 = alloca %struct.timeval, align 8
  %_now.i.i.i514 = alloca %struct.timeval, align 8
  %_now.i.i.i496 = alloca %struct.timeval, align 8
  %_now.i.i.i478 = alloca %struct.timeval, align 8
  %_now.i.i.i460 = alloca %struct.timeval, align 8
  %_now.i.i.i442 = alloca %struct.timeval, align 8
  %_now.i.i.i424 = alloca %struct.timeval, align 8
  %_now.i.i.i407 = alloca %struct.timeval, align 8
  %_now.i.i.i389 = alloca %struct.timeval, align 8
  %_now.i.i.i371 = alloca %struct.timeval, align 8
  %_now.i.i.i353 = alloca %struct.timeval, align 8
  %_now.i.i.i335 = alloca %struct.timeval, align 8
  %_now.i.i.i316 = alloca %struct.timeval, align 8
  %_now.i.i.i298 = alloca %struct.timeval, align 8
  %_now.i.i.i279 = alloca %struct.timeval, align 8
  %_now.i.i.i261 = alloca %struct.timeval, align 8
  %_now.i.i.i242 = alloca %struct.timeval, align 8
  %_now.i.i.i224 = alloca %struct.timeval, align 8
  %_now.i.i.i207 = alloca %struct.timeval, align 8
  %_now.i.i.i189 = alloca %struct.timeval, align 8
  %_now.i.i.i171 = alloca %struct.timeval, align 8
  %_now.i.i.i153 = alloca %struct.timeval, align 8
  %_now.i.i.i135 = alloca %struct.timeval, align 8
  %_now.i.i.i118 = alloca %struct.timeval, align 8
  %_now.i.i.i100 = alloca %struct.timeval, align 8
  %_now.i.i.i82 = alloca %struct.timeval, align 8
  %_now.i.i.i65 = alloca %struct.timeval, align 8
  %_now.i.i.i = alloca %struct.timeval, align 8
  %_now.i.i = alloca %struct.timeval, align 8
  %conv = zext i8 %value to i32
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i)
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i = icmp ne i32 %0, 0
  %1 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_BLT_DSTATE, align 2
  %tobool4.i.i = icmp ne i16 %1, 0
  %or.cond.i.i = select i1 %tobool.i.i, i1 %tobool4.i.i, i1 false
  br i1 %or.cond.i.i, label %land.lhs.true5.i.i, label %trace_vga_cirrus_write_blt.exit

land.lhs.true5.i.i:                               ; preds = %entry
  %2 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i = and i32 %2, 32768
  %cmp.i.not.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.not.i.i, label %trace_vga_cirrus_write_blt.exit, label %if.then.i.i

if.then.i.i:                                      ; preds = %land.lhs.true5.i.i
  %3 = load i8, ptr @message_with_timestamp, align 1
  %4 = and i8 %3, 1
  %tobool7.not.i.i = icmp eq i8 %4, 0
  br i1 %tobool7.not.i.i, label %if.else.i.i, label %if.then8.i.i

if.then8.i.i:                                     ; preds = %if.then.i.i
  %call9.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i, ptr noundef null) #14
  %call10.i.i = tail call i32 @qemu_get_thread_id() #14
  %5 = load i64, ptr %_now.i.i, align 8
  %tv_usec.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i, i64 0, i32 1
  %6 = load i64, ptr %tv_usec.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.60, i32 noundef %call10.i.i, i64 noundef %5, i64 noundef %6, i32 noundef %address, i32 noundef %conv) #14
  br label %trace_vga_cirrus_write_blt.exit

if.else.i.i:                                      ; preds = %if.then.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.61, i32 noundef %address, i32 noundef %conv) #14
  br label %trace_vga_cirrus_write_blt.exit

trace_vga_cirrus_write_blt.exit:                  ; preds = %entry, %land.lhs.true5.i.i, %if.then8.i.i, %if.else.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i)
  switch i32 %address, label %do.body [
    i32 0, label %sw.bb
    i32 1, label %sw.bb2
    i32 2, label %sw.bb4
    i32 3, label %sw.bb6
    i32 4, label %sw.bb8
    i32 5, label %sw.bb10
    i32 6, label %sw.bb12
    i32 7, label %sw.bb14
    i32 8, label %sw.bb16
    i32 9, label %sw.bb18
    i32 10, label %sw.bb20
    i32 11, label %sw.bb22
    i32 12, label %sw.bb24
    i32 13, label %sw.bb26
    i32 14, label %sw.bb28
    i32 15, label %sw.bb30
    i32 16, label %sw.bb32
    i32 17, label %sw.bb34
    i32 18, label %sw.bb36
    i32 19, label %sw.epilog
    i32 20, label %sw.bb39
    i32 21, label %sw.bb41
    i32 22, label %sw.bb43
    i32 23, label %sw.bb45
    i32 24, label %sw.bb47
    i32 26, label %sw.bb49
    i32 27, label %sw.bb51
    i32 28, label %sw.bb53
    i32 29, label %sw.bb55
    i32 32, label %sw.bb57
    i32 33, label %sw.bb59
    i32 64, label %sw.bb61
  ]

sw.bb:                                            ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i)
  %7 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i = icmp ne i32 %7, 0
  %8 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i = icmp ne i16 %8, 0
  %or.cond.i.i.i = select i1 %tobool.i.i.i, i1 %tobool4.i.i.i, i1 false
  br i1 %or.cond.i.i.i, label %land.lhs.true5.i.i.i, label %cirrus_vga_write_gr.exit

land.lhs.true5.i.i.i:                             ; preds = %sw.bb
  %9 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i = and i32 %9, 32768
  %cmp.i.not.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.not.i.i.i, label %cirrus_vga_write_gr.exit, label %if.then.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true5.i.i.i
  %10 = load i8, ptr @message_with_timestamp, align 1
  %11 = and i8 %10, 1
  %tobool7.not.i.i.i = icmp eq i8 %11, 0
  br i1 %tobool7.not.i.i.i, label %if.else.i.i.i, label %if.then8.i.i.i

if.then8.i.i.i:                                   ; preds = %if.then.i.i.i
  %call9.i.i.i = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i, ptr noundef null) #14
  %call10.i.i.i = tail call i32 @qemu_get_thread_id() #14
  %12 = load i64, ptr %_now.i.i.i, align 8
  %tv_usec.i.i.i = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i, i64 0, i32 1
  %13 = load i64, ptr %tv_usec.i.i.i, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i, i64 noundef %12, i64 noundef %13, i32 noundef 0, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit

if.else.i.i.i:                                    ; preds = %if.then.i.i.i
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 0, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit

cirrus_vga_write_gr.exit:                         ; preds = %sw.bb, %land.lhs.true5.i.i.i, %if.then8.i.i.i, %if.else.i.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i)
  %14 = load i8, ptr @gr_mask, align 16
  %conv3.i = and i8 %14, %value
  %gr.i = getelementptr inbounds %struct.VGACommonState, ptr %s, i64 0, i32 14
  store i8 %conv3.i, ptr %gr.i, align 1
  %cirrus_shadow_gr0.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 12
  store i8 %value, ptr %cirrus_shadow_gr0.i, align 8
  br label %sw.epilog

sw.bb2:                                           ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i65)
  %15 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i66 = icmp ne i32 %15, 0
  %16 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i67 = icmp ne i16 %16, 0
  %or.cond.i.i.i68 = select i1 %tobool.i.i.i66, i1 %tobool4.i.i.i67, i1 false
  br i1 %or.cond.i.i.i68, label %land.lhs.true5.i.i.i69, label %cirrus_vga_write_gr.exit81

land.lhs.true5.i.i.i69:                           ; preds = %sw.bb2
  %17 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i70 = and i32 %17, 32768
  %cmp.i.not.i.i.i71 = icmp eq i32 %and.i.i.i.i70, 0
  br i1 %cmp.i.not.i.i.i71, label %cirrus_vga_write_gr.exit81, label %if.then.i.i.i72

if.then.i.i.i72:                                  ; preds = %land.lhs.true5.i.i.i69
  %18 = load i8, ptr @message_with_timestamp, align 1
  %19 = and i8 %18, 1
  %tobool7.not.i.i.i73 = icmp eq i8 %19, 0
  br i1 %tobool7.not.i.i.i73, label %if.else.i.i.i79, label %if.then8.i.i.i74

if.then8.i.i.i74:                                 ; preds = %if.then.i.i.i72
  %call9.i.i.i75 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i65, ptr noundef null) #14
  %call10.i.i.i76 = tail call i32 @qemu_get_thread_id() #14
  %20 = load i64, ptr %_now.i.i.i65, align 8
  %tv_usec.i.i.i77 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i65, i64 0, i32 1
  %21 = load i64, ptr %tv_usec.i.i.i77, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i76, i64 noundef %20, i64 noundef %21, i32 noundef 16, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit81

if.else.i.i.i79:                                  ; preds = %if.then.i.i.i72
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 16, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit81

cirrus_vga_write_gr.exit81:                       ; preds = %sw.bb2, %land.lhs.true5.i.i.i69, %if.then8.i.i.i74, %if.else.i.i.i79
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i65)
  %arrayidx52.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 16
  store i8 %value, ptr %arrayidx52.i, align 1
  br label %sw.epilog

sw.bb4:                                           ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i82)
  %22 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i83 = icmp ne i32 %22, 0
  %23 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i84 = icmp ne i16 %23, 0
  %or.cond.i.i.i85 = select i1 %tobool.i.i.i83, i1 %tobool4.i.i.i84, i1 false
  br i1 %or.cond.i.i.i85, label %land.lhs.true5.i.i.i87, label %cirrus_vga_write_gr.exit99

land.lhs.true5.i.i.i87:                           ; preds = %sw.bb4
  %24 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i88 = and i32 %24, 32768
  %cmp.i.not.i.i.i89 = icmp eq i32 %and.i.i.i.i88, 0
  br i1 %cmp.i.not.i.i.i89, label %cirrus_vga_write_gr.exit99, label %if.then.i.i.i90

if.then.i.i.i90:                                  ; preds = %land.lhs.true5.i.i.i87
  %25 = load i8, ptr @message_with_timestamp, align 1
  %26 = and i8 %25, 1
  %tobool7.not.i.i.i91 = icmp eq i8 %26, 0
  br i1 %tobool7.not.i.i.i91, label %if.else.i.i.i97, label %if.then8.i.i.i92

if.then8.i.i.i92:                                 ; preds = %if.then.i.i.i90
  %call9.i.i.i93 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i82, ptr noundef null) #14
  %call10.i.i.i94 = tail call i32 @qemu_get_thread_id() #14
  %27 = load i64, ptr %_now.i.i.i82, align 8
  %tv_usec.i.i.i95 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i82, i64 0, i32 1
  %28 = load i64, ptr %tv_usec.i.i.i95, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i94, i64 noundef %27, i64 noundef %28, i32 noundef 18, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit99

if.else.i.i.i97:                                  ; preds = %if.then.i.i.i90
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 18, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit99

cirrus_vga_write_gr.exit99:                       ; preds = %sw.bb4, %land.lhs.true5.i.i.i87, %if.then8.i.i.i92, %if.else.i.i.i97
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i82)
  %arrayidx52.i86 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 18
  store i8 %value, ptr %arrayidx52.i86, align 1
  br label %sw.epilog

sw.bb6:                                           ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i100)
  %29 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i101 = icmp ne i32 %29, 0
  %30 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i102 = icmp ne i16 %30, 0
  %or.cond.i.i.i103 = select i1 %tobool.i.i.i101, i1 %tobool4.i.i.i102, i1 false
  br i1 %or.cond.i.i.i103, label %land.lhs.true5.i.i.i105, label %cirrus_vga_write_gr.exit117

land.lhs.true5.i.i.i105:                          ; preds = %sw.bb6
  %31 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i106 = and i32 %31, 32768
  %cmp.i.not.i.i.i107 = icmp eq i32 %and.i.i.i.i106, 0
  br i1 %cmp.i.not.i.i.i107, label %cirrus_vga_write_gr.exit117, label %if.then.i.i.i108

if.then.i.i.i108:                                 ; preds = %land.lhs.true5.i.i.i105
  %32 = load i8, ptr @message_with_timestamp, align 1
  %33 = and i8 %32, 1
  %tobool7.not.i.i.i109 = icmp eq i8 %33, 0
  br i1 %tobool7.not.i.i.i109, label %if.else.i.i.i115, label %if.then8.i.i.i110

if.then8.i.i.i110:                                ; preds = %if.then.i.i.i108
  %call9.i.i.i111 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i100, ptr noundef null) #14
  %call10.i.i.i112 = tail call i32 @qemu_get_thread_id() #14
  %34 = load i64, ptr %_now.i.i.i100, align 8
  %tv_usec.i.i.i113 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i100, i64 0, i32 1
  %35 = load i64, ptr %tv_usec.i.i.i113, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i112, i64 noundef %34, i64 noundef %35, i32 noundef 20, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit117

if.else.i.i.i115:                                 ; preds = %if.then.i.i.i108
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 20, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit117

cirrus_vga_write_gr.exit117:                      ; preds = %sw.bb6, %land.lhs.true5.i.i.i105, %if.then8.i.i.i110, %if.else.i.i.i115
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i100)
  %arrayidx52.i104 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 20
  store i8 %value, ptr %arrayidx52.i104, align 1
  br label %sw.epilog

sw.bb8:                                           ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i118)
  %36 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i119 = icmp ne i32 %36, 0
  %37 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i120 = icmp ne i16 %37, 0
  %or.cond.i.i.i121 = select i1 %tobool.i.i.i119, i1 %tobool4.i.i.i120, i1 false
  br i1 %or.cond.i.i.i121, label %land.lhs.true5.i.i.i122, label %cirrus_vga_write_gr.exit134

land.lhs.true5.i.i.i122:                          ; preds = %sw.bb8
  %38 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i123 = and i32 %38, 32768
  %cmp.i.not.i.i.i124 = icmp eq i32 %and.i.i.i.i123, 0
  br i1 %cmp.i.not.i.i.i124, label %cirrus_vga_write_gr.exit134, label %if.then.i.i.i125

if.then.i.i.i125:                                 ; preds = %land.lhs.true5.i.i.i122
  %39 = load i8, ptr @message_with_timestamp, align 1
  %40 = and i8 %39, 1
  %tobool7.not.i.i.i126 = icmp eq i8 %40, 0
  br i1 %tobool7.not.i.i.i126, label %if.else.i.i.i132, label %if.then8.i.i.i127

if.then8.i.i.i127:                                ; preds = %if.then.i.i.i125
  %call9.i.i.i128 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i118, ptr noundef null) #14
  %call10.i.i.i129 = tail call i32 @qemu_get_thread_id() #14
  %41 = load i64, ptr %_now.i.i.i118, align 8
  %tv_usec.i.i.i130 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i118, i64 0, i32 1
  %42 = load i64, ptr %tv_usec.i.i.i130, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i129, i64 noundef %41, i64 noundef %42, i32 noundef 1, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit134

if.else.i.i.i132:                                 ; preds = %if.then.i.i.i125
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 1, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit134

cirrus_vga_write_gr.exit134:                      ; preds = %sw.bb8, %land.lhs.true5.i.i.i122, %if.then8.i.i.i127, %if.else.i.i.i132
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i118)
  %43 = load i8, ptr getelementptr inbounds ([16 x i8], ptr @gr_mask, i64 0, i64 1), align 1
  %conv12.i = and i8 %43, %value
  %arrayidx16.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 1
  store i8 %conv12.i, ptr %arrayidx16.i, align 1
  %cirrus_shadow_gr1.i = getelementptr inbounds %struct.CirrusVGAState, ptr %s, i64 0, i32 13
  store i8 %value, ptr %cirrus_shadow_gr1.i, align 1
  br label %sw.epilog

sw.bb10:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i135)
  %44 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i136 = icmp ne i32 %44, 0
  %45 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i137 = icmp ne i16 %45, 0
  %or.cond.i.i.i138 = select i1 %tobool.i.i.i136, i1 %tobool4.i.i.i137, i1 false
  br i1 %or.cond.i.i.i138, label %land.lhs.true5.i.i.i140, label %cirrus_vga_write_gr.exit152

land.lhs.true5.i.i.i140:                          ; preds = %sw.bb10
  %46 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i141 = and i32 %46, 32768
  %cmp.i.not.i.i.i142 = icmp eq i32 %and.i.i.i.i141, 0
  br i1 %cmp.i.not.i.i.i142, label %cirrus_vga_write_gr.exit152, label %if.then.i.i.i143

if.then.i.i.i143:                                 ; preds = %land.lhs.true5.i.i.i140
  %47 = load i8, ptr @message_with_timestamp, align 1
  %48 = and i8 %47, 1
  %tobool7.not.i.i.i144 = icmp eq i8 %48, 0
  br i1 %tobool7.not.i.i.i144, label %if.else.i.i.i150, label %if.then8.i.i.i145

if.then8.i.i.i145:                                ; preds = %if.then.i.i.i143
  %call9.i.i.i146 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i135, ptr noundef null) #14
  %call10.i.i.i147 = tail call i32 @qemu_get_thread_id() #14
  %49 = load i64, ptr %_now.i.i.i135, align 8
  %tv_usec.i.i.i148 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i135, i64 0, i32 1
  %50 = load i64, ptr %tv_usec.i.i.i148, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i147, i64 noundef %49, i64 noundef %50, i32 noundef 17, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit152

if.else.i.i.i150:                                 ; preds = %if.then.i.i.i143
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 17, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit152

cirrus_vga_write_gr.exit152:                      ; preds = %sw.bb10, %land.lhs.true5.i.i.i140, %if.then8.i.i.i145, %if.else.i.i.i150
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i135)
  %arrayidx52.i139 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 17
  store i8 %value, ptr %arrayidx52.i139, align 1
  br label %sw.epilog

sw.bb12:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i153)
  %51 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i154 = icmp ne i32 %51, 0
  %52 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i155 = icmp ne i16 %52, 0
  %or.cond.i.i.i156 = select i1 %tobool.i.i.i154, i1 %tobool4.i.i.i155, i1 false
  br i1 %or.cond.i.i.i156, label %land.lhs.true5.i.i.i158, label %cirrus_vga_write_gr.exit170

land.lhs.true5.i.i.i158:                          ; preds = %sw.bb12
  %53 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i159 = and i32 %53, 32768
  %cmp.i.not.i.i.i160 = icmp eq i32 %and.i.i.i.i159, 0
  br i1 %cmp.i.not.i.i.i160, label %cirrus_vga_write_gr.exit170, label %if.then.i.i.i161

if.then.i.i.i161:                                 ; preds = %land.lhs.true5.i.i.i158
  %54 = load i8, ptr @message_with_timestamp, align 1
  %55 = and i8 %54, 1
  %tobool7.not.i.i.i162 = icmp eq i8 %55, 0
  br i1 %tobool7.not.i.i.i162, label %if.else.i.i.i168, label %if.then8.i.i.i163

if.then8.i.i.i163:                                ; preds = %if.then.i.i.i161
  %call9.i.i.i164 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i153, ptr noundef null) #14
  %call10.i.i.i165 = tail call i32 @qemu_get_thread_id() #14
  %56 = load i64, ptr %_now.i.i.i153, align 8
  %tv_usec.i.i.i166 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i153, i64 0, i32 1
  %57 = load i64, ptr %tv_usec.i.i.i166, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i165, i64 noundef %56, i64 noundef %57, i32 noundef 19, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit170

if.else.i.i.i168:                                 ; preds = %if.then.i.i.i161
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 19, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit170

cirrus_vga_write_gr.exit170:                      ; preds = %sw.bb12, %land.lhs.true5.i.i.i158, %if.then8.i.i.i163, %if.else.i.i.i168
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i153)
  %arrayidx52.i157 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 19
  store i8 %value, ptr %arrayidx52.i157, align 1
  br label %sw.epilog

sw.bb14:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i171)
  %58 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i172 = icmp ne i32 %58, 0
  %59 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i173 = icmp ne i16 %59, 0
  %or.cond.i.i.i174 = select i1 %tobool.i.i.i172, i1 %tobool4.i.i.i173, i1 false
  br i1 %or.cond.i.i.i174, label %land.lhs.true5.i.i.i176, label %cirrus_vga_write_gr.exit188

land.lhs.true5.i.i.i176:                          ; preds = %sw.bb14
  %60 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i177 = and i32 %60, 32768
  %cmp.i.not.i.i.i178 = icmp eq i32 %and.i.i.i.i177, 0
  br i1 %cmp.i.not.i.i.i178, label %cirrus_vga_write_gr.exit188, label %if.then.i.i.i179

if.then.i.i.i179:                                 ; preds = %land.lhs.true5.i.i.i176
  %61 = load i8, ptr @message_with_timestamp, align 1
  %62 = and i8 %61, 1
  %tobool7.not.i.i.i180 = icmp eq i8 %62, 0
  br i1 %tobool7.not.i.i.i180, label %if.else.i.i.i186, label %if.then8.i.i.i181

if.then8.i.i.i181:                                ; preds = %if.then.i.i.i179
  %call9.i.i.i182 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i171, ptr noundef null) #14
  %call10.i.i.i183 = tail call i32 @qemu_get_thread_id() #14
  %63 = load i64, ptr %_now.i.i.i171, align 8
  %tv_usec.i.i.i184 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i171, i64 0, i32 1
  %64 = load i64, ptr %tv_usec.i.i.i184, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i183, i64 noundef %63, i64 noundef %64, i32 noundef 21, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit188

if.else.i.i.i186:                                 ; preds = %if.then.i.i.i179
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 21, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit188

cirrus_vga_write_gr.exit188:                      ; preds = %sw.bb14, %land.lhs.true5.i.i.i176, %if.then8.i.i.i181, %if.else.i.i.i186
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i171)
  %arrayidx52.i175 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 21
  store i8 %value, ptr %arrayidx52.i175, align 1
  br label %sw.epilog

sw.bb16:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i189)
  %65 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i190 = icmp ne i32 %65, 0
  %66 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i191 = icmp ne i16 %66, 0
  %or.cond.i.i.i192 = select i1 %tobool.i.i.i190, i1 %tobool4.i.i.i191, i1 false
  br i1 %or.cond.i.i.i192, label %land.lhs.true5.i.i.i194, label %cirrus_vga_write_gr.exit206

land.lhs.true5.i.i.i194:                          ; preds = %sw.bb16
  %67 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i195 = and i32 %67, 32768
  %cmp.i.not.i.i.i196 = icmp eq i32 %and.i.i.i.i195, 0
  br i1 %cmp.i.not.i.i.i196, label %cirrus_vga_write_gr.exit206, label %if.then.i.i.i197

if.then.i.i.i197:                                 ; preds = %land.lhs.true5.i.i.i194
  %68 = load i8, ptr @message_with_timestamp, align 1
  %69 = and i8 %68, 1
  %tobool7.not.i.i.i198 = icmp eq i8 %69, 0
  br i1 %tobool7.not.i.i.i198, label %if.else.i.i.i204, label %if.then8.i.i.i199

if.then8.i.i.i199:                                ; preds = %if.then.i.i.i197
  %call9.i.i.i200 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i189, ptr noundef null) #14
  %call10.i.i.i201 = tail call i32 @qemu_get_thread_id() #14
  %70 = load i64, ptr %_now.i.i.i189, align 8
  %tv_usec.i.i.i202 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i189, i64 0, i32 1
  %71 = load i64, ptr %tv_usec.i.i.i202, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i201, i64 noundef %70, i64 noundef %71, i32 noundef 32, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit206

if.else.i.i.i204:                                 ; preds = %if.then.i.i.i197
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 32, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit206

cirrus_vga_write_gr.exit206:                      ; preds = %sw.bb16, %land.lhs.true5.i.i.i194, %if.then8.i.i.i199, %if.else.i.i.i204
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i189)
  %arrayidx52.i193 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 32
  store i8 %value, ptr %arrayidx52.i193, align 1
  br label %sw.epilog

sw.bb18:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i207)
  %72 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i208 = icmp ne i32 %72, 0
  %73 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i209 = icmp ne i16 %73, 0
  %or.cond.i.i.i210 = select i1 %tobool.i.i.i208, i1 %tobool4.i.i.i209, i1 false
  br i1 %or.cond.i.i.i210, label %land.lhs.true5.i.i.i211, label %cirrus_vga_write_gr.exit223

land.lhs.true5.i.i.i211:                          ; preds = %sw.bb18
  %74 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i212 = and i32 %74, 32768
  %cmp.i.not.i.i.i213 = icmp eq i32 %and.i.i.i.i212, 0
  br i1 %cmp.i.not.i.i.i213, label %cirrus_vga_write_gr.exit223, label %if.then.i.i.i214

if.then.i.i.i214:                                 ; preds = %land.lhs.true5.i.i.i211
  %75 = load i8, ptr @message_with_timestamp, align 1
  %76 = and i8 %75, 1
  %tobool7.not.i.i.i215 = icmp eq i8 %76, 0
  br i1 %tobool7.not.i.i.i215, label %if.else.i.i.i221, label %if.then8.i.i.i216

if.then8.i.i.i216:                                ; preds = %if.then.i.i.i214
  %call9.i.i.i217 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i207, ptr noundef null) #14
  %call10.i.i.i218 = tail call i32 @qemu_get_thread_id() #14
  %77 = load i64, ptr %_now.i.i.i207, align 8
  %tv_usec.i.i.i219 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i207, i64 0, i32 1
  %78 = load i64, ptr %tv_usec.i.i.i219, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i218, i64 noundef %77, i64 noundef %78, i32 noundef 33, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit223

if.else.i.i.i221:                                 ; preds = %if.then.i.i.i214
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 33, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit223

cirrus_vga_write_gr.exit223:                      ; preds = %sw.bb18, %land.lhs.true5.i.i.i211, %if.then8.i.i.i216, %if.else.i.i.i221
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i207)
  %conv55.i = and i8 %value, 31
  %arrayidx59.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 33
  store i8 %conv55.i, ptr %arrayidx59.i, align 1
  br label %sw.epilog

sw.bb20:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i224)
  %79 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i225 = icmp ne i32 %79, 0
  %80 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i226 = icmp ne i16 %80, 0
  %or.cond.i.i.i227 = select i1 %tobool.i.i.i225, i1 %tobool4.i.i.i226, i1 false
  br i1 %or.cond.i.i.i227, label %land.lhs.true5.i.i.i229, label %cirrus_vga_write_gr.exit241

land.lhs.true5.i.i.i229:                          ; preds = %sw.bb20
  %81 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i230 = and i32 %81, 32768
  %cmp.i.not.i.i.i231 = icmp eq i32 %and.i.i.i.i230, 0
  br i1 %cmp.i.not.i.i.i231, label %cirrus_vga_write_gr.exit241, label %if.then.i.i.i232

if.then.i.i.i232:                                 ; preds = %land.lhs.true5.i.i.i229
  %82 = load i8, ptr @message_with_timestamp, align 1
  %83 = and i8 %82, 1
  %tobool7.not.i.i.i233 = icmp eq i8 %83, 0
  br i1 %tobool7.not.i.i.i233, label %if.else.i.i.i239, label %if.then8.i.i.i234

if.then8.i.i.i234:                                ; preds = %if.then.i.i.i232
  %call9.i.i.i235 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i224, ptr noundef null) #14
  %call10.i.i.i236 = tail call i32 @qemu_get_thread_id() #14
  %84 = load i64, ptr %_now.i.i.i224, align 8
  %tv_usec.i.i.i237 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i224, i64 0, i32 1
  %85 = load i64, ptr %tv_usec.i.i.i237, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i236, i64 noundef %84, i64 noundef %85, i32 noundef 34, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit241

if.else.i.i.i239:                                 ; preds = %if.then.i.i.i232
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 34, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit241

cirrus_vga_write_gr.exit241:                      ; preds = %sw.bb20, %land.lhs.true5.i.i.i229, %if.then8.i.i.i234, %if.else.i.i.i239
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i224)
  %arrayidx52.i228 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 34
  store i8 %value, ptr %arrayidx52.i228, align 1
  br label %sw.epilog

sw.bb22:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i242)
  %86 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i243 = icmp ne i32 %86, 0
  %87 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i244 = icmp ne i16 %87, 0
  %or.cond.i.i.i245 = select i1 %tobool.i.i.i243, i1 %tobool4.i.i.i244, i1 false
  br i1 %or.cond.i.i.i245, label %land.lhs.true5.i.i.i248, label %cirrus_vga_write_gr.exit260

land.lhs.true5.i.i.i248:                          ; preds = %sw.bb22
  %88 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i249 = and i32 %88, 32768
  %cmp.i.not.i.i.i250 = icmp eq i32 %and.i.i.i.i249, 0
  br i1 %cmp.i.not.i.i.i250, label %cirrus_vga_write_gr.exit260, label %if.then.i.i.i251

if.then.i.i.i251:                                 ; preds = %land.lhs.true5.i.i.i248
  %89 = load i8, ptr @message_with_timestamp, align 1
  %90 = and i8 %89, 1
  %tobool7.not.i.i.i252 = icmp eq i8 %90, 0
  br i1 %tobool7.not.i.i.i252, label %if.else.i.i.i258, label %if.then8.i.i.i253

if.then8.i.i.i253:                                ; preds = %if.then.i.i.i251
  %call9.i.i.i254 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i242, ptr noundef null) #14
  %call10.i.i.i255 = tail call i32 @qemu_get_thread_id() #14
  %91 = load i64, ptr %_now.i.i.i242, align 8
  %tv_usec.i.i.i256 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i242, i64 0, i32 1
  %92 = load i64, ptr %tv_usec.i.i.i256, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i255, i64 noundef %91, i64 noundef %92, i32 noundef 35, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit260

if.else.i.i.i258:                                 ; preds = %if.then.i.i.i251
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 35, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit260

cirrus_vga_write_gr.exit260:                      ; preds = %sw.bb22, %land.lhs.true5.i.i.i248, %if.then8.i.i.i253, %if.else.i.i.i258
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i242)
  %conv55.i246 = and i8 %value, 31
  %arrayidx59.i247 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 35
  store i8 %conv55.i246, ptr %arrayidx59.i247, align 1
  br label %sw.epilog

sw.bb24:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i261)
  %93 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i262 = icmp ne i32 %93, 0
  %94 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i263 = icmp ne i16 %94, 0
  %or.cond.i.i.i264 = select i1 %tobool.i.i.i262, i1 %tobool4.i.i.i263, i1 false
  br i1 %or.cond.i.i.i264, label %land.lhs.true5.i.i.i266, label %cirrus_vga_write_gr.exit278

land.lhs.true5.i.i.i266:                          ; preds = %sw.bb24
  %95 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i267 = and i32 %95, 32768
  %cmp.i.not.i.i.i268 = icmp eq i32 %and.i.i.i.i267, 0
  br i1 %cmp.i.not.i.i.i268, label %cirrus_vga_write_gr.exit278, label %if.then.i.i.i269

if.then.i.i.i269:                                 ; preds = %land.lhs.true5.i.i.i266
  %96 = load i8, ptr @message_with_timestamp, align 1
  %97 = and i8 %96, 1
  %tobool7.not.i.i.i270 = icmp eq i8 %97, 0
  br i1 %tobool7.not.i.i.i270, label %if.else.i.i.i276, label %if.then8.i.i.i271

if.then8.i.i.i271:                                ; preds = %if.then.i.i.i269
  %call9.i.i.i272 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i261, ptr noundef null) #14
  %call10.i.i.i273 = tail call i32 @qemu_get_thread_id() #14
  %98 = load i64, ptr %_now.i.i.i261, align 8
  %tv_usec.i.i.i274 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i261, i64 0, i32 1
  %99 = load i64, ptr %tv_usec.i.i.i274, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i273, i64 noundef %98, i64 noundef %99, i32 noundef 36, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit278

if.else.i.i.i276:                                 ; preds = %if.then.i.i.i269
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 36, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit278

cirrus_vga_write_gr.exit278:                      ; preds = %sw.bb24, %land.lhs.true5.i.i.i266, %if.then8.i.i.i271, %if.else.i.i.i276
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i261)
  %arrayidx52.i265 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 36
  store i8 %value, ptr %arrayidx52.i265, align 1
  br label %sw.epilog

sw.bb26:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i279)
  %100 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i280 = icmp ne i32 %100, 0
  %101 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i281 = icmp ne i16 %101, 0
  %or.cond.i.i.i282 = select i1 %tobool.i.i.i280, i1 %tobool4.i.i.i281, i1 false
  br i1 %or.cond.i.i.i282, label %land.lhs.true5.i.i.i285, label %cirrus_vga_write_gr.exit297

land.lhs.true5.i.i.i285:                          ; preds = %sw.bb26
  %102 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i286 = and i32 %102, 32768
  %cmp.i.not.i.i.i287 = icmp eq i32 %and.i.i.i.i286, 0
  br i1 %cmp.i.not.i.i.i287, label %cirrus_vga_write_gr.exit297, label %if.then.i.i.i288

if.then.i.i.i288:                                 ; preds = %land.lhs.true5.i.i.i285
  %103 = load i8, ptr @message_with_timestamp, align 1
  %104 = and i8 %103, 1
  %tobool7.not.i.i.i289 = icmp eq i8 %104, 0
  br i1 %tobool7.not.i.i.i289, label %if.else.i.i.i295, label %if.then8.i.i.i290

if.then8.i.i.i290:                                ; preds = %if.then.i.i.i288
  %call9.i.i.i291 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i279, ptr noundef null) #14
  %call10.i.i.i292 = tail call i32 @qemu_get_thread_id() #14
  %105 = load i64, ptr %_now.i.i.i279, align 8
  %tv_usec.i.i.i293 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i279, i64 0, i32 1
  %106 = load i64, ptr %tv_usec.i.i.i293, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i292, i64 noundef %105, i64 noundef %106, i32 noundef 37, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit297

if.else.i.i.i295:                                 ; preds = %if.then.i.i.i288
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 37, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit297

cirrus_vga_write_gr.exit297:                      ; preds = %sw.bb26, %land.lhs.true5.i.i.i285, %if.then8.i.i.i290, %if.else.i.i.i295
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i279)
  %conv55.i283 = and i8 %value, 31
  %arrayidx59.i284 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 37
  store i8 %conv55.i283, ptr %arrayidx59.i284, align 1
  br label %sw.epilog

sw.bb28:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i298)
  %107 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i299 = icmp ne i32 %107, 0
  %108 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i300 = icmp ne i16 %108, 0
  %or.cond.i.i.i301 = select i1 %tobool.i.i.i299, i1 %tobool4.i.i.i300, i1 false
  br i1 %or.cond.i.i.i301, label %land.lhs.true5.i.i.i303, label %cirrus_vga_write_gr.exit315

land.lhs.true5.i.i.i303:                          ; preds = %sw.bb28
  %109 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i304 = and i32 %109, 32768
  %cmp.i.not.i.i.i305 = icmp eq i32 %and.i.i.i.i304, 0
  br i1 %cmp.i.not.i.i.i305, label %cirrus_vga_write_gr.exit315, label %if.then.i.i.i306

if.then.i.i.i306:                                 ; preds = %land.lhs.true5.i.i.i303
  %110 = load i8, ptr @message_with_timestamp, align 1
  %111 = and i8 %110, 1
  %tobool7.not.i.i.i307 = icmp eq i8 %111, 0
  br i1 %tobool7.not.i.i.i307, label %if.else.i.i.i313, label %if.then8.i.i.i308

if.then8.i.i.i308:                                ; preds = %if.then.i.i.i306
  %call9.i.i.i309 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i298, ptr noundef null) #14
  %call10.i.i.i310 = tail call i32 @qemu_get_thread_id() #14
  %112 = load i64, ptr %_now.i.i.i298, align 8
  %tv_usec.i.i.i311 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i298, i64 0, i32 1
  %113 = load i64, ptr %tv_usec.i.i.i311, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i310, i64 noundef %112, i64 noundef %113, i32 noundef 38, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit315

if.else.i.i.i313:                                 ; preds = %if.then.i.i.i306
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 38, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit315

cirrus_vga_write_gr.exit315:                      ; preds = %sw.bb28, %land.lhs.true5.i.i.i303, %if.then8.i.i.i308, %if.else.i.i.i313
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i298)
  %arrayidx52.i302 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 38
  store i8 %value, ptr %arrayidx52.i302, align 1
  br label %sw.epilog

sw.bb30:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i316)
  %114 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i317 = icmp ne i32 %114, 0
  %115 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i318 = icmp ne i16 %115, 0
  %or.cond.i.i.i319 = select i1 %tobool.i.i.i317, i1 %tobool4.i.i.i318, i1 false
  br i1 %or.cond.i.i.i319, label %land.lhs.true5.i.i.i322, label %cirrus_vga_write_gr.exit334

land.lhs.true5.i.i.i322:                          ; preds = %sw.bb30
  %116 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i323 = and i32 %116, 32768
  %cmp.i.not.i.i.i324 = icmp eq i32 %and.i.i.i.i323, 0
  br i1 %cmp.i.not.i.i.i324, label %cirrus_vga_write_gr.exit334, label %if.then.i.i.i325

if.then.i.i.i325:                                 ; preds = %land.lhs.true5.i.i.i322
  %117 = load i8, ptr @message_with_timestamp, align 1
  %118 = and i8 %117, 1
  %tobool7.not.i.i.i326 = icmp eq i8 %118, 0
  br i1 %tobool7.not.i.i.i326, label %if.else.i.i.i332, label %if.then8.i.i.i327

if.then8.i.i.i327:                                ; preds = %if.then.i.i.i325
  %call9.i.i.i328 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i316, ptr noundef null) #14
  %call10.i.i.i329 = tail call i32 @qemu_get_thread_id() #14
  %119 = load i64, ptr %_now.i.i.i316, align 8
  %tv_usec.i.i.i330 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i316, i64 0, i32 1
  %120 = load i64, ptr %tv_usec.i.i.i330, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i329, i64 noundef %119, i64 noundef %120, i32 noundef 39, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit334

if.else.i.i.i332:                                 ; preds = %if.then.i.i.i325
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 39, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit334

cirrus_vga_write_gr.exit334:                      ; preds = %sw.bb30, %land.lhs.true5.i.i.i322, %if.then8.i.i.i327, %if.else.i.i.i332
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i316)
  %conv55.i320 = and i8 %value, 31
  %arrayidx59.i321 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 39
  store i8 %conv55.i320, ptr %arrayidx59.i321, align 1
  br label %sw.epilog

sw.bb32:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i335)
  %121 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i336 = icmp ne i32 %121, 0
  %122 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i337 = icmp ne i16 %122, 0
  %or.cond.i.i.i338 = select i1 %tobool.i.i.i336, i1 %tobool4.i.i.i337, i1 false
  br i1 %or.cond.i.i.i338, label %land.lhs.true5.i.i.i340, label %cirrus_vga_write_gr.exit352

land.lhs.true5.i.i.i340:                          ; preds = %sw.bb32
  %123 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i341 = and i32 %123, 32768
  %cmp.i.not.i.i.i342 = icmp eq i32 %and.i.i.i.i341, 0
  br i1 %cmp.i.not.i.i.i342, label %cirrus_vga_write_gr.exit352, label %if.then.i.i.i343

if.then.i.i.i343:                                 ; preds = %land.lhs.true5.i.i.i340
  %124 = load i8, ptr @message_with_timestamp, align 1
  %125 = and i8 %124, 1
  %tobool7.not.i.i.i344 = icmp eq i8 %125, 0
  br i1 %tobool7.not.i.i.i344, label %if.else.i.i.i350, label %if.then8.i.i.i345

if.then8.i.i.i345:                                ; preds = %if.then.i.i.i343
  %call9.i.i.i346 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i335, ptr noundef null) #14
  %call10.i.i.i347 = tail call i32 @qemu_get_thread_id() #14
  %126 = load i64, ptr %_now.i.i.i335, align 8
  %tv_usec.i.i.i348 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i335, i64 0, i32 1
  %127 = load i64, ptr %tv_usec.i.i.i348, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i347, i64 noundef %126, i64 noundef %127, i32 noundef 40, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit352

if.else.i.i.i350:                                 ; preds = %if.then.i.i.i343
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 40, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit352

cirrus_vga_write_gr.exit352:                      ; preds = %sw.bb32, %land.lhs.true5.i.i.i340, %if.then8.i.i.i345, %if.else.i.i.i350
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i335)
  %arrayidx52.i339 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 40
  store i8 %value, ptr %arrayidx52.i339, align 1
  br label %sw.epilog

sw.bb34:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i353)
  %128 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i354 = icmp ne i32 %128, 0
  %129 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i355 = icmp ne i16 %129, 0
  %or.cond.i.i.i356 = select i1 %tobool.i.i.i354, i1 %tobool4.i.i.i355, i1 false
  br i1 %or.cond.i.i.i356, label %land.lhs.true5.i.i.i358, label %cirrus_vga_write_gr.exit370

land.lhs.true5.i.i.i358:                          ; preds = %sw.bb34
  %130 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i359 = and i32 %130, 32768
  %cmp.i.not.i.i.i360 = icmp eq i32 %and.i.i.i.i359, 0
  br i1 %cmp.i.not.i.i.i360, label %cirrus_vga_write_gr.exit370, label %if.then.i.i.i361

if.then.i.i.i361:                                 ; preds = %land.lhs.true5.i.i.i358
  %131 = load i8, ptr @message_with_timestamp, align 1
  %132 = and i8 %131, 1
  %tobool7.not.i.i.i362 = icmp eq i8 %132, 0
  br i1 %tobool7.not.i.i.i362, label %if.else.i.i.i368, label %if.then8.i.i.i363

if.then8.i.i.i363:                                ; preds = %if.then.i.i.i361
  %call9.i.i.i364 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i353, ptr noundef null) #14
  %call10.i.i.i365 = tail call i32 @qemu_get_thread_id() #14
  %133 = load i64, ptr %_now.i.i.i353, align 8
  %tv_usec.i.i.i366 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i353, i64 0, i32 1
  %134 = load i64, ptr %tv_usec.i.i.i366, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i365, i64 noundef %133, i64 noundef %134, i32 noundef 41, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit370

if.else.i.i.i368:                                 ; preds = %if.then.i.i.i361
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 41, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit370

cirrus_vga_write_gr.exit370:                      ; preds = %sw.bb34, %land.lhs.true5.i.i.i358, %if.then8.i.i.i363, %if.else.i.i.i368
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i353)
  %arrayidx52.i357 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 41
  store i8 %value, ptr %arrayidx52.i357, align 1
  br label %sw.epilog

sw.bb36:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  tail call fastcc void @cirrus_vga_write_gr(ptr noundef %s, i32 noundef 42, i32 noundef %conv)
  br label %sw.epilog

sw.bb39:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i371)
  %135 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i372 = icmp ne i32 %135, 0
  %136 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i373 = icmp ne i16 %136, 0
  %or.cond.i.i.i374 = select i1 %tobool.i.i.i372, i1 %tobool4.i.i.i373, i1 false
  br i1 %or.cond.i.i.i374, label %land.lhs.true5.i.i.i376, label %cirrus_vga_write_gr.exit388

land.lhs.true5.i.i.i376:                          ; preds = %sw.bb39
  %137 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i377 = and i32 %137, 32768
  %cmp.i.not.i.i.i378 = icmp eq i32 %and.i.i.i.i377, 0
  br i1 %cmp.i.not.i.i.i378, label %cirrus_vga_write_gr.exit388, label %if.then.i.i.i379

if.then.i.i.i379:                                 ; preds = %land.lhs.true5.i.i.i376
  %138 = load i8, ptr @message_with_timestamp, align 1
  %139 = and i8 %138, 1
  %tobool7.not.i.i.i380 = icmp eq i8 %139, 0
  br i1 %tobool7.not.i.i.i380, label %if.else.i.i.i386, label %if.then8.i.i.i381

if.then8.i.i.i381:                                ; preds = %if.then.i.i.i379
  %call9.i.i.i382 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i371, ptr noundef null) #14
  %call10.i.i.i383 = tail call i32 @qemu_get_thread_id() #14
  %140 = load i64, ptr %_now.i.i.i371, align 8
  %tv_usec.i.i.i384 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i371, i64 0, i32 1
  %141 = load i64, ptr %tv_usec.i.i.i384, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i383, i64 noundef %140, i64 noundef %141, i32 noundef 44, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit388

if.else.i.i.i386:                                 ; preds = %if.then.i.i.i379
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 44, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit388

cirrus_vga_write_gr.exit388:                      ; preds = %sw.bb39, %land.lhs.true5.i.i.i376, %if.then8.i.i.i381, %if.else.i.i.i386
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i371)
  %arrayidx52.i375 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 44
  store i8 %value, ptr %arrayidx52.i375, align 1
  br label %sw.epilog

sw.bb41:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i389)
  %142 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i390 = icmp ne i32 %142, 0
  %143 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i391 = icmp ne i16 %143, 0
  %or.cond.i.i.i392 = select i1 %tobool.i.i.i390, i1 %tobool4.i.i.i391, i1 false
  br i1 %or.cond.i.i.i392, label %land.lhs.true5.i.i.i394, label %cirrus_vga_write_gr.exit406

land.lhs.true5.i.i.i394:                          ; preds = %sw.bb41
  %144 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i395 = and i32 %144, 32768
  %cmp.i.not.i.i.i396 = icmp eq i32 %and.i.i.i.i395, 0
  br i1 %cmp.i.not.i.i.i396, label %cirrus_vga_write_gr.exit406, label %if.then.i.i.i397

if.then.i.i.i397:                                 ; preds = %land.lhs.true5.i.i.i394
  %145 = load i8, ptr @message_with_timestamp, align 1
  %146 = and i8 %145, 1
  %tobool7.not.i.i.i398 = icmp eq i8 %146, 0
  br i1 %tobool7.not.i.i.i398, label %if.else.i.i.i404, label %if.then8.i.i.i399

if.then8.i.i.i399:                                ; preds = %if.then.i.i.i397
  %call9.i.i.i400 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i389, ptr noundef null) #14
  %call10.i.i.i401 = tail call i32 @qemu_get_thread_id() #14
  %147 = load i64, ptr %_now.i.i.i389, align 8
  %tv_usec.i.i.i402 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i389, i64 0, i32 1
  %148 = load i64, ptr %tv_usec.i.i.i402, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i401, i64 noundef %147, i64 noundef %148, i32 noundef 45, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit406

if.else.i.i.i404:                                 ; preds = %if.then.i.i.i397
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 45, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit406

cirrus_vga_write_gr.exit406:                      ; preds = %sw.bb41, %land.lhs.true5.i.i.i394, %if.then8.i.i.i399, %if.else.i.i.i404
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i389)
  %arrayidx52.i393 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 45
  store i8 %value, ptr %arrayidx52.i393, align 1
  br label %sw.epilog

sw.bb43:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i407)
  %149 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i408 = icmp ne i32 %149, 0
  %150 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i409 = icmp ne i16 %150, 0
  %or.cond.i.i.i410 = select i1 %tobool.i.i.i408, i1 %tobool4.i.i.i409, i1 false
  br i1 %or.cond.i.i.i410, label %land.lhs.true5.i.i.i411, label %cirrus_vga_write_gr.exit423

land.lhs.true5.i.i.i411:                          ; preds = %sw.bb43
  %151 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i412 = and i32 %151, 32768
  %cmp.i.not.i.i.i413 = icmp eq i32 %and.i.i.i.i412, 0
  br i1 %cmp.i.not.i.i.i413, label %cirrus_vga_write_gr.exit423, label %if.then.i.i.i414

if.then.i.i.i414:                                 ; preds = %land.lhs.true5.i.i.i411
  %152 = load i8, ptr @message_with_timestamp, align 1
  %153 = and i8 %152, 1
  %tobool7.not.i.i.i415 = icmp eq i8 %153, 0
  br i1 %tobool7.not.i.i.i415, label %if.else.i.i.i421, label %if.then8.i.i.i416

if.then8.i.i.i416:                                ; preds = %if.then.i.i.i414
  %call9.i.i.i417 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i407, ptr noundef null) #14
  %call10.i.i.i418 = tail call i32 @qemu_get_thread_id() #14
  %154 = load i64, ptr %_now.i.i.i407, align 8
  %tv_usec.i.i.i419 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i407, i64 0, i32 1
  %155 = load i64, ptr %tv_usec.i.i.i419, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i418, i64 noundef %154, i64 noundef %155, i32 noundef 46, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit423

if.else.i.i.i421:                                 ; preds = %if.then.i.i.i414
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 46, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit423

cirrus_vga_write_gr.exit423:                      ; preds = %sw.bb43, %land.lhs.true5.i.i.i411, %if.then8.i.i.i416, %if.else.i.i.i421
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i407)
  %conv74.i = and i8 %value, 63
  %arrayidx78.i = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 46
  store i8 %conv74.i, ptr %arrayidx78.i, align 1
  br label %sw.epilog

sw.bb45:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i424)
  %156 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i425 = icmp ne i32 %156, 0
  %157 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i426 = icmp ne i16 %157, 0
  %or.cond.i.i.i427 = select i1 %tobool.i.i.i425, i1 %tobool4.i.i.i426, i1 false
  br i1 %or.cond.i.i.i427, label %land.lhs.true5.i.i.i429, label %cirrus_vga_write_gr.exit441

land.lhs.true5.i.i.i429:                          ; preds = %sw.bb45
  %158 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i430 = and i32 %158, 32768
  %cmp.i.not.i.i.i431 = icmp eq i32 %and.i.i.i.i430, 0
  br i1 %cmp.i.not.i.i.i431, label %cirrus_vga_write_gr.exit441, label %if.then.i.i.i432

if.then.i.i.i432:                                 ; preds = %land.lhs.true5.i.i.i429
  %159 = load i8, ptr @message_with_timestamp, align 1
  %160 = and i8 %159, 1
  %tobool7.not.i.i.i433 = icmp eq i8 %160, 0
  br i1 %tobool7.not.i.i.i433, label %if.else.i.i.i439, label %if.then8.i.i.i434

if.then8.i.i.i434:                                ; preds = %if.then.i.i.i432
  %call9.i.i.i435 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i424, ptr noundef null) #14
  %call10.i.i.i436 = tail call i32 @qemu_get_thread_id() #14
  %161 = load i64, ptr %_now.i.i.i424, align 8
  %tv_usec.i.i.i437 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i424, i64 0, i32 1
  %162 = load i64, ptr %tv_usec.i.i.i437, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i436, i64 noundef %161, i64 noundef %162, i32 noundef 47, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit441

if.else.i.i.i439:                                 ; preds = %if.then.i.i.i432
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 47, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit441

cirrus_vga_write_gr.exit441:                      ; preds = %sw.bb45, %land.lhs.true5.i.i.i429, %if.then8.i.i.i434, %if.else.i.i.i439
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i424)
  %arrayidx52.i428 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 47
  store i8 %value, ptr %arrayidx52.i428, align 1
  br label %sw.epilog

sw.bb47:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i442)
  %163 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i443 = icmp ne i32 %163, 0
  %164 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i444 = icmp ne i16 %164, 0
  %or.cond.i.i.i445 = select i1 %tobool.i.i.i443, i1 %tobool4.i.i.i444, i1 false
  br i1 %or.cond.i.i.i445, label %land.lhs.true5.i.i.i447, label %cirrus_vga_write_gr.exit459

land.lhs.true5.i.i.i447:                          ; preds = %sw.bb47
  %165 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i448 = and i32 %165, 32768
  %cmp.i.not.i.i.i449 = icmp eq i32 %and.i.i.i.i448, 0
  br i1 %cmp.i.not.i.i.i449, label %cirrus_vga_write_gr.exit459, label %if.then.i.i.i450

if.then.i.i.i450:                                 ; preds = %land.lhs.true5.i.i.i447
  %166 = load i8, ptr @message_with_timestamp, align 1
  %167 = and i8 %166, 1
  %tobool7.not.i.i.i451 = icmp eq i8 %167, 0
  br i1 %tobool7.not.i.i.i451, label %if.else.i.i.i457, label %if.then8.i.i.i452

if.then8.i.i.i452:                                ; preds = %if.then.i.i.i450
  %call9.i.i.i453 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i442, ptr noundef null) #14
  %call10.i.i.i454 = tail call i32 @qemu_get_thread_id() #14
  %168 = load i64, ptr %_now.i.i.i442, align 8
  %tv_usec.i.i.i455 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i442, i64 0, i32 1
  %169 = load i64, ptr %tv_usec.i.i.i455, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i454, i64 noundef %168, i64 noundef %169, i32 noundef 48, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit459

if.else.i.i.i457:                                 ; preds = %if.then.i.i.i450
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 48, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit459

cirrus_vga_write_gr.exit459:                      ; preds = %sw.bb47, %land.lhs.true5.i.i.i447, %if.then8.i.i.i452, %if.else.i.i.i457
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i442)
  %arrayidx52.i446 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 48
  store i8 %value, ptr %arrayidx52.i446, align 1
  br label %sw.epilog

sw.bb49:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i460)
  %170 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i461 = icmp ne i32 %170, 0
  %171 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i462 = icmp ne i16 %171, 0
  %or.cond.i.i.i463 = select i1 %tobool.i.i.i461, i1 %tobool4.i.i.i462, i1 false
  br i1 %or.cond.i.i.i463, label %land.lhs.true5.i.i.i465, label %cirrus_vga_write_gr.exit477

land.lhs.true5.i.i.i465:                          ; preds = %sw.bb49
  %172 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i466 = and i32 %172, 32768
  %cmp.i.not.i.i.i467 = icmp eq i32 %and.i.i.i.i466, 0
  br i1 %cmp.i.not.i.i.i467, label %cirrus_vga_write_gr.exit477, label %if.then.i.i.i468

if.then.i.i.i468:                                 ; preds = %land.lhs.true5.i.i.i465
  %173 = load i8, ptr @message_with_timestamp, align 1
  %174 = and i8 %173, 1
  %tobool7.not.i.i.i469 = icmp eq i8 %174, 0
  br i1 %tobool7.not.i.i.i469, label %if.else.i.i.i475, label %if.then8.i.i.i470

if.then8.i.i.i470:                                ; preds = %if.then.i.i.i468
  %call9.i.i.i471 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i460, ptr noundef null) #14
  %call10.i.i.i472 = tail call i32 @qemu_get_thread_id() #14
  %175 = load i64, ptr %_now.i.i.i460, align 8
  %tv_usec.i.i.i473 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i460, i64 0, i32 1
  %176 = load i64, ptr %tv_usec.i.i.i473, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i472, i64 noundef %175, i64 noundef %176, i32 noundef 50, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit477

if.else.i.i.i475:                                 ; preds = %if.then.i.i.i468
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 50, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit477

cirrus_vga_write_gr.exit477:                      ; preds = %sw.bb49, %land.lhs.true5.i.i.i465, %if.then8.i.i.i470, %if.else.i.i.i475
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i460)
  %arrayidx52.i464 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 50
  store i8 %value, ptr %arrayidx52.i464, align 1
  br label %sw.epilog

sw.bb51:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i478)
  %177 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i479 = icmp ne i32 %177, 0
  %178 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i480 = icmp ne i16 %178, 0
  %or.cond.i.i.i481 = select i1 %tobool.i.i.i479, i1 %tobool4.i.i.i480, i1 false
  br i1 %or.cond.i.i.i481, label %land.lhs.true5.i.i.i483, label %cirrus_vga_write_gr.exit495

land.lhs.true5.i.i.i483:                          ; preds = %sw.bb51
  %179 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i484 = and i32 %179, 32768
  %cmp.i.not.i.i.i485 = icmp eq i32 %and.i.i.i.i484, 0
  br i1 %cmp.i.not.i.i.i485, label %cirrus_vga_write_gr.exit495, label %if.then.i.i.i486

if.then.i.i.i486:                                 ; preds = %land.lhs.true5.i.i.i483
  %180 = load i8, ptr @message_with_timestamp, align 1
  %181 = and i8 %180, 1
  %tobool7.not.i.i.i487 = icmp eq i8 %181, 0
  br i1 %tobool7.not.i.i.i487, label %if.else.i.i.i493, label %if.then8.i.i.i488

if.then8.i.i.i488:                                ; preds = %if.then.i.i.i486
  %call9.i.i.i489 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i478, ptr noundef null) #14
  %call10.i.i.i490 = tail call i32 @qemu_get_thread_id() #14
  %182 = load i64, ptr %_now.i.i.i478, align 8
  %tv_usec.i.i.i491 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i478, i64 0, i32 1
  %183 = load i64, ptr %tv_usec.i.i.i491, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i490, i64 noundef %182, i64 noundef %183, i32 noundef 51, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit495

if.else.i.i.i493:                                 ; preds = %if.then.i.i.i486
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 51, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit495

cirrus_vga_write_gr.exit495:                      ; preds = %sw.bb51, %land.lhs.true5.i.i.i483, %if.then8.i.i.i488, %if.else.i.i.i493
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i478)
  %arrayidx52.i482 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 51
  store i8 %value, ptr %arrayidx52.i482, align 1
  br label %sw.epilog

sw.bb53:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i496)
  %184 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i497 = icmp ne i32 %184, 0
  %185 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i498 = icmp ne i16 %185, 0
  %or.cond.i.i.i499 = select i1 %tobool.i.i.i497, i1 %tobool4.i.i.i498, i1 false
  br i1 %or.cond.i.i.i499, label %land.lhs.true5.i.i.i501, label %cirrus_vga_write_gr.exit513

land.lhs.true5.i.i.i501:                          ; preds = %sw.bb53
  %186 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i502 = and i32 %186, 32768
  %cmp.i.not.i.i.i503 = icmp eq i32 %and.i.i.i.i502, 0
  br i1 %cmp.i.not.i.i.i503, label %cirrus_vga_write_gr.exit513, label %if.then.i.i.i504

if.then.i.i.i504:                                 ; preds = %land.lhs.true5.i.i.i501
  %187 = load i8, ptr @message_with_timestamp, align 1
  %188 = and i8 %187, 1
  %tobool7.not.i.i.i505 = icmp eq i8 %188, 0
  br i1 %tobool7.not.i.i.i505, label %if.else.i.i.i511, label %if.then8.i.i.i506

if.then8.i.i.i506:                                ; preds = %if.then.i.i.i504
  %call9.i.i.i507 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i496, ptr noundef null) #14
  %call10.i.i.i508 = tail call i32 @qemu_get_thread_id() #14
  %189 = load i64, ptr %_now.i.i.i496, align 8
  %tv_usec.i.i.i509 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i496, i64 0, i32 1
  %190 = load i64, ptr %tv_usec.i.i.i509, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i508, i64 noundef %189, i64 noundef %190, i32 noundef 52, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit513

if.else.i.i.i511:                                 ; preds = %if.then.i.i.i504
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 52, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit513

cirrus_vga_write_gr.exit513:                      ; preds = %sw.bb53, %land.lhs.true5.i.i.i501, %if.then8.i.i.i506, %if.else.i.i.i511
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i496)
  %arrayidx52.i500 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 52
  store i8 %value, ptr %arrayidx52.i500, align 1
  br label %sw.epilog

sw.bb55:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i514)
  %191 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i515 = icmp ne i32 %191, 0
  %192 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i516 = icmp ne i16 %192, 0
  %or.cond.i.i.i517 = select i1 %tobool.i.i.i515, i1 %tobool4.i.i.i516, i1 false
  br i1 %or.cond.i.i.i517, label %land.lhs.true5.i.i.i519, label %cirrus_vga_write_gr.exit531

land.lhs.true5.i.i.i519:                          ; preds = %sw.bb55
  %193 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i520 = and i32 %193, 32768
  %cmp.i.not.i.i.i521 = icmp eq i32 %and.i.i.i.i520, 0
  br i1 %cmp.i.not.i.i.i521, label %cirrus_vga_write_gr.exit531, label %if.then.i.i.i522

if.then.i.i.i522:                                 ; preds = %land.lhs.true5.i.i.i519
  %194 = load i8, ptr @message_with_timestamp, align 1
  %195 = and i8 %194, 1
  %tobool7.not.i.i.i523 = icmp eq i8 %195, 0
  br i1 %tobool7.not.i.i.i523, label %if.else.i.i.i529, label %if.then8.i.i.i524

if.then8.i.i.i524:                                ; preds = %if.then.i.i.i522
  %call9.i.i.i525 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i514, ptr noundef null) #14
  %call10.i.i.i526 = tail call i32 @qemu_get_thread_id() #14
  %196 = load i64, ptr %_now.i.i.i514, align 8
  %tv_usec.i.i.i527 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i514, i64 0, i32 1
  %197 = load i64, ptr %tv_usec.i.i.i527, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i526, i64 noundef %196, i64 noundef %197, i32 noundef 53, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit531

if.else.i.i.i529:                                 ; preds = %if.then.i.i.i522
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 53, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit531

cirrus_vga_write_gr.exit531:                      ; preds = %sw.bb55, %land.lhs.true5.i.i.i519, %if.then8.i.i.i524, %if.else.i.i.i529
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i514)
  %arrayidx52.i518 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 53
  store i8 %value, ptr %arrayidx52.i518, align 1
  br label %sw.epilog

sw.bb57:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i532)
  %198 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i533 = icmp ne i32 %198, 0
  %199 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i534 = icmp ne i16 %199, 0
  %or.cond.i.i.i535 = select i1 %tobool.i.i.i533, i1 %tobool4.i.i.i534, i1 false
  br i1 %or.cond.i.i.i535, label %land.lhs.true5.i.i.i537, label %cirrus_vga_write_gr.exit549

land.lhs.true5.i.i.i537:                          ; preds = %sw.bb57
  %200 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i538 = and i32 %200, 32768
  %cmp.i.not.i.i.i539 = icmp eq i32 %and.i.i.i.i538, 0
  br i1 %cmp.i.not.i.i.i539, label %cirrus_vga_write_gr.exit549, label %if.then.i.i.i540

if.then.i.i.i540:                                 ; preds = %land.lhs.true5.i.i.i537
  %201 = load i8, ptr @message_with_timestamp, align 1
  %202 = and i8 %201, 1
  %tobool7.not.i.i.i541 = icmp eq i8 %202, 0
  br i1 %tobool7.not.i.i.i541, label %if.else.i.i.i547, label %if.then8.i.i.i542

if.then8.i.i.i542:                                ; preds = %if.then.i.i.i540
  %call9.i.i.i543 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i532, ptr noundef null) #14
  %call10.i.i.i544 = tail call i32 @qemu_get_thread_id() #14
  %203 = load i64, ptr %_now.i.i.i532, align 8
  %tv_usec.i.i.i545 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i532, i64 0, i32 1
  %204 = load i64, ptr %tv_usec.i.i.i545, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i544, i64 noundef %203, i64 noundef %204, i32 noundef 56, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit549

if.else.i.i.i547:                                 ; preds = %if.then.i.i.i540
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 56, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit549

cirrus_vga_write_gr.exit549:                      ; preds = %sw.bb57, %land.lhs.true5.i.i.i537, %if.then8.i.i.i542, %if.else.i.i.i547
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i532)
  %arrayidx52.i536 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 56
  store i8 %value, ptr %arrayidx52.i536, align 1
  br label %sw.epilog

sw.bb59:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_now.i.i.i550)
  %205 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool.i.i.i551 = icmp ne i32 %205, 0
  %206 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %tobool4.i.i.i552 = icmp ne i16 %206, 0
  %or.cond.i.i.i553 = select i1 %tobool.i.i.i551, i1 %tobool4.i.i.i552, i1 false
  br i1 %or.cond.i.i.i553, label %land.lhs.true5.i.i.i555, label %cirrus_vga_write_gr.exit567

land.lhs.true5.i.i.i555:                          ; preds = %sw.bb59
  %207 = load i32, ptr @qemu_loglevel, align 4
  %and.i.i.i.i556 = and i32 %207, 32768
  %cmp.i.not.i.i.i557 = icmp eq i32 %and.i.i.i.i556, 0
  br i1 %cmp.i.not.i.i.i557, label %cirrus_vga_write_gr.exit567, label %if.then.i.i.i558

if.then.i.i.i558:                                 ; preds = %land.lhs.true5.i.i.i555
  %208 = load i8, ptr @message_with_timestamp, align 1
  %209 = and i8 %208, 1
  %tobool7.not.i.i.i559 = icmp eq i8 %209, 0
  br i1 %tobool7.not.i.i.i559, label %if.else.i.i.i565, label %if.then8.i.i.i560

if.then8.i.i.i560:                                ; preds = %if.then.i.i.i558
  %call9.i.i.i561 = call i32 @gettimeofday(ptr noundef nonnull %_now.i.i.i550, ptr noundef null) #14
  %call10.i.i.i562 = tail call i32 @qemu_get_thread_id() #14
  %210 = load i64, ptr %_now.i.i.i550, align 8
  %tv_usec.i.i.i563 = getelementptr inbounds %struct.timeval, ptr %_now.i.i.i550, i64 0, i32 1
  %211 = load i64, ptr %tv_usec.i.i.i563, align 8
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.45, i32 noundef %call10.i.i.i562, i64 noundef %210, i64 noundef %211, i32 noundef 57, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit567

if.else.i.i.i565:                                 ; preds = %if.then.i.i.i558
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.46, i32 noundef 57, i32 noundef %conv) #14
  br label %cirrus_vga_write_gr.exit567

cirrus_vga_write_gr.exit567:                      ; preds = %sw.bb59, %land.lhs.true5.i.i.i555, %if.then8.i.i.i560, %if.else.i.i.i565
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_now.i.i.i550)
  %arrayidx52.i554 = getelementptr %struct.VGACommonState, ptr %s, i64 0, i32 14, i64 57
  store i8 %value, ptr %arrayidx52.i554, align 1
  br label %sw.epilog

sw.bb61:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  tail call fastcc void @cirrus_vga_write_gr(ptr noundef %s, i32 noundef 49, i32 noundef %conv)
  br label %sw.epilog

do.body:                                          ; preds = %trace_vga_cirrus_write_blt.exit
  %212 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %212, 2048
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %sw.epilog, label %if.then

if.then:                                          ; preds = %do.body
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.63, i32 noundef %address, i32 noundef %conv) #14
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then, %do.body, %trace_vga_cirrus_write_blt.exit, %sw.bb61, %cirrus_vga_write_gr.exit567, %cirrus_vga_write_gr.exit549, %cirrus_vga_write_gr.exit531, %cirrus_vga_write_gr.exit513, %cirrus_vga_write_gr.exit495, %cirrus_vga_write_gr.exit477, %cirrus_vga_write_gr.exit459, %cirrus_vga_write_gr.exit441, %cirrus_vga_write_gr.exit423, %cirrus_vga_write_gr.exit406, %cirrus_vga_write_gr.exit388, %sw.bb36, %cirrus_vga_write_gr.exit370, %cirrus_vga_write_gr.exit352, %cirrus_vga_write_gr.exit334, %cirrus_vga_write_gr.exit315, %cirrus_vga_write_gr.exit297, %cirrus_vga_write_gr.exit278, %cirrus_vga_write_gr.exit260, %cirrus_vga_write_gr.exit241, %cirrus_vga_write_gr.exit223, %cirrus_vga_write_gr.exit206, %cirrus_vga_write_gr.exit188, %cirrus_vga_write_gr.exit170, %cirrus_vga_write_gr.exit152, %cirrus_vga_write_gr.exit134, %cirrus_vga_write_gr.exit117, %cirrus_vga_write_gr.exit99, %cirrus_vga_write_gr.exit81, %cirrus_vga_write_gr.exit
  ret void
}

; Function Attrs: mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memmove.p0.p0.i64(ptr nocapture writeonly, ptr nocapture readonly, i64, i1 immarg) #6

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_linear_read(ptr nocapture noundef readonly %opaque, i64 noundef %addr, i32 %size) #0 {
entry:
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 10
  %0 = load i32, ptr %cirrus_addr_mask, align 16
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, %addr
  %arrayidx = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 23
  %1 = load i8, ptr %arrayidx, align 1
  %2 = and i8 %1, 68
  %cmp = icmp eq i8 %2, 68
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %linear_mmio_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 11
  %3 = load i32, ptr %linear_mmio_mask, align 4
  %conv4 = zext i32 %3 to i64
  %and5 = and i64 %and, %conv4
  %cmp8 = icmp eq i64 %and5, %conv4
  br i1 %cmp8, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %4 = trunc i64 %and to i32
  %conv11 = and i32 %4, 255
  %call = tail call fastcc zeroext i8 @cirrus_mmio_blt_read(ptr noundef nonnull %opaque, i32 noundef %conv11)
  br label %if.end34

if.else:                                          ; preds = %land.lhs.true, %entry
  %arrayidx14 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 11
  %5 = load i8, ptr %arrayidx14, align 1
  %conv15 = zext i8 %5 to i32
  %and16 = and i32 %conv15, 20
  %cmp17 = icmp eq i32 %and16, 20
  br i1 %cmp17, label %if.then19, label %if.else20

if.then19:                                        ; preds = %if.else
  %shl = shl nuw nsw i64 %and, 4
  br label %if.end28

if.else20:                                        ; preds = %if.else
  %and25 = and i32 %conv15, 2
  %tobool.not = icmp eq i32 %and25, 0
  %shl27 = shl nuw nsw i64 %and, 3
  %spec.select = select i1 %tobool.not, i64 %and, i64 %shl27
  br label %if.end28

if.end28:                                         ; preds = %if.else20, %if.then19
  %addr.addr.0 = phi i64 [ %shl, %if.then19 ], [ %spec.select, %if.else20 ]
  %and31 = and i64 %addr.addr.0, %conv
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 1
  %6 = load ptr, ptr %vram_ptr, align 8
  %add.ptr = getelementptr i8, ptr %6, i64 %and31
  %7 = load i8, ptr %add.ptr, align 1
  br label %if.end34

if.end34:                                         ; preds = %if.end28, %if.then
  %ret.0.in = phi i8 [ %call, %if.then ], [ %7, %if.end28 ]
  %conv35 = zext i8 %ret.0.in to i64
  ret i64 %conv35
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_linear_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %val, i32 %size) #0 {
entry:
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 10
  %0 = load i32, ptr %cirrus_addr_mask, align 16
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, %addr
  %arrayidx = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 11, i64 23
  %1 = load i8, ptr %arrayidx, align 1
  %2 = and i8 %1, 68
  %cmp = icmp eq i8 %2, 68
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %linear_mmio_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 11
  %3 = load i32, ptr %linear_mmio_mask, align 4
  %conv4 = zext i32 %3 to i64
  %and5 = and i64 %and, %conv4
  %cmp8 = icmp eq i64 %and5, %conv4
  br i1 %cmp8, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %4 = trunc i64 %and to i32
  %conv11 = and i32 %4, 255
  %conv12 = trunc i64 %val to i8
  tail call fastcc void @cirrus_mmio_blt_write(ptr noundef nonnull %opaque, i32 noundef %conv11, i8 noundef zeroext %conv12)
  br label %if.end82

if.else:                                          ; preds = %land.lhs.true, %entry
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 33
  %5 = load ptr, ptr %cirrus_srcptr, align 16
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 34
  %6 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp13.not = icmp eq ptr %5, %6
  br i1 %cmp13.not, label %if.else23, label %if.then15

if.then15:                                        ; preds = %if.else
  %conv16 = trunc i64 %val to i8
  %incdec.ptr = getelementptr i8, ptr %5, i64 1
  store ptr %incdec.ptr, ptr %cirrus_srcptr, align 16
  store i8 %conv16, ptr %5, align 1
  %7 = load ptr, ptr %cirrus_srcptr, align 16
  %8 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp20.not = icmp ult ptr %7, %8
  br i1 %cmp20.not, label %if.end82, label %if.then22

if.then22:                                        ; preds = %if.then15
  tail call fastcc void @cirrus_bitblt_cputovideo_next(ptr noundef nonnull %opaque)
  br label %if.end82

if.else23:                                        ; preds = %if.else
  %arrayidx25 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 11
  %9 = load i8, ptr %arrayidx25, align 1
  %conv26 = zext i8 %9 to i32
  %and27 = and i32 %conv26, 20
  %cmp28 = icmp eq i32 %and27, 20
  br i1 %cmp28, label %if.then30, label %if.else31

if.then30:                                        ; preds = %if.else23
  %shl = shl nuw nsw i64 %and, 4
  br label %if.end40

if.else31:                                        ; preds = %if.else23
  %and36 = and i32 %conv26, 2
  %tobool.not = icmp eq i32 %and36, 0
  %shl38 = shl nuw nsw i64 %and, 3
  %spec.select = select i1 %tobool.not, i64 %and, i64 %shl38
  br label %if.end40

if.end40:                                         ; preds = %if.else31, %if.then30
  %addr.addr.0 = phi i64 [ %shl, %if.then30 ], [ %spec.select, %if.else31 ]
  %and43 = and i64 %addr.addr.0, %conv
  %arrayidx46 = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 5
  %10 = load i8, ptr %arrayidx46, align 1
  %11 = and i8 %10, 7
  %12 = add nsw i8 %11, -6
  %or.cond = icmp ult i8 %12, -2
  %and58 = and i32 %conv26, 4
  %cmp59 = icmp eq i32 %and58, 0
  %or.cond63 = or i1 %cmp59, %or.cond
  br i1 %or.cond63, label %if.then61, label %if.else65

if.then61:                                        ; preds = %if.end40
  %conv62 = trunc i64 %val to i8
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 1
  %13 = load ptr, ptr %vram_ptr, align 8
  %add.ptr = getelementptr i8, ptr %13, i64 %and43
  store i8 %conv62, ptr %add.ptr, align 1
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 2
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram, i64 noundef %and43, i64 noundef 1) #14
  br label %if.end82

if.else65:                                        ; preds = %if.end40
  %conv77 = trunc i64 %and43 to i32
  %conv78 = trunc i64 %val to i32
  %vram_ptr.i37 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 1
  %cirrus_shadow_gr1.i39 = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 13
  br i1 %cmp28, label %if.else76, label %if.then73

if.then73:                                        ; preds = %if.else65
  %cmp2.i = icmp eq i8 %11, 5
  %cirrus_shadow_gr0.i = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 12
  br i1 %cmp2.i, label %for.body.us.i, label %for.body.i

for.body.us.i:                                    ; preds = %if.then73, %for.body.us.i
  %x.011.us.i = phi i32 [ %inc.us.i, %for.body.us.i ], [ 0, %if.then73 ]
  %val.010.us.i = phi i32 [ %shl.us.i, %for.body.us.i ], [ %conv78, %if.then73 ]
  %14 = load ptr, ptr %vram_ptr.i37, align 8
  %add.us.i = add i32 %x.011.us.i, %conv77
  %15 = load i32, ptr %cirrus_addr_mask, align 16
  %and.us.i = and i32 %15, %add.us.i
  %idx.ext.us.i = zext i32 %and.us.i to i64
  %add.ptr.us.i = getelementptr i8, ptr %14, i64 %idx.ext.us.i
  %and1.us.i = and i32 %val.010.us.i, 128
  %tobool.not.us.i = icmp eq i32 %and1.us.i, 0
  %spec.select.i = select i1 %tobool.not.us.i, ptr %cirrus_shadow_gr0.i, ptr %cirrus_shadow_gr1.i39
  %storemerge.i = load i8, ptr %spec.select.i, align 1
  store i8 %storemerge.i, ptr %add.ptr.us.i, align 1
  %shl.us.i = shl i32 %val.010.us.i, 1
  %inc.us.i = add nuw nsw i32 %x.011.us.i, 1
  %exitcond13.not.i = icmp eq i32 %inc.us.i, 8
  br i1 %exitcond13.not.i, label %cirrus_mem_writeb_mode4and5_8bpp.exit, label %for.body.us.i, !llvm.loop !913

for.body.i:                                       ; preds = %if.then73, %if.end4.i
  %x.011.i = phi i32 [ %inc.i, %if.end4.i ], [ 0, %if.then73 ]
  %val.010.i = phi i32 [ %shl.i, %if.end4.i ], [ %conv78, %if.then73 ]
  %and1.i = and i32 %val.010.i, 128
  %tobool.not.i = icmp eq i32 %and1.i, 0
  br i1 %tobool.not.i, label %if.end4.i, label %if.then.i

if.then.i:                                        ; preds = %for.body.i
  %16 = load ptr, ptr %vram_ptr.i37, align 8
  %17 = load i32, ptr %cirrus_addr_mask, align 16
  %add.i = add i32 %x.011.i, %conv77
  %and.i = and i32 %17, %add.i
  %idx.ext.i = zext i32 %and.i to i64
  %add.ptr.i = getelementptr i8, ptr %16, i64 %idx.ext.i
  %18 = load i8, ptr %cirrus_shadow_gr1.i39, align 1
  store i8 %18, ptr %add.ptr.i, align 1
  br label %if.end4.i

if.end4.i:                                        ; preds = %if.then.i, %for.body.i
  %shl.i = shl i32 %val.010.i, 1
  %inc.i = add nuw nsw i32 %x.011.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 8
  br i1 %exitcond.not.i, label %cirrus_mem_writeb_mode4and5_8bpp.exit, label %for.body.i, !llvm.loop !913

cirrus_mem_writeb_mode4and5_8bpp.exit:            ; preds = %if.end4.i, %for.body.us.i
  %vram.i = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 2
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram.i, i64 noundef %and43, i64 noundef 8) #14
  br label %if.end82

if.else76:                                        ; preds = %if.else65
  %arrayidx.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 17
  %cmp5.i = icmp eq i8 %11, 5
  %cirrus_shadow_gr0.i40 = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 12
  %arrayidx9.i = getelementptr %struct.VGACommonState, ptr %opaque, i64 0, i32 14, i64 16
  br i1 %cmp5.i, label %for.body.us.i54, label %for.body.i41

for.body.us.i54:                                  ; preds = %if.else76, %for.body.us.i54
  %x.015.us.i = phi i32 [ %inc.us.i62, %for.body.us.i54 ], [ 0, %if.else76 ]
  %val.014.us.i = phi i32 [ %shl.us.i61, %for.body.us.i54 ], [ %conv78, %if.else76 ]
  %19 = load ptr, ptr %vram_ptr.i37, align 8
  %mul.us.i = shl nuw nsw i32 %x.015.us.i, 1
  %add.us.i55 = add i32 %mul.us.i, %conv77
  %20 = load i32, ptr %cirrus_addr_mask, align 16
  %and.us.i56 = and i32 %add.us.i55, -2
  %and1.us.i57 = and i32 %and.us.i56, %20
  %idx.ext.us.i58 = zext i32 %and1.us.i57 to i64
  %add.ptr.us.i59 = getelementptr i8, ptr %19, i64 %idx.ext.us.i58
  %and2.us.i = and i32 %val.014.us.i, 128
  %tobool.not.us.i60 = icmp eq i32 %and2.us.i, 0
  %spec.select64 = select i1 %tobool.not.us.i60, ptr %cirrus_shadow_gr0.i40, ptr %cirrus_shadow_gr1.i39
  %spec.select65 = select i1 %tobool.not.us.i60, ptr %arrayidx9.i, ptr %arrayidx.i
  %.sink19.i = load i8, ptr %spec.select64, align 1
  store i8 %.sink19.i, ptr %add.ptr.us.i59, align 1
  %.sink.i = load i8, ptr %spec.select65, align 1
  %21 = getelementptr i8, ptr %add.ptr.us.i59, i64 1
  store i8 %.sink.i, ptr %21, align 1
  %shl.us.i61 = shl i32 %val.014.us.i, 1
  %inc.us.i62 = add nuw nsw i32 %x.015.us.i, 1
  %exitcond17.not.i = icmp eq i32 %inc.us.i62, 8
  br i1 %exitcond17.not.i, label %cirrus_mem_writeb_mode4and5_16bpp.exit, label %for.body.us.i54, !llvm.loop !914

for.body.i41:                                     ; preds = %if.else76, %if.end11.i
  %x.015.i = phi i32 [ %inc.i50, %if.end11.i ], [ 0, %if.else76 ]
  %val.014.i = phi i32 [ %shl.i49, %if.end11.i ], [ %conv78, %if.else76 ]
  %and2.i = and i32 %val.014.i, 128
  %tobool.not.i42 = icmp eq i32 %and2.i, 0
  br i1 %tobool.not.i42, label %if.end11.i, label %if.then.i43

if.then.i43:                                      ; preds = %for.body.i41
  %22 = load ptr, ptr %vram_ptr.i37, align 8
  %mul.i = shl nuw nsw i32 %x.015.i, 1
  %add.i44 = add i32 %mul.i, %conv77
  %and.i45 = and i32 %add.i44, -2
  %23 = load i32, ptr %cirrus_addr_mask, align 16
  %and1.i46 = and i32 %and.i45, %23
  %idx.ext.i47 = zext i32 %and1.i46 to i64
  %add.ptr.i48 = getelementptr i8, ptr %22, i64 %idx.ext.i47
  %24 = load i8, ptr %cirrus_shadow_gr1.i39, align 1
  store i8 %24, ptr %add.ptr.i48, align 1
  %25 = load i8, ptr %arrayidx.i, align 1
  %add.ptr4.i = getelementptr i8, ptr %add.ptr.i48, i64 1
  store i8 %25, ptr %add.ptr4.i, align 1
  br label %if.end11.i

if.end11.i:                                       ; preds = %if.then.i43, %for.body.i41
  %shl.i49 = shl i32 %val.014.i, 1
  %inc.i50 = add nuw nsw i32 %x.015.i, 1
  %exitcond.not.i51 = icmp eq i32 %inc.i50, 8
  br i1 %exitcond.not.i51, label %cirrus_mem_writeb_mode4and5_16bpp.exit, label %for.body.i41, !llvm.loop !914

cirrus_mem_writeb_mode4and5_16bpp.exit:           ; preds = %if.end11.i, %for.body.us.i54
  %vram.i52 = getelementptr inbounds %struct.VGACommonState, ptr %opaque, i64 0, i32 2
  tail call void @memory_region_set_dirty(ptr noundef nonnull %vram.i52, i64 noundef %and43, i64 noundef 16) #14
  br label %if.end82

if.end82:                                         ; preds = %if.then22, %if.then15, %cirrus_mem_writeb_mode4and5_8bpp.exit, %cirrus_mem_writeb_mode4and5_16bpp.exit, %if.then61, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_linear_bitblt_read(ptr nocapture readnone %opaque, i64 %addr, i32 %size) #0 {
entry:
  %0 = load i32, ptr @qemu_loglevel, align 4
  %and.i = and i32 %0, 1024
  %cmp.i.not = icmp eq i32 %and.i, 0
  br i1 %cmp.i.not, label %do.end, label %if.then

if.then:                                          ; preds = %entry
  tail call void (ptr, ...) @qemu_log(ptr noundef nonnull @.str.64) #14
  br label %do.end

do.end:                                           ; preds = %entry, %if.then
  ret i64 255
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_linear_bitblt_write(ptr noundef %opaque, i64 %addr, i64 noundef %val, i32 %size) #0 {
entry:
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 33
  %0 = load ptr, ptr %cirrus_srcptr, align 16
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %opaque, i64 0, i32 34
  %1 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp.not = icmp eq ptr %0, %1
  br i1 %cmp.not, label %if.end7, label %if.then

if.then:                                          ; preds = %entry
  %conv = trunc i64 %val to i8
  %incdec.ptr = getelementptr i8, ptr %0, i64 1
  store ptr %incdec.ptr, ptr %cirrus_srcptr, align 16
  store i8 %conv, ptr %0, align 1
  %2 = load ptr, ptr %cirrus_srcptr, align 16
  %3 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp4.not = icmp ult ptr %2, %3
  br i1 %cmp4.not, label %if.end7, label %if.then6

if.then6:                                         ; preds = %if.then
  tail call fastcc void @cirrus_bitblt_cputovideo_next(ptr noundef nonnull %opaque)
  br label %if.end7

if.end7:                                          ; preds = %if.then, %if.then6, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_mmio_read(ptr noundef %opaque, i64 noundef %addr, i32 %size) #0 {
entry:
  %cmp = icmp ugt i64 %addr, 255
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %0 = trunc i64 %addr to i32
  %conv = add i32 %0, -256
  %call = tail call fastcc zeroext i8 @cirrus_mmio_blt_read(ptr noundef %opaque, i32 noundef %conv)
  %conv1 = zext i8 %call to i64
  br label %return

if.else:                                          ; preds = %entry
  %add = add nuw nsw i64 %addr, 16
  %call2 = tail call i64 @cirrus_vga_ioport_read(ptr noundef %opaque, i64 noundef %add, i32 poison), !range !915
  br label %return

return:                                           ; preds = %if.else, %if.then
  %retval.0 = phi i64 [ %conv1, %if.then ], [ %call2, %if.else ]
  ret i64 %retval.0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_mmio_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %val, i32 %size) #0 {
entry:
  %cmp = icmp ugt i64 %addr, 255
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %0 = trunc i64 %addr to i32
  %conv = add i32 %0, -256
  %conv1 = trunc i64 %val to i8
  tail call fastcc void @cirrus_mmio_blt_write(ptr noundef %opaque, i32 noundef %conv, i8 noundef zeroext %conv1)
  br label %if.end

if.else:                                          ; preds = %entry
  %add = add nuw nsw i64 %addr, 16
  tail call void @cirrus_vga_ioport_write(ptr noundef %opaque, i64 noundef %add, i64 noundef %val, i32 poison)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

declare void @vga_invalidate_scanlines(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

declare void @vga_common_reset(ptr noundef) local_unnamed_addr #1

declare ptr @type_register_static(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_class_init(ptr noundef %klass, ptr nocapture readnone %data) #0 {
entry:
  %call.i = tail call ptr @object_class_dynamic_cast_assert(ptr noundef %klass, ptr noundef nonnull @.str.72, ptr noundef nonnull @.str.73, i32 noundef 77, ptr noundef nonnull @__func__.DEVICE_CLASS) #14
  %call.i10 = tail call ptr @object_class_dynamic_cast_assert(ptr noundef %klass, ptr noundef nonnull @.str.67, ptr noundef nonnull @.str.74, i32 noundef 10, ptr noundef nonnull @__func__.PCI_DEVICE_CLASS) #14
  %realize = getelementptr inbounds %struct.PCIDeviceClass, ptr %call.i10, i64 0, i32 1
  store ptr @pci_cirrus_vga_realize, ptr %realize, align 8
  %romfile = getelementptr inbounds %struct.PCIDeviceClass, ptr %call.i10, i64 0, i32 11
  store ptr @.str.70, ptr %romfile, align 8
  %vendor_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %call.i10, i64 0, i32 5
  store i16 4115, ptr %vendor_id, align 8
  %device_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %call.i10, i64 0, i32 6
  store i16 184, ptr %device_id, align 2
  %class_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %call.i10, i64 0, i32 8
  store i16 768, ptr %class_id, align 2
  %categories = getelementptr inbounds %struct.DeviceClass, ptr %call.i, i64 0, i32 1
  %0 = load i64, ptr %categories, align 8
  %or.i = or i64 %0, 32
  store i64 %or.i, ptr %categories, align 8
  %desc = getelementptr inbounds %struct.DeviceClass, ptr %call.i, i64 0, i32 3
  store ptr @.str.71, ptr %desc, align 8
  %vmsd = getelementptr inbounds %struct.DeviceClass, ptr %call.i, i64 0, i32 10
  store ptr @vmstate_pci_cirrus_vga, ptr %vmsd, align 8
  tail call void @device_class_set_props(ptr noundef %call.i, ptr noundef nonnull @pci_vga_cirrus_properties) #14
  %hotpluggable = getelementptr inbounds %struct.DeviceClass, ptr %call.i, i64 0, i32 6
  store i8 0, ptr %hotpluggable, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @pci_cirrus_vga_realize(ptr noundef %dev, ptr noundef %errp) #0 {
entry:
  %call.i = tail call ptr @object_dynamic_cast_assert(ptr noundef %dev, ptr noundef nonnull @.str.66, ptr noundef nonnull @.str.53, i32 noundef 189, ptr noundef nonnull @__func__.PCI_CIRRUS_VGA) #14
  %cirrus_vga = getelementptr inbounds %struct.PCICirrusVGAState, ptr %call.i, i64 0, i32 1
  %call.i27 = tail call ptr @object_get_class(ptr noundef %dev) #14
  %call1.i = tail call ptr @object_class_dynamic_cast_assert(ptr noundef %call.i27, ptr noundef nonnull @.str.67, ptr noundef nonnull @.str.74, i32 noundef 10, ptr noundef nonnull @__func__.PCI_DEVICE_GET_CLASS) #14
  %device_id2 = getelementptr inbounds %struct.PCIDeviceClass, ptr %call1.i, i64 0, i32 6
  %0 = load i16, ptr %device_id2, align 2
  %vram_size_mb = getelementptr inbounds %struct.PCICirrusVGAState, ptr %call.i, i64 0, i32 1, i32 0, i32 4
  %1 = load i32, ptr %vram_size_mb, align 4
  switch i32 %1, label %if.then [
    i32 4, label %if.end
    i32 8, label %if.end
    i32 16, label %if.end
  ]

if.then:                                          ; preds = %entry
  tail call void (ptr, ptr, i32, ptr, ptr, ...) @error_setg_internal(ptr noundef %errp, ptr noundef nonnull @.str.53, i32 noundef 2956, ptr noundef nonnull @__func__.pci_cirrus_vga_realize, ptr noundef nonnull @.str.75, i32 noundef %1) #14
  br label %if.end32

if.end:                                           ; preds = %entry, %entry, %entry
  %call13 = tail call zeroext i1 @vga_common_init(ptr noundef nonnull %cirrus_vga, ptr noundef %dev, ptr noundef %errp) #14
  br i1 %call13, label %if.end15, label %if.end32

if.end15:                                         ; preds = %if.end
  %conv = sext i16 %0 to i32
  %call16 = tail call ptr @pci_address_space(ptr noundef %dev) #14
  %call17 = tail call ptr @pci_address_space_io(ptr noundef %dev) #14
  tail call void @cirrus_init_common(ptr noundef nonnull %cirrus_vga, ptr noundef %dev, i32 noundef %conv, i32 noundef 1, ptr noundef %call16, ptr noundef %call17)
  %call.i28 = tail call ptr @object_dynamic_cast_assert(ptr noundef %dev, ptr noundef nonnull @.str.72, ptr noundef nonnull @.str.73, i32 noundef 77, ptr noundef nonnull @__func__.DEVICE) #14
  %hw_ops = getelementptr inbounds %struct.PCICirrusVGAState, ptr %call.i, i64 0, i32 1, i32 0, i32 66
  %2 = load ptr, ptr %hw_ops, align 16
  %call21 = tail call ptr @graphic_console_init(ptr noundef %call.i28, i32 noundef 0, ptr noundef %2, ptr noundef nonnull %cirrus_vga) #14
  %con = getelementptr inbounds %struct.PCICirrusVGAState, ptr %call.i, i64 0, i32 1, i32 0, i32 42
  store ptr %call21, ptr %con, align 16
  %pci_bar = getelementptr inbounds %struct.PCICirrusVGAState, ptr %call.i, i64 0, i32 1, i32 5
  tail call void @memory_region_init(ptr noundef nonnull %pci_bar, ptr noundef %dev, ptr noundef nonnull @.str.76, i64 noundef 33554432) #14
  %cirrus_linear_io = getelementptr inbounds %struct.PCICirrusVGAState, ptr %call.i, i64 0, i32 1, i32 2
  tail call void @memory_region_add_subregion(ptr noundef nonnull %pci_bar, i64 noundef 0, ptr noundef nonnull %cirrus_linear_io) #14
  %cirrus_linear_bitblt_io = getelementptr inbounds %struct.PCICirrusVGAState, ptr %call.i, i64 0, i32 1, i32 3
  tail call void @memory_region_add_subregion(ptr noundef nonnull %pci_bar, i64 noundef 16777216, ptr noundef nonnull %cirrus_linear_bitblt_io) #14
  tail call void @pci_register_bar(ptr noundef nonnull %call.i, i32 noundef 0, i8 noundef zeroext 8, ptr noundef nonnull %pci_bar) #14
  %cmp28 = icmp eq i16 %0, 184
  br i1 %cmp28, label %if.then30, label %if.end32

if.then30:                                        ; preds = %if.end15
  %cirrus_mmio_io = getelementptr inbounds %struct.PCICirrusVGAState, ptr %call.i, i64 0, i32 1, i32 4
  tail call void @pci_register_bar(ptr noundef nonnull %call.i, i32 noundef 1, i8 noundef zeroext 0, ptr noundef nonnull %cirrus_mmio_io) #14
  br label %if.end32

if.end32:                                         ; preds = %if.end, %if.then30, %if.end15, %if.then
  ret void
}

declare void @device_class_set_props(ptr noundef, ptr noundef) local_unnamed_addr #1

declare ptr @object_class_dynamic_cast_assert(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #1

declare void @error_setg_internal(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #1

declare zeroext i1 @vga_common_init(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

declare ptr @pci_address_space(ptr noundef) local_unnamed_addr #1

declare ptr @pci_address_space_io(ptr noundef) local_unnamed_addr #1

declare ptr @graphic_console_init(ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

declare void @pci_register_bar(ptr noundef, i32 noundef, i8 noundef zeroext, ptr noundef) local_unnamed_addr #1

declare ptr @object_dynamic_cast_assert(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #1

declare ptr @object_get_class(ptr noundef) local_unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.smin.i64(i64, i64) #11

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.umin.i32(i32, i32) #11

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smin.i32(i32, i32) #11

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smax.i32(i32, i32) #11

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #12

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #12

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.usub.sat.i32(i32, i32) #11

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.abs.i32(i32, i1 immarg) #11

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #13

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.vector.reduce.or.v4i32(<4 x i32>) #11

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(argmem: readwrite) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #3 = { nofree nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(read, argmem: readwrite, inaccessiblemem: none) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #5 = { nofree nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #6 = { mustprogress nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #7 = { noreturn nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #8 = { nofree norecurse nosync nounwind sspstrong memory(write, argmem: readwrite, inaccessiblemem: none) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #9 = { nofree norecurse nosync nounwind sspstrong memory(readwrite, inaccessiblemem: none) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #10 = { mustprogress nofree norecurse nosync nounwind sspstrong willreturn memory(none) uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #11 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #12 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #13 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #14 = { nounwind }
attributes #15 = { noreturn nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
!5 = distinct !{!5, !6}
!6 = !{!"llvm.loop.mustprogress"}
!7 = distinct !{!7, !6}
!8 = distinct !{!8, !6}
!9 = !{i32 0, i32 256}
!10 = distinct !{!10, !6}
!11 = !{i32 0, i32 2}
!12 = distinct !{!12, !6}
!13 = distinct !{!13, !6}
!14 = distinct !{!14, !6}
!15 = distinct !{!15, !6}
!16 = distinct !{!16, !6}
!17 = distinct !{!17, !6}
!18 = distinct !{!18, !6}
!19 = distinct !{!19, !6}
!20 = distinct !{!20, !6}
!21 = distinct !{!21, !6}
!22 = distinct !{!22, !6}
!23 = distinct !{!23, !6}
!24 = distinct !{!24, !6}
!25 = distinct !{!25, !6}
!26 = distinct !{!26, !6}
!27 = distinct !{!27, !6}
!28 = distinct !{!28, !6}
!29 = distinct !{!29, !6}
!30 = distinct !{!30, !6}
!31 = distinct !{!31, !6}
!32 = distinct !{!32, !6}
!33 = distinct !{!33, !6}
!34 = distinct !{!34, !6}
!35 = distinct !{!35, !6}
!36 = distinct !{!36, !6}
!37 = distinct !{!37, !6}
!38 = distinct !{!38, !6}
!39 = distinct !{!39, !6}
!40 = distinct !{!40, !6}
!41 = distinct !{!41, !6}
!42 = distinct !{!42, !6}
!43 = distinct !{!43, !6}
!44 = distinct !{!44, !6}
!45 = distinct !{!45, !6}
!46 = distinct !{!46, !6}
!47 = distinct !{!47, !6}
!48 = distinct !{!48, !6}
!49 = distinct !{!49, !6}
!50 = distinct !{!50, !6}
!51 = distinct !{!51, !6}
!52 = distinct !{!52, !6}
!53 = distinct !{!53, !6}
!54 = distinct !{!54, !6}
!55 = distinct !{!55, !6}
!56 = distinct !{!56, !6}
!57 = distinct !{!57, !6}
!58 = distinct !{!58, !6}
!59 = distinct !{!59, !6}
!60 = distinct !{!60, !6}
!61 = distinct !{!61, !6}
!62 = distinct !{!62, !6}
!63 = distinct !{!63, !6}
!64 = distinct !{!64, !6}
!65 = distinct !{!65, !6}
!66 = distinct !{!66, !6}
!67 = distinct !{!67, !6}
!68 = distinct !{!68, !6}
!69 = distinct !{!69, !6}
!70 = distinct !{!70, !6}
!71 = distinct !{!71, !6}
!72 = distinct !{!72, !6}
!73 = distinct !{!73, !6}
!74 = distinct !{!74, !6}
!75 = distinct !{!75, !6}
!76 = distinct !{!76, !6}
!77 = distinct !{!77, !6}
!78 = distinct !{!78, !6}
!79 = distinct !{!79, !6}
!80 = distinct !{!80, !6}
!81 = distinct !{!81, !6}
!82 = distinct !{!82, !6}
!83 = distinct !{!83, !6}
!84 = distinct !{!84, !6}
!85 = distinct !{!85, !6}
!86 = distinct !{!86, !6}
!87 = distinct !{!87, !6}
!88 = distinct !{!88, !6}
!89 = distinct !{!89, !6}
!90 = distinct !{!90, !6}
!91 = distinct !{!91, !6}
!92 = distinct !{!92, !6}
!93 = distinct !{!93, !6}
!94 = distinct !{!94, !6}
!95 = distinct !{!95, !6}
!96 = distinct !{!96, !6}
!97 = distinct !{!97, !6}
!98 = distinct !{!98, !6}
!99 = distinct !{!99, !6}
!100 = distinct !{!100, !6}
!101 = distinct !{!101, !6}
!102 = distinct !{!102, !6}
!103 = distinct !{!103, !6}
!104 = distinct !{!104, !6}
!105 = distinct !{!105, !6}
!106 = distinct !{!106, !6}
!107 = distinct !{!107, !6}
!108 = distinct !{!108, !6}
!109 = distinct !{!109, !6}
!110 = distinct !{!110, !6}
!111 = distinct !{!111, !6}
!112 = distinct !{!112, !6}
!113 = distinct !{!113, !6}
!114 = distinct !{!114, !6}
!115 = distinct !{!115, !6}
!116 = distinct !{!116, !6}
!117 = distinct !{!117, !6}
!118 = distinct !{!118, !6}
!119 = distinct !{!119, !6}
!120 = distinct !{!120, !6}
!121 = distinct !{!121, !6}
!122 = distinct !{!122, !6}
!123 = distinct !{!123, !6}
!124 = distinct !{!124, !6}
!125 = distinct !{!125, !6}
!126 = distinct !{!126, !6}
!127 = distinct !{!127, !6}
!128 = distinct !{!128, !6}
!129 = distinct !{!129, !6}
!130 = distinct !{!130, !6}
!131 = distinct !{!131, !6}
!132 = distinct !{!132, !6}
!133 = distinct !{!133, !6}
!134 = distinct !{!134, !6}
!135 = distinct !{!135, !6}
!136 = distinct !{!136, !6}
!137 = distinct !{!137, !6}
!138 = distinct !{!138, !6}
!139 = distinct !{!139, !6}
!140 = distinct !{!140, !6}
!141 = distinct !{!141, !6}
!142 = distinct !{!142, !6}
!143 = distinct !{!143, !6}
!144 = distinct !{!144, !6}
!145 = distinct !{!145, !6}
!146 = distinct !{!146, !6}
!147 = distinct !{!147, !6}
!148 = distinct !{!148, !6}
!149 = distinct !{!149, !6}
!150 = distinct !{!150, !6}
!151 = distinct !{!151, !6}
!152 = distinct !{!152, !6}
!153 = distinct !{!153, !6}
!154 = distinct !{!154, !6}
!155 = distinct !{!155, !6}
!156 = distinct !{!156, !6}
!157 = distinct !{!157, !6}
!158 = distinct !{!158, !6}
!159 = distinct !{!159, !6}
!160 = distinct !{!160, !6}
!161 = distinct !{!161, !6}
!162 = distinct !{!162, !6}
!163 = distinct !{!163, !6}
!164 = distinct !{!164, !6}
!165 = distinct !{!165, !6}
!166 = distinct !{!166, !6}
!167 = distinct !{!167, !6}
!168 = distinct !{!168, !6}
!169 = distinct !{!169, !6}
!170 = distinct !{!170, !6}
!171 = distinct !{!171, !6}
!172 = distinct !{!172, !6}
!173 = distinct !{!173, !6}
!174 = distinct !{!174, !6}
!175 = distinct !{!175, !6}
!176 = distinct !{!176, !6}
!177 = distinct !{!177, !6}
!178 = distinct !{!178, !6}
!179 = distinct !{!179, !6}
!180 = distinct !{!180, !6}
!181 = distinct !{!181, !6}
!182 = distinct !{!182, !6}
!183 = distinct !{!183, !6}
!184 = distinct !{!184, !6}
!185 = distinct !{!185, !6}
!186 = distinct !{!186, !6}
!187 = distinct !{!187, !6}
!188 = distinct !{!188, !6}
!189 = distinct !{!189, !6}
!190 = distinct !{!190, !6}
!191 = distinct !{!191, !6}
!192 = distinct !{!192, !6}
!193 = distinct !{!193, !6}
!194 = distinct !{!194, !6}
!195 = distinct !{!195, !6}
!196 = distinct !{!196, !6}
!197 = distinct !{!197, !6}
!198 = distinct !{!198, !6}
!199 = distinct !{!199, !6}
!200 = distinct !{!200, !6}
!201 = distinct !{!201, !6}
!202 = distinct !{!202, !6}
!203 = distinct !{!203, !6}
!204 = distinct !{!204, !6}
!205 = distinct !{!205, !6}
!206 = distinct !{!206, !6}
!207 = distinct !{!207, !6}
!208 = distinct !{!208, !6}
!209 = distinct !{!209, !6}
!210 = distinct !{!210, !6}
!211 = distinct !{!211, !6}
!212 = distinct !{!212, !6}
!213 = distinct !{!213, !6}
!214 = distinct !{!214, !6}
!215 = distinct !{!215, !6}
!216 = distinct !{!216, !6}
!217 = distinct !{!217, !6}
!218 = distinct !{!218, !6}
!219 = distinct !{!219, !6}
!220 = distinct !{!220, !6}
!221 = distinct !{!221, !6}
!222 = distinct !{!222, !6}
!223 = distinct !{!223, !6}
!224 = distinct !{!224, !6}
!225 = distinct !{!225, !6}
!226 = distinct !{!226, !6}
!227 = distinct !{!227, !6}
!228 = distinct !{!228, !6}
!229 = distinct !{!229, !6}
!230 = distinct !{!230, !6}
!231 = distinct !{!231, !6}
!232 = distinct !{!232, !6}
!233 = distinct !{!233, !6}
!234 = distinct !{!234, !6}
!235 = distinct !{!235, !6}
!236 = distinct !{!236, !6}
!237 = distinct !{!237, !6}
!238 = distinct !{!238, !6}
!239 = distinct !{!239, !6}
!240 = distinct !{!240, !6}
!241 = distinct !{!241, !6}
!242 = distinct !{!242, !6}
!243 = distinct !{!243, !6}
!244 = distinct !{!244, !6}
!245 = distinct !{!245, !6}
!246 = distinct !{!246, !6}
!247 = distinct !{!247, !6}
!248 = distinct !{!248, !6}
!249 = distinct !{!249, !6}
!250 = distinct !{!250, !6}
!251 = distinct !{!251, !6}
!252 = distinct !{!252, !6}
!253 = distinct !{!253, !6}
!254 = distinct !{!254, !6}
!255 = distinct !{!255, !6}
!256 = distinct !{!256, !6}
!257 = distinct !{!257, !6}
!258 = distinct !{!258, !6}
!259 = distinct !{!259, !6}
!260 = distinct !{!260, !6}
!261 = distinct !{!261, !6}
!262 = distinct !{!262, !6}
!263 = distinct !{!263, !6}
!264 = distinct !{!264, !6}
!265 = distinct !{!265, !6}
!266 = distinct !{!266, !6}
!267 = distinct !{!267, !6}
!268 = distinct !{!268, !6}
!269 = distinct !{!269, !6}
!270 = distinct !{!270, !6}
!271 = distinct !{!271, !6}
!272 = distinct !{!272, !6}
!273 = distinct !{!273, !6}
!274 = distinct !{!274, !6}
!275 = distinct !{!275, !6}
!276 = distinct !{!276, !6}
!277 = distinct !{!277, !6}
!278 = distinct !{!278, !6}
!279 = distinct !{!279, !6}
!280 = distinct !{!280, !6}
!281 = distinct !{!281, !6}
!282 = distinct !{!282, !6}
!283 = distinct !{!283, !6}
!284 = distinct !{!284, !6}
!285 = distinct !{!285, !6}
!286 = distinct !{!286, !6}
!287 = distinct !{!287, !6}
!288 = distinct !{!288, !6}
!289 = distinct !{!289, !6}
!290 = distinct !{!290, !6}
!291 = distinct !{!291, !6}
!292 = distinct !{!292, !6}
!293 = distinct !{!293, !6}
!294 = distinct !{!294, !6}
!295 = distinct !{!295, !6}
!296 = distinct !{!296, !6}
!297 = distinct !{!297, !6}
!298 = distinct !{!298, !6}
!299 = distinct !{!299, !6}
!300 = distinct !{!300, !6}
!301 = distinct !{!301, !6}
!302 = distinct !{!302, !6}
!303 = distinct !{!303, !6}
!304 = distinct !{!304, !6}
!305 = distinct !{!305, !6}
!306 = distinct !{!306, !6}
!307 = distinct !{!307, !6}
!308 = distinct !{!308, !6}
!309 = distinct !{!309, !6}
!310 = distinct !{!310, !6}
!311 = distinct !{!311, !6}
!312 = distinct !{!312, !6}
!313 = distinct !{!313, !6}
!314 = distinct !{!314, !6}
!315 = distinct !{!315, !6}
!316 = distinct !{!316, !6}
!317 = distinct !{!317, !6}
!318 = distinct !{!318, !6}
!319 = distinct !{!319, !6}
!320 = distinct !{!320, !6}
!321 = distinct !{!321, !6}
!322 = distinct !{!322, !6}
!323 = distinct !{!323, !6}
!324 = distinct !{!324, !6}
!325 = distinct !{!325, !6}
!326 = distinct !{!326, !6}
!327 = distinct !{!327, !6}
!328 = distinct !{!328, !6}
!329 = distinct !{!329, !6}
!330 = distinct !{!330, !6}
!331 = distinct !{!331, !6}
!332 = distinct !{!332, !6}
!333 = distinct !{!333, !6}
!334 = distinct !{!334, !6}
!335 = distinct !{!335, !6}
!336 = distinct !{!336, !6}
!337 = distinct !{!337, !6}
!338 = distinct !{!338, !6}
!339 = distinct !{!339, !6}
!340 = distinct !{!340, !6}
!341 = distinct !{!341, !6}
!342 = distinct !{!342, !6}
!343 = distinct !{!343, !6}
!344 = distinct !{!344, !6}
!345 = distinct !{!345, !6}
!346 = distinct !{!346, !6}
!347 = distinct !{!347, !6}
!348 = distinct !{!348, !6}
!349 = distinct !{!349, !6}
!350 = distinct !{!350, !6}
!351 = distinct !{!351, !6}
!352 = distinct !{!352, !6}
!353 = distinct !{!353, !6}
!354 = distinct !{!354, !6}
!355 = distinct !{!355, !6}
!356 = distinct !{!356, !6}
!357 = distinct !{!357, !6}
!358 = distinct !{!358, !6}
!359 = distinct !{!359, !6}
!360 = distinct !{!360, !6}
!361 = distinct !{!361, !6}
!362 = distinct !{!362, !6}
!363 = distinct !{!363, !6}
!364 = distinct !{!364, !6}
!365 = distinct !{!365, !6}
!366 = distinct !{!366, !6}
!367 = distinct !{!367, !6}
!368 = distinct !{!368, !6}
!369 = distinct !{!369, !6}
!370 = distinct !{!370, !6}
!371 = distinct !{!371, !6}
!372 = distinct !{!372, !6}
!373 = distinct !{!373, !6}
!374 = distinct !{!374, !6}
!375 = distinct !{!375, !6}
!376 = distinct !{!376, !6}
!377 = distinct !{!377, !6}
!378 = distinct !{!378, !6}
!379 = distinct !{!379, !6}
!380 = distinct !{!380, !6}
!381 = distinct !{!381, !6}
!382 = distinct !{!382, !6}
!383 = distinct !{!383, !6}
!384 = distinct !{!384, !6}
!385 = distinct !{!385, !6}
!386 = distinct !{!386, !6}
!387 = distinct !{!387, !6}
!388 = distinct !{!388, !6}
!389 = distinct !{!389, !6}
!390 = distinct !{!390, !6}
!391 = distinct !{!391, !6}
!392 = distinct !{!392, !6}
!393 = distinct !{!393, !6}
!394 = distinct !{!394, !6}
!395 = distinct !{!395, !6}
!396 = distinct !{!396, !6}
!397 = distinct !{!397, !6}
!398 = distinct !{!398, !6}
!399 = distinct !{!399, !6}
!400 = distinct !{!400, !6}
!401 = distinct !{!401, !6}
!402 = distinct !{!402, !6}
!403 = distinct !{!403, !6}
!404 = distinct !{!404, !6}
!405 = distinct !{!405, !6}
!406 = distinct !{!406, !6}
!407 = distinct !{!407, !6}
!408 = distinct !{!408, !6}
!409 = distinct !{!409, !6}
!410 = distinct !{!410, !6}
!411 = distinct !{!411, !6}
!412 = distinct !{!412, !6}
!413 = distinct !{!413, !6}
!414 = distinct !{!414, !6}
!415 = distinct !{!415, !6}
!416 = distinct !{!416, !6}
!417 = distinct !{!417, !6}
!418 = distinct !{!418, !6}
!419 = distinct !{!419, !6}
!420 = distinct !{!420, !6}
!421 = distinct !{!421, !6}
!422 = distinct !{!422, !6}
!423 = distinct !{!423, !6}
!424 = distinct !{!424, !6}
!425 = distinct !{!425, !6}
!426 = distinct !{!426, !6}
!427 = distinct !{!427, !6}
!428 = distinct !{!428, !6}
!429 = distinct !{!429, !6}
!430 = distinct !{!430, !6}
!431 = distinct !{!431, !6}
!432 = distinct !{!432, !6}
!433 = distinct !{!433, !6}
!434 = distinct !{!434, !6}
!435 = distinct !{!435, !6}
!436 = distinct !{!436, !6}
!437 = distinct !{!437, !6}
!438 = distinct !{!438, !6}
!439 = distinct !{!439, !6}
!440 = distinct !{!440, !6}
!441 = distinct !{!441, !6}
!442 = distinct !{!442, !6}
!443 = distinct !{!443, !6}
!444 = distinct !{!444, !6}
!445 = distinct !{!445, !6}
!446 = distinct !{!446, !6}
!447 = distinct !{!447, !6}
!448 = distinct !{!448, !6}
!449 = distinct !{!449, !6}
!450 = distinct !{!450, !6}
!451 = distinct !{!451, !6}
!452 = distinct !{!452, !6}
!453 = distinct !{!453, !6}
!454 = distinct !{!454, !6}
!455 = distinct !{!455, !6}
!456 = distinct !{!456, !6}
!457 = distinct !{!457, !6}
!458 = distinct !{!458, !6}
!459 = distinct !{!459, !6}
!460 = distinct !{!460, !6}
!461 = distinct !{!461, !6}
!462 = distinct !{!462, !6}
!463 = distinct !{!463, !6}
!464 = distinct !{!464, !6}
!465 = distinct !{!465, !6}
!466 = distinct !{!466, !6}
!467 = distinct !{!467, !6}
!468 = distinct !{!468, !6}
!469 = distinct !{!469, !6}
!470 = distinct !{!470, !6}
!471 = distinct !{!471, !6}
!472 = distinct !{!472, !6}
!473 = distinct !{!473, !6}
!474 = distinct !{!474, !6}
!475 = distinct !{!475, !6}
!476 = distinct !{!476, !6}
!477 = distinct !{!477, !6}
!478 = distinct !{!478, !6}
!479 = distinct !{!479, !6}
!480 = distinct !{!480, !6}
!481 = distinct !{!481, !6}
!482 = distinct !{!482, !6}
!483 = distinct !{!483, !6}
!484 = distinct !{!484, !6}
!485 = distinct !{!485, !6}
!486 = distinct !{!486, !6}
!487 = distinct !{!487, !6}
!488 = distinct !{!488, !6}
!489 = distinct !{!489, !6}
!490 = distinct !{!490, !6}
!491 = distinct !{!491, !6}
!492 = distinct !{!492, !6}
!493 = distinct !{!493, !6}
!494 = distinct !{!494, !6}
!495 = distinct !{!495, !6}
!496 = distinct !{!496, !6}
!497 = distinct !{!497, !6}
!498 = distinct !{!498, !6}
!499 = distinct !{!499, !6}
!500 = distinct !{!500, !6}
!501 = distinct !{!501, !6}
!502 = distinct !{!502, !6}
!503 = distinct !{!503, !6}
!504 = distinct !{!504, !6}
!505 = distinct !{!505, !6}
!506 = distinct !{!506, !6}
!507 = distinct !{!507, !6}
!508 = distinct !{!508, !6}
!509 = distinct !{!509, !6}
!510 = distinct !{!510, !6}
!511 = distinct !{!511, !6}
!512 = distinct !{!512, !6}
!513 = distinct !{!513, !6}
!514 = distinct !{!514, !6}
!515 = distinct !{!515, !6}
!516 = distinct !{!516, !6}
!517 = distinct !{!517, !6}
!518 = distinct !{!518, !6}
!519 = distinct !{!519, !6}
!520 = distinct !{!520, !6}
!521 = distinct !{!521, !6}
!522 = distinct !{!522, !6}
!523 = distinct !{!523, !6}
!524 = distinct !{!524, !6}
!525 = distinct !{!525, !6}
!526 = distinct !{!526, !6}
!527 = distinct !{!527, !6}
!528 = distinct !{!528, !6}
!529 = distinct !{!529, !6}
!530 = distinct !{!530, !6}
!531 = distinct !{!531, !6}
!532 = distinct !{!532, !6}
!533 = distinct !{!533, !6}
!534 = distinct !{!534, !6}
!535 = distinct !{!535, !6}
!536 = distinct !{!536, !6}
!537 = distinct !{!537, !6}
!538 = distinct !{!538, !6}
!539 = distinct !{!539, !6}
!540 = distinct !{!540, !6}
!541 = distinct !{!541, !6}
!542 = distinct !{!542, !6}
!543 = distinct !{!543, !6}
!544 = distinct !{!544, !6}
!545 = distinct !{!545, !6}
!546 = distinct !{!546, !6}
!547 = distinct !{!547, !6}
!548 = distinct !{!548, !6}
!549 = distinct !{!549, !6}
!550 = distinct !{!550, !6}
!551 = distinct !{!551, !6}
!552 = distinct !{!552, !6}
!553 = distinct !{!553, !6}
!554 = distinct !{!554, !6}
!555 = distinct !{!555, !6}
!556 = distinct !{!556, !6}
!557 = distinct !{!557, !6}
!558 = distinct !{!558, !6}
!559 = distinct !{!559, !6}
!560 = distinct !{!560, !6}
!561 = distinct !{!561, !6}
!562 = distinct !{!562, !6}
!563 = distinct !{!563, !6}
!564 = distinct !{!564, !6}
!565 = distinct !{!565, !6}
!566 = distinct !{!566, !6}
!567 = distinct !{!567, !6}
!568 = distinct !{!568, !6}
!569 = distinct !{!569, !6}
!570 = distinct !{!570, !6}
!571 = distinct !{!571, !6}
!572 = distinct !{!572, !6}
!573 = distinct !{!573, !6}
!574 = distinct !{!574, !6}
!575 = distinct !{!575, !6}
!576 = distinct !{!576, !6}
!577 = distinct !{!577, !6}
!578 = distinct !{!578, !6}
!579 = distinct !{!579, !6}
!580 = distinct !{!580, !6}
!581 = distinct !{!581, !6}
!582 = distinct !{!582, !6}
!583 = distinct !{!583, !6}
!584 = distinct !{!584, !6}
!585 = distinct !{!585, !6}
!586 = distinct !{!586, !6}
!587 = distinct !{!587, !6}
!588 = distinct !{!588, !6}
!589 = distinct !{!589, !6}
!590 = distinct !{!590, !6}
!591 = distinct !{!591, !6}
!592 = distinct !{!592, !6}
!593 = distinct !{!593, !6}
!594 = distinct !{!594, !6}
!595 = distinct !{!595, !6}
!596 = distinct !{!596, !6}
!597 = distinct !{!597, !6}
!598 = distinct !{!598, !6}
!599 = distinct !{!599, !6}
!600 = distinct !{!600, !6}
!601 = distinct !{!601, !6}
!602 = distinct !{!602, !6}
!603 = distinct !{!603, !6}
!604 = distinct !{!604, !6}
!605 = distinct !{!605, !6}
!606 = distinct !{!606, !6}
!607 = distinct !{!607, !6}
!608 = distinct !{!608, !6}
!609 = distinct !{!609, !6}
!610 = distinct !{!610, !6}
!611 = distinct !{!611, !6}
!612 = distinct !{!612, !6}
!613 = distinct !{!613, !6}
!614 = distinct !{!614, !6}
!615 = distinct !{!615, !6}
!616 = distinct !{!616, !6}
!617 = distinct !{!617, !6}
!618 = distinct !{!618, !6}
!619 = distinct !{!619, !6}
!620 = distinct !{!620, !6}
!621 = distinct !{!621, !6}
!622 = distinct !{!622, !6}
!623 = distinct !{!623, !6}
!624 = distinct !{!624, !6}
!625 = distinct !{!625, !6}
!626 = distinct !{!626, !6}
!627 = distinct !{!627, !6}
!628 = distinct !{!628, !6}
!629 = distinct !{!629, !6}
!630 = distinct !{!630, !6}
!631 = distinct !{!631, !6}
!632 = distinct !{!632, !6}
!633 = distinct !{!633, !6}
!634 = distinct !{!634, !6}
!635 = distinct !{!635, !6}
!636 = distinct !{!636, !6}
!637 = distinct !{!637, !6}
!638 = distinct !{!638, !6}
!639 = distinct !{!639, !6}
!640 = distinct !{!640, !6}
!641 = distinct !{!641, !6}
!642 = distinct !{!642, !6}
!643 = distinct !{!643, !6}
!644 = distinct !{!644, !6}
!645 = distinct !{!645, !6}
!646 = distinct !{!646, !6}
!647 = distinct !{!647, !6}
!648 = distinct !{!648, !6}
!649 = distinct !{!649, !6}
!650 = distinct !{!650, !6}
!651 = distinct !{!651, !6}
!652 = distinct !{!652, !6}
!653 = distinct !{!653, !6}
!654 = distinct !{!654, !6}
!655 = distinct !{!655, !6}
!656 = distinct !{!656, !6}
!657 = distinct !{!657, !6}
!658 = distinct !{!658, !6}
!659 = distinct !{!659, !6}
!660 = distinct !{!660, !6}
!661 = distinct !{!661, !6}
!662 = distinct !{!662, !6}
!663 = distinct !{!663, !6}
!664 = distinct !{!664, !6}
!665 = distinct !{!665, !6}
!666 = distinct !{!666, !6}
!667 = distinct !{!667, !6}
!668 = distinct !{!668, !6}
!669 = distinct !{!669, !6}
!670 = distinct !{!670, !6}
!671 = distinct !{!671, !6}
!672 = distinct !{!672, !6}
!673 = distinct !{!673, !6}
!674 = distinct !{!674, !6}
!675 = distinct !{!675, !6}
!676 = distinct !{!676, !6}
!677 = distinct !{!677, !6}
!678 = distinct !{!678, !6}
!679 = distinct !{!679, !6}
!680 = distinct !{!680, !6}
!681 = distinct !{!681, !6}
!682 = distinct !{!682, !6}
!683 = distinct !{!683, !6}
!684 = distinct !{!684, !6}
!685 = distinct !{!685, !6}
!686 = distinct !{!686, !6}
!687 = distinct !{!687, !6}
!688 = distinct !{!688, !6}
!689 = distinct !{!689, !6}
!690 = distinct !{!690, !6}
!691 = distinct !{!691, !6}
!692 = distinct !{!692, !6}
!693 = distinct !{!693, !6}
!694 = distinct !{!694, !6}
!695 = distinct !{!695, !6}
!696 = distinct !{!696, !6}
!697 = distinct !{!697, !6}
!698 = distinct !{!698, !6}
!699 = distinct !{!699, !6}
!700 = distinct !{!700, !6}
!701 = distinct !{!701, !6}
!702 = distinct !{!702, !6}
!703 = distinct !{!703, !6}
!704 = distinct !{!704, !6}
!705 = distinct !{!705, !6}
!706 = distinct !{!706, !6}
!707 = distinct !{!707, !6}
!708 = distinct !{!708, !6}
!709 = distinct !{!709, !6}
!710 = distinct !{!710, !6}
!711 = distinct !{!711, !6}
!712 = distinct !{!712, !6}
!713 = distinct !{!713, !6}
!714 = distinct !{!714, !6}
!715 = distinct !{!715, !6}
!716 = distinct !{!716, !6}
!717 = distinct !{!717, !6}
!718 = distinct !{!718, !6}
!719 = distinct !{!719, !6}
!720 = distinct !{!720, !6}
!721 = distinct !{!721, !6}
!722 = distinct !{!722, !6}
!723 = distinct !{!723, !6}
!724 = distinct !{!724, !6}
!725 = distinct !{!725, !6}
!726 = distinct !{!726, !6}
!727 = distinct !{!727, !6}
!728 = distinct !{!728, !6}
!729 = distinct !{!729, !6}
!730 = distinct !{!730, !6}
!731 = distinct !{!731, !6}
!732 = distinct !{!732, !6}
!733 = distinct !{!733, !6}
!734 = distinct !{!734, !6}
!735 = distinct !{!735, !6}
!736 = distinct !{!736, !6}
!737 = distinct !{!737, !6}
!738 = distinct !{!738, !6}
!739 = distinct !{!739, !6}
!740 = distinct !{!740, !6}
!741 = distinct !{!741, !6}
!742 = distinct !{!742, !6}
!743 = distinct !{!743, !6}
!744 = distinct !{!744, !6}
!745 = distinct !{!745, !6}
!746 = distinct !{!746, !6}
!747 = distinct !{!747, !6}
!748 = distinct !{!748, !6}
!749 = distinct !{!749, !6}
!750 = distinct !{!750, !6}
!751 = distinct !{!751, !6}
!752 = distinct !{!752, !6}
!753 = distinct !{!753, !6}
!754 = distinct !{!754, !6}
!755 = distinct !{!755, !6}
!756 = distinct !{!756, !6}
!757 = distinct !{!757, !6}
!758 = distinct !{!758, !6}
!759 = distinct !{!759, !6}
!760 = distinct !{!760, !6}
!761 = distinct !{!761, !6}
!762 = distinct !{!762, !6}
!763 = distinct !{!763, !6}
!764 = distinct !{!764, !6}
!765 = distinct !{!765, !6}
!766 = distinct !{!766, !6}
!767 = distinct !{!767, !6}
!768 = distinct !{!768, !6}
!769 = distinct !{!769, !6}
!770 = distinct !{!770, !6}
!771 = distinct !{!771, !6}
!772 = distinct !{!772, !6}
!773 = distinct !{!773, !6}
!774 = distinct !{!774, !6}
!775 = distinct !{!775, !6}
!776 = distinct !{!776, !6}
!777 = distinct !{!777, !6}
!778 = distinct !{!778, !6}
!779 = distinct !{!779, !6}
!780 = distinct !{!780, !6}
!781 = distinct !{!781, !6}
!782 = distinct !{!782, !6}
!783 = distinct !{!783, !6}
!784 = distinct !{!784, !6}
!785 = distinct !{!785, !6}
!786 = distinct !{!786, !6}
!787 = distinct !{!787, !6}
!788 = distinct !{!788, !6}
!789 = distinct !{!789, !6}
!790 = distinct !{!790, !6}
!791 = distinct !{!791, !6}
!792 = distinct !{!792, !6}
!793 = distinct !{!793, !6}
!794 = distinct !{!794, !6}
!795 = distinct !{!795, !6}
!796 = distinct !{!796, !6}
!797 = distinct !{!797, !6}
!798 = distinct !{!798, !6}
!799 = distinct !{!799, !6}
!800 = distinct !{!800, !6}
!801 = distinct !{!801, !6}
!802 = distinct !{!802, !6}
!803 = distinct !{!803, !6}
!804 = distinct !{!804, !6}
!805 = distinct !{!805, !6}
!806 = distinct !{!806, !6}
!807 = distinct !{!807, !6}
!808 = distinct !{!808, !6}
!809 = distinct !{!809, !6}
!810 = distinct !{!810, !6}
!811 = distinct !{!811, !6}
!812 = distinct !{!812, !6}
!813 = distinct !{!813, !6}
!814 = distinct !{!814, !6}
!815 = distinct !{!815, !6}
!816 = distinct !{!816, !6}
!817 = distinct !{!817, !6}
!818 = distinct !{!818, !6}
!819 = distinct !{!819, !6}
!820 = distinct !{!820, !6}
!821 = distinct !{!821, !6}
!822 = distinct !{!822, !6}
!823 = distinct !{!823, !6}
!824 = distinct !{!824, !6}
!825 = distinct !{!825, !6}
!826 = distinct !{!826, !6}
!827 = distinct !{!827, !6}
!828 = distinct !{!828, !6}
!829 = distinct !{!829, !6}
!830 = distinct !{!830, !6}
!831 = distinct !{!831, !6}
!832 = distinct !{!832, !6}
!833 = distinct !{!833, !6}
!834 = distinct !{!834, !6}
!835 = distinct !{!835, !6}
!836 = distinct !{!836, !6}
!837 = distinct !{!837, !6}
!838 = distinct !{!838, !6}
!839 = distinct !{!839, !6}
!840 = distinct !{!840, !6}
!841 = distinct !{!841, !6}
!842 = distinct !{!842, !6}
!843 = distinct !{!843, !6}
!844 = distinct !{!844, !6}
!845 = distinct !{!845, !6}
!846 = distinct !{!846, !6}
!847 = distinct !{!847, !6}
!848 = distinct !{!848, !6}
!849 = distinct !{!849, !6}
!850 = distinct !{!850, !6}
!851 = distinct !{!851, !6}
!852 = distinct !{!852, !6}
!853 = distinct !{!853, !6}
!854 = distinct !{!854, !6}
!855 = distinct !{!855, !6}
!856 = distinct !{!856, !6}
!857 = distinct !{!857, !6}
!858 = distinct !{!858, !6}
!859 = distinct !{!859, !6}
!860 = distinct !{!860, !6}
!861 = distinct !{!861, !6}
!862 = distinct !{!862, !6}
!863 = distinct !{!863, !6}
!864 = distinct !{!864, !6}
!865 = distinct !{!865, !6}
!866 = distinct !{!866, !6}
!867 = distinct !{!867, !6}
!868 = distinct !{!868, !6}
!869 = distinct !{!869, !6}
!870 = distinct !{!870, !6}
!871 = distinct !{!871, !6}
!872 = distinct !{!872, !6}
!873 = distinct !{!873, !6}
!874 = distinct !{!874, !6}
!875 = distinct !{!875, !6}
!876 = distinct !{!876, !6}
!877 = distinct !{!877, !6}
!878 = distinct !{!878, !6}
!879 = distinct !{!879, !6}
!880 = distinct !{!880, !6}
!881 = distinct !{!881, !6}
!882 = distinct !{!882, !6}
!883 = distinct !{!883, !6}
!884 = distinct !{!884, !6}
!885 = distinct !{!885, !6}
!886 = distinct !{!886, !6}
!887 = distinct !{!887, !6}
!888 = distinct !{!888, !6}
!889 = distinct !{!889, !6}
!890 = distinct !{!890, !6}
!891 = distinct !{!891, !6}
!892 = distinct !{!892, !6}
!893 = distinct !{!893, !6}
!894 = distinct !{!894, !6}
!895 = distinct !{!895, !6}
!896 = distinct !{!896, !6}
!897 = distinct !{!897, !6}
!898 = distinct !{!898, !6}
!899 = distinct !{!899, !6}
!900 = distinct !{!900, !6}
!901 = distinct !{!901, !6}
!902 = distinct !{!902, !6}
!903 = distinct !{!903, !6}
!904 = distinct !{!904, !6}
!905 = distinct !{!905, !6}
!906 = distinct !{!906, !6}
!907 = distinct !{!907, !6}
!908 = distinct !{!908, !6}
!909 = distinct !{!909, !6}
!910 = distinct !{!910, !6}
!911 = distinct !{!911, !6}
!912 = distinct !{!912, !6}
!913 = distinct !{!913, !6}
!914 = distinct !{!914, !6}
!915 = !{i64 -2147483648, i64 2147483648}
