.metadata
.dm
.gradle
/Releases
/.nb-gradle/
*.bin
*.dmp
*.elf
*.lss
*.map
*.rpt
*.srec
*.swp
*.zpu
*.log
*.done
*.smsg
*.summary
*.jdi
*.pin
*.out.sdc
*.sof
*.sld
*.rbf
*.qws
*.sav
*.pof
*.qdf
*.srf
*.swo
c5_pin_model_dump.txt
build/db/
build/incremental_db/
build/output_files/
build/simulation/
software/apps/*/*_obj/
software/zputa/zpu_obj/
software/iocp/iocp_obj/
software/build/
old/
*/old/
*/*/old/
*/*/*/old/
nohup.out
cpu/sav
build/.qsys_edit/
build/A-Hdrive
build/ADV7123.vhd
build/ADV7123_TEST.qpf
build/ADV7123_TEST.qsf
build/Clock_50to100.BAK.vhd
build/KEY_TEST.qpf
build/KEY_TEST.qsf
build/KEY_TEST.v
build/Makefile.1306
build/audio_shifter.v
build/audio_top.v
build/constraints.sdc
*.o
Manuals/
schematics/previous
software/asm/CPM22-BIOS.asm
software/asm/MZ80AFI.asm.bak
software/asm/cpm22.mzf
software/asm/dz80.ini
software/asm/old/
software/howto
software/roms/MZ80AFI.BIN
software/roms/MZ80AFI.rom
software/roms/bios.rom
software/roms/cpm22.rom
software/tmp/
software/src/FatFS
software/src/sav
software/asm/cbios.asm.bak
software/asm/sav/
software/rfs_bank2.asm.1703.2200
software/roms/cbios_bank5.rom
software/roms/cbios_bank6.rom
software/roms/cbios_bank7.rom
software/roms/cbios_bank8.rom
software/src/sdtest.c
software/CPM/tools/
software/asm/rfs_bank2.prewriteread
software/roms/SHARP_MZ80A_RFS_CPM_IMAGE_1.img
software/roms/SHARP_MZ80A_RFS_IMAGE_1.img
software/roms/cmp
build/ddr2_sodimm.qpf
build/ddr2_sodimm.qpf.v1
build/ddr2_sodimm.qsf
build/ddr2_sodimm.qsf.v1
build/ledwater.qpf
build/ledwater.qsf
build/ledwater.v
build/mypll.cmp
build/mypll.qip
build/mypll.vhd
build/serial.qpf
build/serial.qsf
build/serial.v
build/serv_req_info.txt
build/template.qsf
build/unsaved.qsys
build/unsaved.sopcinfo
build/unsaved/
devices/sysbus/TCPU/
tools/Master0.z80
tools/Master1.z80
tools/assemble_rfs.sh
software/src/tools/.flashmmcfg.c.swo
software/src/tools/x
software/CPM/1M44/DSK/CPM_1M44_RFS_1.DSK
software/CPM/1M44/DSK/CPM_1M44_RFS_2.DSK
software/CPM/1M44/RAW/CPM_1M44_RFS_1.RAW
software/CPM/1M44/RAW/CPM_1M44_RFS_2.RAW
software/CPM/SDC16M/
software/CPM/cpm3/on2
CPLD/build/db/
CPLD/build/incremental_db/
CPLD/build/output_files/
CPLD/build/simulation/
CPLD/mz80b/
CPLD/tranZPUterSW.sav2
schematics/tranZPUter-SW/
schematics/tranZPUter/
software/asm/.cbiosII.asm.swo
software/roms/SA1510.orig
CPLD/build/tranZPUterSW_constraints.sdc.clk
CPLD/tranZPUterSW.vhd.clk
CPLD/tranZPUterSW.vhd.presweep
software/asm/include/Definitions.asm.swo
CPLD/SW/build/db/
CPLD/SW/build/incremental_db/
CPLD/SW/build/output_files/
CPLD/SW/build/simulation/
CPLD/SW/build/tranZPUterSW_constraints.sdc.clk
CPLD/SW/tranZPUterSW.sav2
CPLD/SW/tranZPUterSW.vhd.clk
CPLD/SW/tranZPUterSW.vhd.presweep
CPLD/SW/tranZPUterSW.vhd.sav3
CPLD/SW700/v1.2/build/db/
CPLD/SW700/v1.2/build/incremental_db/
CPLD/SW700/v1.2/build/output_files/
CPLD/SW700/v1.2/build/simulation/
CPLD/SW700/v1.2/build/tranZPUterSW_constraints.sdc.clk
CPLD/SW700/v1.2/tranZPUterSW.sav2
CPLD/SW700/v1.2/tranZPUterSW.vhd.clk
CPLD/SW700/v1.2/tranZPUterSW.vhd.presweep
FPGA/SW700/v1.2/VideoController.vhd.inpro
FPGA/SW700/v1.2/VideoController.vhd.orig
FPGA/SW700/v1.2/VideoController_Toplevel.vhd.orig
FPGA/SW700/v1.2/VideoController_pkg.vhd.orig
FPGA/SW700/v1.2/build/.qsys_edit/
FPGA/SW700/v1.2/build/PLLJ_PLLSPE_INFO.txt
FPGA/SW700/v1.2/build/VideoController.qsf.orig
FPGA/SW700/v1.2/build/VideoController_constraints.sdc.orig
FPGA/SW700/v1.2/build/abc.qip
FPGA/SW700/v1.2/build/core
FPGA/SW700/v1.2/build/db/
FPGA/SW700/v1.2/build/greybox_tmp/
FPGA/SW700/v1.2/build/incremental_db/
FPGA/SW700/v1.2/build/output_files/VideoController700.2
FPGA/SW700/v1.2/build/output_files/VideoController700.cdf
FPGA/SW700/v1.2/build/simulation/
FPGA/SW700/v1.2/devices/
FPGA/SW700/v1.2/functions.vhd
FPGA/SW700/v1.2/vidsav
CPLD/SW700/v1.3/build/db/
CPLD/SW700/v1.3/build/incremental_db/
CPLD/SW700/v1.3/build/output_files/
CPLD/SW700/v1.3/build/simulation/
CPLD/SW700/v1.3/build/tranZPUterSW_constraints.sdc.clk
CPLD/SW700/v1.3/tranZPUterSW.sav2
CPLD/SW700/v1.3/tranZPUterSW.vhd.clk
CPLD/SW700/v1.3/tranZPUterSW.vhd.presweep
FPGA/SW700/v1.3/VideoController.vhd.inpro
FPGA/SW700/v1.3/VideoController.vhd.orig
FPGA/SW700/v1.3/VideoController_Toplevel.vhd.orig
FPGA/SW700/v1.3/VideoController_pkg.vhd.orig
FPGA/SW700/v1.3/build/.qsys_edit/
FPGA/SW700/v1.3/build/PLLJ_PLLSPE_INFO.txt
FPGA/SW700/v1.3/build/VideoController.qsf.orig
FPGA/SW700/v1.3/build/VideoController_constraints.sdc.orig
FPGA/SW700/v1.3/build/abc.qip
FPGA/SW700/v1.3/build/core
FPGA/SW700/v1.3/build/db/
FPGA/SW700/v1.3/build/greybox_tmp/
FPGA/SW700/v1.3/build/incremental_db/
FPGA/SW700/v1.3/build/output_files/VideoController700.2
FPGA/SW700/v1.3/build/output_files/VideoController700.cdf
FPGA/SW700/v1.3/build/simulation/
FPGA/SW700/v1.3/devices/
FPGA/SW700/v1.3/functions.vhd
FPGA/SW700/v1.3/vidsav
tools/Mars4_5.jar
docker/QuartusPrime/Dockerfile.13.0.1.old
docker/QuartusPrime/Quartus-web-13.0.1.232-linux.tar
docker/QuartusPrime/files/13.0/
docker/QuartusPrime/files/13.1/
docker/QuartusPrime/files/17.1/
docker/QuartusPrime/local/
docker/QuartusPrime/quartus_docker.sh
FPGA/SW700/v1.2/build/VideoController700.pti_db_list.ddb
FPGA/SW700/v1.2/build/VideoController700.tis_db_list.ddb
FPGA/SW700/v1.2/build/output_files/greybox_tmp/
FPGA/SW700/v1.2/build/x
FPGA/SW700/v1.3/build/VideoController700.pti_db_list.ddb
FPGA/SW700/v1.3/build/VideoController700.tis_db_list.ddb
FPGA/SW700/v1.3/build/coreMZ.qsf.bak
FPGA/SW700/v1.3/build/x
software/mif/monitor_SA1510.mif.bak
software/mif/monitor_SA1510.mif.tst
FPGA/SW700/v1.2/build/output_files/
FPGA/SW700/v1.3/XX
FPGA/SW700/v1.3/build/output_files/
FPGA/SW700/v1.3/devices.old/
CPLD/SW700/v1.3.bak/
FPGA/SW700/v1.3.bak/
FPGA/SW700/v1.3/PLL/Video_Clock.BAK.vhd
FPGA/SW700/v1.3/PLL/Video_Clock_II.BAK.vhd
FPGA/SW700/v1.3/PLL/Video_Clock_III.BAK.vhd
FPGA/SW700/v1.3/PLL/Video_Clock_IV.BAK.vhd
FPGA/SW700/v1.3/VideoController.vhd.prechangegputobram
FPGA/SW700/v1.3/build/VideoController_constraints.sdc
FPGA/SW700/v1.3/build/coreMZ_E115_description.txt
FPGA/SW700/v1.3/coreMZ_constraints.sdc.old
FPGA/SW700/v1.3/prechange.vhd
FPGA/SW700/v1.3/prechange2.vhd
FPGA/SW700/v1.3/softT80/constraints_t80_ok
FPGA/a-z80/
FPGA/a-z80_latest.tar.gz
FPGA/nextz80/
FPGA/nextz80_latest.tar.gz
FPGA/SW700/v1.3/VideoController/VideoController_constraints.sdc.orig
SD/
devices/sysbus/BRAM/TZSW_DualPort32-64BootBRAM.vhd
devices/sysbus/BRAM/TZSW_DualPort3264BootBRAM.vhd

