

================================================================
== Vitis HLS Report for 'finalize_ipv4_checksum_32_s'
================================================================
* Date:           Tue Jul 19 06:13:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.298 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_subChecksumsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_subChecksumsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_subChecksumsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_subChecksumsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_subChecksumsFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 15 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln487 = br i1 %tmp_i, void %finalize_ipv4_checksum<32>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:487]   --->   Operation 16 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.16ns)   --->   "%txEng_subChecksumsFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_subChecksumsFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'txEng_subChecksumsFifo_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i1024 %txEng_subChecksumsFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'trunc' 'trunc_ln145' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 32, i32 39" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'partselect' 'trunc_ln145_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_65 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 64, i32 71" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'trunc_ln145_65' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145_66 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 96, i32 103" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'trunc_ln145_66' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_67 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 128, i32 135" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_67' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145_68 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 160, i32 167" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'trunc_ln145_68' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_69 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 192, i32 199" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_69' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_70 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 224, i32 231" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_70' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_71 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 256, i32 263" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_71' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln145_72 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 288, i32 295" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'trunc_ln145_72' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln145_73 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 320, i32 327" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'trunc_ln145_73' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln145_74 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 352, i32 359" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'trunc_ln145_74' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln145_75 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 384, i32 391" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'trunc_ln145_75' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln145_76 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 416, i32 423" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'trunc_ln145_76' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln145_77 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 448, i32 455" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'trunc_ln145_77' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln145_78 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 480, i32 487" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'partselect' 'trunc_ln145_78' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 512, i32 528" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'partselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 544, i32 560" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'partselect' 'tmp_309' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 576, i32 592" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'partselect' 'tmp_310' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln145_79 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 608, i32 624" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'trunc_ln145_79' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln145_80 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 640, i32 647" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'partselect' 'trunc_ln145_80' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln145_81 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 672, i32 679" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'trunc_ln145_81' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln145_82 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 704, i32 711" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'partselect' 'trunc_ln145_82' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln145_83 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 736, i32 743" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'partselect' 'trunc_ln145_83' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln145_84 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 768, i32 775" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'partselect' 'trunc_ln145_84' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln145_85 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 800, i32 807" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'partselect' 'trunc_ln145_85' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln145_86 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 832, i32 839" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'partselect' 'trunc_ln145_86' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln145_87 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 864, i32 871" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'trunc_ln145_87' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln145_88 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 896, i32 903" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'trunc_ln145_88' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln145_89 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 928, i32 935" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'trunc_ln145_89' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln145_90 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 960, i32 967" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'trunc_ln145_90' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145_91 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 992, i32 999" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'trunc_ln145_91' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i1024 %txEng_subChecksumsFifo_read"   --->   Operation 50 'trunc' 'trunc_ln691' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln691_s = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 512, i32 519"   --->   Operation 51 'partselect' 'trunc_ln691_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln691_69 = trunc i1024 %txEng_subChecksumsFifo_read"   --->   Operation 52 'trunc' 'trunc_ln691_69' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln691_7 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 512, i32 527"   --->   Operation 53 'partselect' 'trunc_ln691_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln691 = add i17 %tmp, i17 %trunc_ln145"   --->   Operation 54 'add' 'add_ln691' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691, i32 16"   --->   Operation 55 'bitselect' 'tmp_311' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln691_52 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 32, i32 47"   --->   Operation 56 'partselect' 'or_ln691_52' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 32, i32 48"   --->   Operation 57 'partselect' 'or_ln' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln691_8 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 544, i32 551"   --->   Operation 58 'partselect' 'trunc_ln691_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln691_9 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 544, i32 559"   --->   Operation 59 'partselect' 'trunc_ln691_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.79ns)   --->   "%add_ln691_161 = add i17 %or_ln, i17 %tmp_309"   --->   Operation 60 'add' 'add_ln691_161' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_161, i32 16"   --->   Operation 61 'bitselect' 'tmp_312' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 64, i32 79"   --->   Operation 62 'partselect' 'or_ln2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln691_s = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 64, i32 80"   --->   Operation 63 'partselect' 'or_ln691_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln691_10 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 576, i32 583"   --->   Operation 64 'partselect' 'trunc_ln691_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln691_11 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 576, i32 591"   --->   Operation 65 'partselect' 'trunc_ln691_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln691_162 = add i17 %or_ln691_s, i17 %tmp_310"   --->   Operation 66 'add' 'add_ln691_162' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_162, i32 16"   --->   Operation 67 'bitselect' 'tmp_313' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln691_53 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 96, i32 111"   --->   Operation 68 'partselect' 'or_ln691_53' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln691_26 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 96, i32 112"   --->   Operation 69 'partselect' 'or_ln691_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln691_12 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 608, i32 615"   --->   Operation 70 'partselect' 'trunc_ln691_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln691_13 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 608, i32 623"   --->   Operation 71 'partselect' 'trunc_ln691_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln691_163 = add i17 %or_ln691_26, i17 %trunc_ln145_79"   --->   Operation 72 'add' 'add_ln691_163' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_163, i32 16"   --->   Operation 73 'bitselect' 'tmp_314' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln691_54 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 640, i32 655"   --->   Operation 74 'partselect' 'or_ln691_54' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln691_27 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 640, i32 656"   --->   Operation 75 'partselect' 'or_ln691_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln691_55 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 128, i32 143"   --->   Operation 76 'partselect' 'or_ln691_55' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln691_28 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 128, i32 144"   --->   Operation 77 'partselect' 'or_ln691_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln691_164 = add i17 %or_ln691_28, i17 %or_ln691_27"   --->   Operation 78 'add' 'add_ln691_164' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_164, i32 16"   --->   Operation 79 'bitselect' 'tmp_315' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln691_56 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 672, i32 687"   --->   Operation 80 'partselect' 'or_ln691_56' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln691_29 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 672, i32 688"   --->   Operation 81 'partselect' 'or_ln691_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln691_57 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 160, i32 175"   --->   Operation 82 'partselect' 'or_ln691_57' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln691_30 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 160, i32 176"   --->   Operation 83 'partselect' 'or_ln691_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.79ns)   --->   "%add_ln691_165 = add i17 %or_ln691_30, i17 %or_ln691_29"   --->   Operation 84 'add' 'add_ln691_165' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_165, i32 16"   --->   Operation 85 'bitselect' 'tmp_316' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln691_58 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 704, i32 719"   --->   Operation 86 'partselect' 'or_ln691_58' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln691_31 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 704, i32 720"   --->   Operation 87 'partselect' 'or_ln691_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln691_59 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 192, i32 207"   --->   Operation 88 'partselect' 'or_ln691_59' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln691_32 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 192, i32 208"   --->   Operation 89 'partselect' 'or_ln691_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.79ns)   --->   "%add_ln691_166 = add i17 %or_ln691_32, i17 %or_ln691_31"   --->   Operation 90 'add' 'add_ln691_166' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_166, i32 16"   --->   Operation 91 'bitselect' 'tmp_317' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln691_60 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 736, i32 751"   --->   Operation 92 'partselect' 'or_ln691_60' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln691_33 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 736, i32 752"   --->   Operation 93 'partselect' 'or_ln691_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln691_61 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 224, i32 239"   --->   Operation 94 'partselect' 'or_ln691_61' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln691_34 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 224, i32 240"   --->   Operation 95 'partselect' 'or_ln691_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.79ns)   --->   "%add_ln691_167 = add i17 %or_ln691_34, i17 %or_ln691_33"   --->   Operation 96 'add' 'add_ln691_167' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_167, i32 16"   --->   Operation 97 'bitselect' 'tmp_318' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln691_62 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 768, i32 783"   --->   Operation 98 'partselect' 'or_ln691_62' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln691_35 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 768, i32 784"   --->   Operation 99 'partselect' 'or_ln691_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln691_63 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 256, i32 271"   --->   Operation 100 'partselect' 'or_ln691_63' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln691_36 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 256, i32 272"   --->   Operation 101 'partselect' 'or_ln691_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.79ns)   --->   "%add_ln691_168 = add i17 %or_ln691_36, i17 %or_ln691_35"   --->   Operation 102 'add' 'add_ln691_168' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_168, i32 16"   --->   Operation 103 'bitselect' 'tmp_319' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln691_64 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 800, i32 815"   --->   Operation 104 'partselect' 'or_ln691_64' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln691_37 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 800, i32 816"   --->   Operation 105 'partselect' 'or_ln691_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln691_65 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 288, i32 303"   --->   Operation 106 'partselect' 'or_ln691_65' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln691_38 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 288, i32 304"   --->   Operation 107 'partselect' 'or_ln691_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.79ns)   --->   "%add_ln691_169 = add i17 %or_ln691_38, i17 %or_ln691_37"   --->   Operation 108 'add' 'add_ln691_169' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_169, i32 16"   --->   Operation 109 'bitselect' 'tmp_320' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln691_66 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 832, i32 847"   --->   Operation 110 'partselect' 'or_ln691_66' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln691_39 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 832, i32 848"   --->   Operation 111 'partselect' 'or_ln691_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln691_67 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 320, i32 335"   --->   Operation 112 'partselect' 'or_ln691_67' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln691_40 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 320, i32 336"   --->   Operation 113 'partselect' 'or_ln691_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.79ns)   --->   "%add_ln691_170 = add i17 %or_ln691_40, i17 %or_ln691_39"   --->   Operation 114 'add' 'add_ln691_170' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_170, i32 16"   --->   Operation 115 'bitselect' 'tmp_321' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln691_68 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 864, i32 879"   --->   Operation 116 'partselect' 'or_ln691_68' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln691_41 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 864, i32 880"   --->   Operation 117 'partselect' 'or_ln691_41' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln691_69 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 352, i32 367"   --->   Operation 118 'partselect' 'or_ln691_69' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln691_42 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 352, i32 368"   --->   Operation 119 'partselect' 'or_ln691_42' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.79ns)   --->   "%add_ln691_171 = add i17 %or_ln691_42, i17 %or_ln691_41"   --->   Operation 120 'add' 'add_ln691_171' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_171, i32 16"   --->   Operation 121 'bitselect' 'tmp_322' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln691_70 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 896, i32 911"   --->   Operation 122 'partselect' 'or_ln691_70' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln691_43 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 896, i32 912"   --->   Operation 123 'partselect' 'or_ln691_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln691_71 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 384, i32 399"   --->   Operation 124 'partselect' 'or_ln691_71' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln691_44 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 384, i32 400"   --->   Operation 125 'partselect' 'or_ln691_44' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.79ns)   --->   "%add_ln691_172 = add i17 %or_ln691_44, i17 %or_ln691_43"   --->   Operation 126 'add' 'add_ln691_172' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_172, i32 16"   --->   Operation 127 'bitselect' 'tmp_323' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln691_72 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 928, i32 943"   --->   Operation 128 'partselect' 'or_ln691_72' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln691_45 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 928, i32 944"   --->   Operation 129 'partselect' 'or_ln691_45' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln691_73 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 416, i32 431"   --->   Operation 130 'partselect' 'or_ln691_73' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln691_46 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 416, i32 432"   --->   Operation 131 'partselect' 'or_ln691_46' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.79ns)   --->   "%add_ln691_173 = add i17 %or_ln691_46, i17 %or_ln691_45"   --->   Operation 132 'add' 'add_ln691_173' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_173, i32 16"   --->   Operation 133 'bitselect' 'tmp_324' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln691_74 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 960, i32 975"   --->   Operation 134 'partselect' 'or_ln691_74' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln691_47 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 960, i32 976"   --->   Operation 135 'partselect' 'or_ln691_47' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln691_75 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 448, i32 463"   --->   Operation 136 'partselect' 'or_ln691_75' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln691_48 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 448, i32 464"   --->   Operation 137 'partselect' 'or_ln691_48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.79ns)   --->   "%add_ln691_174 = add i17 %or_ln691_48, i17 %or_ln691_47"   --->   Operation 138 'add' 'add_ln691_174' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_174, i32 16"   --->   Operation 139 'bitselect' 'tmp_325' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln691_76 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 992, i32 1007"   --->   Operation 140 'partselect' 'or_ln691_76' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln691_49 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 992, i32 1008"   --->   Operation 141 'partselect' 'or_ln691_49' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln691_77 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 480, i32 495"   --->   Operation 142 'partselect' 'or_ln691_77' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln691_50 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %txEng_subChecksumsFifo_read, i32 480, i32 496"   --->   Operation 143 'partselect' 'or_ln691_50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.79ns)   --->   "%add_ln691_175 = add i17 %or_ln691_50, i17 %or_ln691_49"   --->   Operation 144 'add' 'add_ln691_175' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_175, i32 16"   --->   Operation 145 'bitselect' 'tmp_326' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i1 %tmp_311"   --->   Operation 146 'zext' 'zext_ln1497' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i1 %tmp_311"   --->   Operation 147 'zext' 'zext_ln213' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213 = add i16 %trunc_ln691_69, i16 %zext_ln1497"   --->   Operation 148 'add' 'add_ln213' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 149 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_185 = add i16 %add_ln213, i16 %trunc_ln691_7"   --->   Operation 149 'add' 'add_ln213_185' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_16 = add i8 %trunc_ln691, i8 %zext_ln213" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 150 'add' 'add_ln497_16' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 151 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497 = add i8 %add_ln497_16, i8 %trunc_ln691_s" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 151 'add' 'add_ln497' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_185, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 152 'partselect' 'trunc_ln' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1497_158 = zext i1 %tmp_312"   --->   Operation 153 'zext' 'zext_ln1497_158' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln213_20 = zext i1 %tmp_312"   --->   Operation 154 'zext' 'zext_ln213_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_196 = add i16 %trunc_ln691_9, i16 %zext_ln1497_158"   --->   Operation 155 'add' 'add_ln213_196' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 156 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_187 = add i16 %add_ln213_196, i16 %or_ln691_52"   --->   Operation 156 'add' 'add_ln213_187' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_17 = add i8 %trunc_ln691_8, i8 %zext_ln213_20" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 157 'add' 'add_ln497_17' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 158 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_1 = add i8 %add_ln497_17, i8 %trunc_ln145_s" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 158 'add' 'add_ln497_1' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln497_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_187, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 159 'partselect' 'trunc_ln497_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1497_159 = zext i1 %tmp_313"   --->   Operation 160 'zext' 'zext_ln1497_159' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln213_21 = zext i1 %tmp_313"   --->   Operation 161 'zext' 'zext_ln213_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_198 = add i16 %trunc_ln691_11, i16 %zext_ln1497_159"   --->   Operation 162 'add' 'add_ln213_198' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 163 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_189 = add i16 %add_ln213_198, i16 %or_ln2"   --->   Operation 163 'add' 'add_ln213_189' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_18 = add i8 %trunc_ln691_10, i8 %zext_ln213_21" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 164 'add' 'add_ln497_18' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 165 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_2 = add i8 %add_ln497_18, i8 %trunc_ln145_65" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 165 'add' 'add_ln497_2' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln497_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_189, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 166 'partselect' 'trunc_ln497_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1497_160 = zext i1 %tmp_314"   --->   Operation 167 'zext' 'zext_ln1497_160' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln213_22 = zext i1 %tmp_314"   --->   Operation 168 'zext' 'zext_ln213_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_200 = add i16 %trunc_ln691_13, i16 %zext_ln1497_160"   --->   Operation 169 'add' 'add_ln213_200' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 170 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_191 = add i16 %add_ln213_200, i16 %or_ln691_53"   --->   Operation 170 'add' 'add_ln213_191' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_19 = add i8 %trunc_ln691_12, i8 %zext_ln213_22" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 171 'add' 'add_ln497_19' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 172 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_3 = add i8 %add_ln497_19, i8 %trunc_ln145_66" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 172 'add' 'add_ln497_3' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln497_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_191, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 173 'partselect' 'trunc_ln497_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1497_161 = zext i1 %tmp_315"   --->   Operation 174 'zext' 'zext_ln1497_161' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln213_23 = zext i1 %tmp_315"   --->   Operation 175 'zext' 'zext_ln213_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_202 = add i16 %or_ln691_54, i16 %zext_ln1497_161"   --->   Operation 176 'add' 'add_ln213_202' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 177 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_193 = add i16 %add_ln213_202, i16 %or_ln691_55"   --->   Operation 177 'add' 'add_ln213_193' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_20 = add i8 %trunc_ln145_80, i8 %zext_ln213_23" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 178 'add' 'add_ln497_20' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 179 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_4 = add i8 %add_ln497_20, i8 %trunc_ln145_67" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 179 'add' 'add_ln497_4' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln497_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_193, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 180 'partselect' 'trunc_ln497_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1497_162 = zext i1 %tmp_316"   --->   Operation 181 'zext' 'zext_ln1497_162' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln213_24 = zext i1 %tmp_316"   --->   Operation 182 'zext' 'zext_ln213_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_204 = add i16 %or_ln691_56, i16 %zext_ln1497_162"   --->   Operation 183 'add' 'add_ln213_204' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 184 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_195 = add i16 %add_ln213_204, i16 %or_ln691_57"   --->   Operation 184 'add' 'add_ln213_195' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_21 = add i8 %trunc_ln145_81, i8 %zext_ln213_24" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 185 'add' 'add_ln497_21' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 186 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_5 = add i8 %add_ln497_21, i8 %trunc_ln145_68" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 186 'add' 'add_ln497_5' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln497_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_195, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 187 'partselect' 'trunc_ln497_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1497_163 = zext i1 %tmp_317"   --->   Operation 188 'zext' 'zext_ln1497_163' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln213_25 = zext i1 %tmp_317"   --->   Operation 189 'zext' 'zext_ln213_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_206 = add i16 %or_ln691_58, i16 %zext_ln1497_163"   --->   Operation 190 'add' 'add_ln213_206' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 191 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_197 = add i16 %add_ln213_206, i16 %or_ln691_59"   --->   Operation 191 'add' 'add_ln213_197' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_22 = add i8 %trunc_ln145_82, i8 %zext_ln213_25" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 192 'add' 'add_ln497_22' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 193 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_6 = add i8 %add_ln497_22, i8 %trunc_ln145_69" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 193 'add' 'add_ln497_6' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln497_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_197, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 194 'partselect' 'trunc_ln497_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1497_164 = zext i1 %tmp_318"   --->   Operation 195 'zext' 'zext_ln1497_164' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln213_26 = zext i1 %tmp_318"   --->   Operation 196 'zext' 'zext_ln213_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_208 = add i16 %or_ln691_60, i16 %zext_ln1497_164"   --->   Operation 197 'add' 'add_ln213_208' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 198 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_199 = add i16 %add_ln213_208, i16 %or_ln691_61"   --->   Operation 198 'add' 'add_ln213_199' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_23 = add i8 %trunc_ln145_83, i8 %zext_ln213_26" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 199 'add' 'add_ln497_23' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 200 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_7 = add i8 %add_ln497_23, i8 %trunc_ln145_70" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 200 'add' 'add_ln497_7' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln497_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_199, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 201 'partselect' 'trunc_ln497_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1497_165 = zext i1 %tmp_319"   --->   Operation 202 'zext' 'zext_ln1497_165' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln213_27 = zext i1 %tmp_319"   --->   Operation 203 'zext' 'zext_ln213_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_210 = add i16 %or_ln691_62, i16 %zext_ln1497_165"   --->   Operation 204 'add' 'add_ln213_210' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 205 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_201 = add i16 %add_ln213_210, i16 %or_ln691_63"   --->   Operation 205 'add' 'add_ln213_201' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_24 = add i8 %trunc_ln145_84, i8 %zext_ln213_27" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 206 'add' 'add_ln497_24' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 207 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_8 = add i8 %add_ln497_24, i8 %trunc_ln145_71" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 207 'add' 'add_ln497_8' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln497_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_201, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 208 'partselect' 'trunc_ln497_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1497_166 = zext i1 %tmp_320"   --->   Operation 209 'zext' 'zext_ln1497_166' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln213_28 = zext i1 %tmp_320"   --->   Operation 210 'zext' 'zext_ln213_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_212 = add i16 %or_ln691_64, i16 %zext_ln1497_166"   --->   Operation 211 'add' 'add_ln213_212' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 212 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_203 = add i16 %add_ln213_212, i16 %or_ln691_65"   --->   Operation 212 'add' 'add_ln213_203' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_25 = add i8 %trunc_ln145_85, i8 %zext_ln213_28" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 213 'add' 'add_ln497_25' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 214 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_9 = add i8 %add_ln497_25, i8 %trunc_ln145_72" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 214 'add' 'add_ln497_9' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln497_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_203, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 215 'partselect' 'trunc_ln497_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1497_167 = zext i1 %tmp_321"   --->   Operation 216 'zext' 'zext_ln1497_167' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln213_29 = zext i1 %tmp_321"   --->   Operation 217 'zext' 'zext_ln213_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_214 = add i16 %or_ln691_66, i16 %zext_ln1497_167"   --->   Operation 218 'add' 'add_ln213_214' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 219 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_205 = add i16 %add_ln213_214, i16 %or_ln691_67"   --->   Operation 219 'add' 'add_ln213_205' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_26 = add i8 %trunc_ln145_86, i8 %zext_ln213_29" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 220 'add' 'add_ln497_26' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 221 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_10 = add i8 %add_ln497_26, i8 %trunc_ln145_73" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 221 'add' 'add_ln497_10' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln497_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_205, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 222 'partselect' 'trunc_ln497_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1497_168 = zext i1 %tmp_322"   --->   Operation 223 'zext' 'zext_ln1497_168' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln213_30 = zext i1 %tmp_322"   --->   Operation 224 'zext' 'zext_ln213_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_216 = add i16 %or_ln691_68, i16 %zext_ln1497_168"   --->   Operation 225 'add' 'add_ln213_216' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 226 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_207 = add i16 %add_ln213_216, i16 %or_ln691_69"   --->   Operation 226 'add' 'add_ln213_207' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_27 = add i8 %trunc_ln145_87, i8 %zext_ln213_30" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 227 'add' 'add_ln497_27' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 228 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_11 = add i8 %add_ln497_27, i8 %trunc_ln145_74" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 228 'add' 'add_ln497_11' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln497_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_207, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 229 'partselect' 'trunc_ln497_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1497_169 = zext i1 %tmp_323"   --->   Operation 230 'zext' 'zext_ln1497_169' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln213_31 = zext i1 %tmp_323"   --->   Operation 231 'zext' 'zext_ln213_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_218 = add i16 %or_ln691_70, i16 %zext_ln1497_169"   --->   Operation 232 'add' 'add_ln213_218' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 233 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_209 = add i16 %add_ln213_218, i16 %or_ln691_71"   --->   Operation 233 'add' 'add_ln213_209' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_28 = add i8 %trunc_ln145_88, i8 %zext_ln213_31" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 234 'add' 'add_ln497_28' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 235 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_12 = add i8 %add_ln497_28, i8 %trunc_ln145_75" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 235 'add' 'add_ln497_12' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln497_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_209, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 236 'partselect' 'trunc_ln497_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1497_170 = zext i1 %tmp_324"   --->   Operation 237 'zext' 'zext_ln1497_170' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln213_32 = zext i1 %tmp_324"   --->   Operation 238 'zext' 'zext_ln213_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_220 = add i16 %or_ln691_72, i16 %zext_ln1497_170"   --->   Operation 239 'add' 'add_ln213_220' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 240 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_211 = add i16 %add_ln213_220, i16 %or_ln691_73"   --->   Operation 240 'add' 'add_ln213_211' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_29 = add i8 %trunc_ln145_89, i8 %zext_ln213_32" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 241 'add' 'add_ln497_29' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 242 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_13 = add i8 %add_ln497_29, i8 %trunc_ln145_76" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 242 'add' 'add_ln497_13' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln497_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_211, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 243 'partselect' 'trunc_ln497_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1497_171 = zext i1 %tmp_325"   --->   Operation 244 'zext' 'zext_ln1497_171' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln213_33 = zext i1 %tmp_325"   --->   Operation 245 'zext' 'zext_ln213_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_222 = add i16 %or_ln691_74, i16 %zext_ln1497_171"   --->   Operation 246 'add' 'add_ln213_222' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 247 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_213 = add i16 %add_ln213_222, i16 %or_ln691_75"   --->   Operation 247 'add' 'add_ln213_213' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_30 = add i8 %trunc_ln145_90, i8 %zext_ln213_33" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 248 'add' 'add_ln497_30' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 249 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_14 = add i8 %add_ln497_30, i8 %trunc_ln145_77" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 249 'add' 'add_ln497_14' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln497_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_213, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 250 'partselect' 'trunc_ln497_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1497_172 = zext i1 %tmp_326"   --->   Operation 251 'zext' 'zext_ln1497_172' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln213_34 = zext i1 %tmp_326"   --->   Operation 252 'zext' 'zext_ln213_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_235 = add i16 %or_ln691_76, i16 %zext_ln1497_172"   --->   Operation 253 'add' 'add_ln213_235' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 254 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_215 = add i16 %add_ln213_235, i16 %or_ln691_77"   --->   Operation 254 'add' 'add_ln213_215' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln497_31 = add i8 %trunc_ln145_91, i8 %zext_ln213_34" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 255 'add' 'add_ln497_31' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 256 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln497_15 = add i8 %add_ln497_31, i8 %trunc_ln145_78" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 256 'add' 'add_ln497_15' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln497_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_215, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497]   --->   Operation 257 'partselect' 'trunc_ln497_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_147_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_8, i8 %add_ln497_8"   --->   Operation 258 'bitconcatenate' 'tmp_147_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i16 %tmp_147_i"   --->   Operation 259 'zext' 'zext_ln691' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_148_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln, i8 %add_ln497"   --->   Operation 260 'bitconcatenate' 'tmp_148_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln691_155 = zext i16 %tmp_148_i"   --->   Operation 261 'zext' 'zext_ln691_155' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.78ns)   --->   "%add_ln691_176 = add i17 %zext_ln691, i17 %zext_ln691_155"   --->   Operation 262 'add' 'add_ln691_176' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_176, i32 16"   --->   Operation 263 'bitselect' 'tmp_327' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1497_173 = zext i1 %tmp_327"   --->   Operation 264 'zext' 'zext_ln1497_173' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_236 = add i16 %tmp_148_i, i16 %zext_ln1497_173"   --->   Operation 265 'add' 'add_ln213_236' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 266 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_217 = add i16 %add_ln213_236, i16 %tmp_147_i"   --->   Operation 266 'add' 'add_ln213_217' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_217, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 267 'partselect' 'trunc_ln1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_149_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_9, i8 %add_ln497_9"   --->   Operation 268 'bitconcatenate' 'tmp_149_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln691_156 = zext i16 %tmp_149_i"   --->   Operation 269 'zext' 'zext_ln691_156' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_150_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_1, i8 %add_ln497_1"   --->   Operation 270 'bitconcatenate' 'tmp_150_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln691_157 = zext i16 %tmp_150_i"   --->   Operation 271 'zext' 'zext_ln691_157' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.78ns)   --->   "%add_ln691_177 = add i17 %zext_ln691_157, i17 %zext_ln691_156"   --->   Operation 272 'add' 'add_ln691_177' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_177, i32 16"   --->   Operation 273 'bitselect' 'tmp_328' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1497_174 = zext i1 %tmp_328"   --->   Operation 274 'zext' 'zext_ln1497_174' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_237 = add i16 %tmp_149_i, i16 %zext_ln1497_174"   --->   Operation 275 'add' 'add_ln213_237' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 276 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_219 = add i16 %add_ln213_237, i16 %tmp_150_i"   --->   Operation 276 'add' 'add_ln213_219' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln507_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_219, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 277 'partselect' 'trunc_ln507_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_151_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_s, i8 %add_ln497_10"   --->   Operation 278 'bitconcatenate' 'tmp_151_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln691_158 = zext i16 %tmp_151_i"   --->   Operation 279 'zext' 'zext_ln691_158' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_152_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_2, i8 %add_ln497_2"   --->   Operation 280 'bitconcatenate' 'tmp_152_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln691_159 = zext i16 %tmp_152_i"   --->   Operation 281 'zext' 'zext_ln691_159' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.78ns)   --->   "%add_ln691_178 = add i17 %zext_ln691_159, i17 %zext_ln691_158"   --->   Operation 282 'add' 'add_ln691_178' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_178, i32 16"   --->   Operation 283 'bitselect' 'tmp_329' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1497_175 = zext i1 %tmp_329"   --->   Operation 284 'zext' 'zext_ln1497_175' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_238 = add i16 %tmp_151_i, i16 %zext_ln1497_175"   --->   Operation 285 'add' 'add_ln213_238' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 286 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_221 = add i16 %add_ln213_238, i16 %tmp_152_i"   --->   Operation 286 'add' 'add_ln213_221' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln507_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_221, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 287 'partselect' 'trunc_ln507_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_153_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_10, i8 %add_ln497_11"   --->   Operation 288 'bitconcatenate' 'tmp_153_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln691_160 = zext i16 %tmp_153_i"   --->   Operation 289 'zext' 'zext_ln691_160' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_154_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_3, i8 %add_ln497_3"   --->   Operation 290 'bitconcatenate' 'tmp_154_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln691_161 = zext i16 %tmp_154_i"   --->   Operation 291 'zext' 'zext_ln691_161' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.78ns)   --->   "%add_ln691_179 = add i17 %zext_ln691_161, i17 %zext_ln691_160"   --->   Operation 292 'add' 'add_ln691_179' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_179, i32 16"   --->   Operation 293 'bitselect' 'tmp_330' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1497_176 = zext i1 %tmp_330"   --->   Operation 294 'zext' 'zext_ln1497_176' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_239 = add i16 %tmp_153_i, i16 %zext_ln1497_176"   --->   Operation 295 'add' 'add_ln213_239' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 296 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_223 = add i16 %add_ln213_239, i16 %tmp_154_i"   --->   Operation 296 'add' 'add_ln213_223' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln507_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln213_223, i32 8, i32 15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 297 'partselect' 'trunc_ln507_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_155_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_11, i8 %add_ln497_12"   --->   Operation 298 'bitconcatenate' 'tmp_155_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln691_162 = zext i16 %tmp_155_i"   --->   Operation 299 'zext' 'zext_ln691_162' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_156_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_4, i8 %add_ln497_4"   --->   Operation 300 'bitconcatenate' 'tmp_156_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln691_163 = zext i16 %tmp_156_i"   --->   Operation 301 'zext' 'zext_ln691_163' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.78ns)   --->   "%add_ln691_180 = add i17 %zext_ln691_163, i17 %zext_ln691_162"   --->   Operation 302 'add' 'add_ln691_180' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_180, i32 16"   --->   Operation 303 'bitselect' 'tmp_331' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1497_177 = zext i1 %tmp_331"   --->   Operation 304 'zext' 'zext_ln1497_177' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_240 = add i16 %tmp_155_i, i16 %zext_ln1497_177"   --->   Operation 305 'add' 'add_ln213_240' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 306 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_224 = add i16 %add_ln213_240, i16 %tmp_156_i"   --->   Operation 306 'add' 'add_ln213_224' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_157_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_12, i8 %add_ln497_13"   --->   Operation 307 'bitconcatenate' 'tmp_157_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln691_165 = zext i16 %tmp_157_i"   --->   Operation 308 'zext' 'zext_ln691_165' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_158_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_5, i8 %add_ln497_5"   --->   Operation 309 'bitconcatenate' 'tmp_158_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln691_166 = zext i16 %tmp_158_i"   --->   Operation 310 'zext' 'zext_ln691_166' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.78ns)   --->   "%add_ln691_181 = add i17 %zext_ln691_166, i17 %zext_ln691_165"   --->   Operation 311 'add' 'add_ln691_181' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_181, i32 16"   --->   Operation 312 'bitselect' 'tmp_332' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1497_178 = zext i1 %tmp_332"   --->   Operation 313 'zext' 'zext_ln1497_178' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_241 = add i16 %tmp_157_i, i16 %zext_ln1497_178"   --->   Operation 314 'add' 'add_ln213_241' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 315 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_225 = add i16 %add_ln213_241, i16 %tmp_158_i"   --->   Operation 315 'add' 'add_ln213_225' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_159_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_13, i8 %add_ln497_14"   --->   Operation 316 'bitconcatenate' 'tmp_159_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln691_168 = zext i16 %tmp_159_i"   --->   Operation 317 'zext' 'zext_ln691_168' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_160_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_6, i8 %add_ln497_6"   --->   Operation 318 'bitconcatenate' 'tmp_160_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln691_169 = zext i16 %tmp_160_i"   --->   Operation 319 'zext' 'zext_ln691_169' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.78ns)   --->   "%add_ln691_182 = add i17 %zext_ln691_169, i17 %zext_ln691_168"   --->   Operation 320 'add' 'add_ln691_182' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_182, i32 16"   --->   Operation 321 'bitselect' 'tmp_333' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1497_179 = zext i1 %tmp_333"   --->   Operation 322 'zext' 'zext_ln1497_179' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_242 = add i16 %tmp_159_i, i16 %zext_ln1497_179"   --->   Operation 323 'add' 'add_ln213_242' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_226 = add i16 %add_ln213_242, i16 %tmp_160_i"   --->   Operation 324 'add' 'add_ln213_226' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_161_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_14, i8 %add_ln497_15"   --->   Operation 325 'bitconcatenate' 'tmp_161_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln691_171 = zext i16 %tmp_161_i"   --->   Operation 326 'zext' 'zext_ln691_171' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_162_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_7, i8 %add_ln497_7"   --->   Operation 327 'bitconcatenate' 'tmp_162_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln691_172 = zext i16 %tmp_162_i"   --->   Operation 328 'zext' 'zext_ln691_172' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.78ns)   --->   "%add_ln691_183 = add i17 %zext_ln691_172, i17 %zext_ln691_171"   --->   Operation 329 'add' 'add_ln691_183' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_183, i32 16"   --->   Operation 330 'bitselect' 'tmp_334' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1497_180 = zext i1 %tmp_334"   --->   Operation 331 'zext' 'zext_ln1497_180' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_243 = add i16 %tmp_161_i, i16 %zext_ln1497_180"   --->   Operation 332 'add' 'add_ln213_243' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 333 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_227 = add i16 %add_ln213_243, i16 %tmp_162_i"   --->   Operation 333 'add' 'add_ln213_227' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln213_35 = zext i1 %tmp_327"   --->   Operation 334 'zext' 'zext_ln213_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln507_4 = add i8 %add_ln497, i8 %zext_ln213_35" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 335 'add' 'add_ln507_4' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 336 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln507 = add i8 %add_ln507_4, i8 %add_ln497_8" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 336 'add' 'add_ln507' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln213_36 = zext i1 %tmp_328"   --->   Operation 337 'zext' 'zext_ln213_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln507_5 = add i8 %add_ln497_9, i8 %zext_ln213_36" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 338 'add' 'add_ln507_5' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 339 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln507_1 = add i8 %add_ln507_5, i8 %add_ln497_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 339 'add' 'add_ln507_1' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln213_37 = zext i1 %tmp_329"   --->   Operation 340 'zext' 'zext_ln213_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln507_6 = add i8 %add_ln497_10, i8 %zext_ln213_37" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 341 'add' 'add_ln507_6' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 342 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln507_2 = add i8 %add_ln507_6, i8 %add_ln497_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 342 'add' 'add_ln507_2' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln213_38 = zext i1 %tmp_330"   --->   Operation 343 'zext' 'zext_ln213_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln507_7 = add i8 %add_ln497_11, i8 %zext_ln213_38" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 344 'add' 'add_ln507_7' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 345 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln507_3 = add i8 %add_ln507_7, i8 %add_ln497_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507]   --->   Operation 345 'add' 'add_ln507_3' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln691_164 = zext i16 %add_ln213_224"   --->   Operation 346 'zext' 'zext_ln691_164' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln691_167 = zext i16 %add_ln213_225"   --->   Operation 347 'zext' 'zext_ln691_167' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln691_170 = zext i16 %add_ln213_226"   --->   Operation 348 'zext' 'zext_ln691_170' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln691_173 = zext i16 %add_ln213_227"   --->   Operation 349 'zext' 'zext_ln691_173' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_163_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln1, i8 %add_ln507"   --->   Operation 350 'bitconcatenate' 'tmp_163_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln691_174 = zext i16 %tmp_163_i"   --->   Operation 351 'zext' 'zext_ln691_174' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.78ns)   --->   "%add_ln691_184 = add i17 %zext_ln691_174, i17 %zext_ln691_164"   --->   Operation 352 'add' 'add_ln691_184' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_184, i32 16"   --->   Operation 353 'bitselect' 'tmp_335' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1497_181 = zext i1 %tmp_335"   --->   Operation 354 'zext' 'zext_ln1497_181' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_244 = add i16 %add_ln213_224, i16 %zext_ln1497_181"   --->   Operation 355 'add' 'add_ln213_244' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 356 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_228 = add i16 %add_ln213_244, i16 %tmp_163_i"   --->   Operation 356 'add' 'add_ln213_228' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_164_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln507_1, i8 %add_ln507_1"   --->   Operation 357 'bitconcatenate' 'tmp_164_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln691_176 = zext i16 %tmp_164_i"   --->   Operation 358 'zext' 'zext_ln691_176' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.78ns)   --->   "%add_ln691_185 = add i17 %zext_ln691_176, i17 %zext_ln691_167"   --->   Operation 359 'add' 'add_ln691_185' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_185, i32 16"   --->   Operation 360 'bitselect' 'tmp_336' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1497_182 = zext i1 %tmp_336"   --->   Operation 361 'zext' 'zext_ln1497_182' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_245 = add i16 %add_ln213_225, i16 %zext_ln1497_182"   --->   Operation 362 'add' 'add_ln213_245' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 363 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_229 = add i16 %add_ln213_245, i16 %tmp_164_i"   --->   Operation 363 'add' 'add_ln213_229' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_165_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln507_2, i8 %add_ln507_2"   --->   Operation 364 'bitconcatenate' 'tmp_165_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln691_178 = zext i16 %tmp_165_i"   --->   Operation 365 'zext' 'zext_ln691_178' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.78ns)   --->   "%add_ln691_186 = add i17 %zext_ln691_178, i17 %zext_ln691_170"   --->   Operation 366 'add' 'add_ln691_186' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_186, i32 16"   --->   Operation 367 'bitselect' 'tmp_337' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln1497_183 = zext i1 %tmp_337"   --->   Operation 368 'zext' 'zext_ln1497_183' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_246 = add i16 %add_ln213_226, i16 %zext_ln1497_183"   --->   Operation 369 'add' 'add_ln213_246' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 370 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_230 = add i16 %add_ln213_246, i16 %tmp_165_i"   --->   Operation 370 'add' 'add_ln213_230' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_166_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln507_3, i8 %add_ln507_3"   --->   Operation 371 'bitconcatenate' 'tmp_166_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln691_180 = zext i16 %tmp_166_i"   --->   Operation 372 'zext' 'zext_ln691_180' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.78ns)   --->   "%add_ln691_187 = add i17 %zext_ln691_180, i17 %zext_ln691_173"   --->   Operation 373 'add' 'add_ln691_187' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_187, i32 16"   --->   Operation 374 'bitselect' 'tmp_338' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln1497_184 = zext i1 %tmp_338"   --->   Operation 375 'zext' 'zext_ln1497_184' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_247 = add i16 %add_ln213_227, i16 %zext_ln1497_184"   --->   Operation 376 'add' 'add_ln213_247' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 377 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_231 = add i16 %add_ln213_247, i16 %tmp_166_i"   --->   Operation 377 'add' 'add_ln213_231' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 4 <SV = 3> <Delay = 2.24>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln691_175 = zext i16 %add_ln213_228"   --->   Operation 378 'zext' 'zext_ln691_175' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln691_177 = zext i16 %add_ln213_229"   --->   Operation 379 'zext' 'zext_ln691_177' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln691_179 = zext i16 %add_ln213_230"   --->   Operation 380 'zext' 'zext_ln691_179' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln691_181 = zext i16 %add_ln213_231"   --->   Operation 381 'zext' 'zext_ln691_181' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.78ns)   --->   "%add_ln691_188 = add i17 %zext_ln691_179, i17 %zext_ln691_175"   --->   Operation 382 'add' 'add_ln691_188' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.78ns)   --->   "%add_ln691_189 = add i17 %zext_ln691_181, i17 %zext_ln691_177"   --->   Operation 383 'add' 'add_ln691_189' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_188, i32 16"   --->   Operation 384 'bitselect' 'tmp_339' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln1497_185 = zext i1 %tmp_339"   --->   Operation 385 'zext' 'zext_ln1497_185' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_248 = add i16 %add_ln213_228, i16 %zext_ln1497_185"   --->   Operation 386 'add' 'add_ln213_248' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 387 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_232 = add i16 %add_ln213_248, i16 %add_ln213_230"   --->   Operation 387 'add' 'add_ln213_232' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1497_186 = zext i16 %add_ln213_232"   --->   Operation 388 'zext' 'zext_ln1497_186' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_189, i32 16"   --->   Operation 389 'bitselect' 'tmp_340' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1497_187 = zext i1 %tmp_340"   --->   Operation 390 'zext' 'zext_ln1497_187' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_249 = add i16 %add_ln213_229, i16 %zext_ln1497_187"   --->   Operation 391 'add' 'add_ln213_249' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_233 = add i16 %add_ln213_249, i16 %add_ln213_231"   --->   Operation 392 'add' 'add_ln213_233' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln691_182 = zext i16 %add_ln213_233"   --->   Operation 393 'zext' 'zext_ln691_182' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.78ns)   --->   "%add_ln691_190 = add i17 %zext_ln691_182, i17 %zext_ln1497_186"   --->   Operation 394 'add' 'add_ln691_190' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_190, i32 16"   --->   Operation 395 'bitselect' 'tmp_341' <Predicate = (tmp_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1497_188 = zext i1 %tmp_341"   --->   Operation 396 'zext' 'zext_ln1497_188' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_250 = add i16 %add_ln213_232, i16 %zext_ln1497_188"   --->   Operation 397 'add' 'add_ln213_250' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 398 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln213_234 = add i16 %add_ln213_250, i16 %add_ln213_233"   --->   Operation 398 'add' 'add_ln213_234' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 399 [1/1] (0.29ns)   --->   "%r = xor i16 %add_ln213_234, i16 65535"   --->   Operation 399 'xor' 'r' <Predicate = (tmp_i)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %txEng_tcpChecksumFifo, i16 %r" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 400 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln531 = br void %finalize_ipv4_checksum<32>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:531]   --->   Operation 401 'br' 'br_ln531' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 402 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.96ns
The critical path consists of the following:
	fifo read on port 'txEng_subChecksumsFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [17]  (1.17 ns)
	'add' operation ('add_ln691') [54]  (0.791 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln497_16', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497) [60]  (0 ns)
	'add' operation ('add_ln497', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:497) [61]  (0.838 ns)
	'add' operation ('add_ln691_176') [262]  (0.785 ns)
	'add' operation ('add_ln213_236') [266]  (0 ns)
	'add' operation ('add_ln213_217') [267]  (0.675 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln507_4', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507) [268]  (0 ns)
	'add' operation ('add_ln507', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../ipv4/ipv4.hpp:507) [269]  (0.838 ns)
	'add' operation ('add_ln691_184') [352]  (0.785 ns)
	'add' operation ('add_ln213_244') [355]  (0 ns)
	'add' operation ('add_ln213_228') [356]  (0.675 ns)

 <State 4>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln691_188') [382]  (0.785 ns)
	'add' operation ('add_ln213_248') [386]  (0 ns)
	'add' operation ('add_ln213_232') [387]  (0.675 ns)
	'add' operation ('add_ln691_190') [394]  (0.785 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln213_250') [397]  (0 ns)
	'add' operation ('add_ln213_234') [398]  (0.675 ns)
	'xor' operation ('r') [399]  (0.293 ns)
	fifo write on port 'txEng_tcpChecksumFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [400]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
