# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica_1.srcs/sources_1/imports/practica_1/adder/sumador.vhd" \
"../../../../practica_1.srcs/sim_1/imports/adder/tb_sumador.vhd" \

# Do not sort compile order
nosort
