---
title: Riviera-PRO
draft: false 
website: https://www.aldec.com/en/products/functional_verification/riviera-pro
classification: ['Design Softwares']
platform: ['Web']
keywords: ['3DEqualizer', '5spice', 'Cadence Incisive', 'Circuit Tree', 'CircuitLab', 'ModelSim', 'VooCAT', 'gEDA Project', 'libmv']
---
System Verilog, Verilog. VHDL, SystemC, HDL simulator targeting ASIC and large FPGA designs.