/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [34:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_11z;
  wire [23:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = celloutsig_0_11z ? celloutsig_0_2z : celloutsig_0_10z[0];
  assign celloutsig_0_0z = ~(in_data[59] | in_data[37]);
  assign celloutsig_1_11z = ~(celloutsig_1_9z[3] | celloutsig_1_7z[9]);
  assign celloutsig_0_8z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_0_21z = ~(celloutsig_0_14z[2] | celloutsig_0_15z[31]);
  assign celloutsig_1_9z = { celloutsig_1_6z[10], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } + celloutsig_1_7z[18:3];
  assign celloutsig_1_16z = { in_data[121:99], celloutsig_1_1z } + { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_12z } + { celloutsig_0_13z[12:6], celloutsig_0_11z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  reg [11:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _12_ <= 12'h000;
    else _12_ <= { celloutsig_0_22z, celloutsig_0_20z };
  assign out_data[43:32] = _12_;
  reg [7:0] _13_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _13_ <= 8'h00;
    else _13_ <= in_data[126:119];
  assign { _02_[7:5], _00_, _02_[3:0] } = _13_;
  assign celloutsig_0_4z = { in_data[48:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } > { in_data[59:40], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[76:68], celloutsig_0_0z, celloutsig_0_8z } > { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_2z } > { in_data[41:39], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[27:25], celloutsig_0_0z } > { in_data[87:86], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[175:170], _02_[7:5], _00_, _02_[3:0] } > { _02_[5], _00_, _02_[3:0], _02_[7:5], _00_, _02_[3:0] };
  assign celloutsig_0_11z = _01_[5] & ~(_01_[5]);
  assign celloutsig_1_3z = celloutsig_1_1z ? _02_[2:0] : in_data[170:168];
  assign celloutsig_1_4z = _00_ ? { 1'h1, _02_[3:0] } : in_data[190:186];
  assign celloutsig_1_6z = celloutsig_1_1z ? in_data[155:145] : in_data[182:172];
  assign celloutsig_0_7z = celloutsig_0_0z ? { celloutsig_0_2z, 1'h1, celloutsig_0_2z } : celloutsig_0_6z;
  assign celloutsig_0_10z = celloutsig_0_4z ? { _01_[7:4], celloutsig_0_7z, celloutsig_0_7z } : in_data[47:38];
  assign celloutsig_0_13z = celloutsig_0_9z ? { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z } : { celloutsig_0_10z[6:4], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign { celloutsig_0_15z[34:2], celloutsig_0_15z[0] } = celloutsig_0_11z ? { celloutsig_0_14z[6:1], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, 1'h1 } : { celloutsig_0_12z[1:0], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_0z != in_data[93];
  assign celloutsig_1_18z = { celloutsig_1_6z[9:4], celloutsig_1_1z, celloutsig_1_11z } != celloutsig_1_16z[12:5];
  assign celloutsig_1_19z = celloutsig_1_7z[7:0] != celloutsig_1_6z[10:3];
  assign celloutsig_0_14z = { _01_[10:6], celloutsig_0_0z, celloutsig_0_12z } << { celloutsig_0_13z[11:3], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_13z[13:1] << { celloutsig_0_16z[7:4], celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_1_2z = _02_[3:0] - in_data[147:144];
  assign celloutsig_1_5z = celloutsig_1_4z[4:1] - in_data[177:174];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z } - { celloutsig_1_6z[3], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, _02_[7:5], _00_, _02_[3:0] };
  assign celloutsig_0_12z = { celloutsig_0_10z[0], celloutsig_0_6z, celloutsig_0_2z } - { celloutsig_0_10z[5:3], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_22z = { _01_[8:6], celloutsig_0_16z } - { celloutsig_0_13z[13:7], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_6z = _01_[6:4] ~^ { _01_[5:4], celloutsig_0_0z };
  assign _02_[4] = _00_;
  assign celloutsig_0_15z[1] = celloutsig_0_2z;
  assign { out_data[128], out_data[96], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
