<stg><name>FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc</name>


<trans_list>

<trans id="261" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %reverse_in_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:3 %specperformance_ln451 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln451"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4 %store_ln0 = store i5 0, i5 %m1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln451 = br void %fpga_resource_hint.VITIS_LOOP_458_1.15

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:0 %m1_load = load i5 %m1

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:1 %m = add i5 %m1_load, i5 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:6 %muxLogicFIFOCE_to_reverse_in_stream_vector_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_reverse_in_stream_vector_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:7 %reverse_in_stream_vector_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector

]]></Node>
<StgValue><ssdm name="reverse_in_stream_vector_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:8 %trunc_ln456 = trunc i512 %reverse_in_stream_vector_read

]]></Node>
<StgValue><ssdm name="trunc_ln456"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:9 %trunc_ln456_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln456_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:10 %trunc_ln456_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln456_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:11 %trunc_ln456_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln456_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:12 %trunc_ln456_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln456_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:13 %trunc_ln456_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln456_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:14 %trunc_ln456_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln456_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:15 %trunc_ln456_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln456_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:16 %trunc_ln456_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln456_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:17 %trunc_ln456_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln456_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:18 %trunc_ln456_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln456_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:19 %trunc_ln456_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln456_10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:20 %trunc_ln456_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln456_11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:21 %trunc_ln456_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln456_12"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:22 %trunc_ln456_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln456_13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:23 %trunc_ln456_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln456_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:24 %d0 = bitcast i32 %trunc_ln456

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:25 %d0_24 = bitcast i32 %trunc_ln456_2

]]></Node>
<StgValue><ssdm name="d0_24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:26 %d1 = bitcast i32 %trunc_ln456_3

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:27 %d1_44 = bitcast i32 %trunc_ln456_4

]]></Node>
<StgValue><ssdm name="d1_44"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:28 %d0_25 = bitcast i32 %trunc_ln456_5

]]></Node>
<StgValue><ssdm name="d0_25"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:29 %d0_26 = bitcast i32 %trunc_ln456_6

]]></Node>
<StgValue><ssdm name="d0_26"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:30 %d1_45 = bitcast i32 %trunc_ln456_7

]]></Node>
<StgValue><ssdm name="d1_45"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:31 %d1_46 = bitcast i32 %trunc_ln456_8

]]></Node>
<StgValue><ssdm name="d1_46"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:32 %d0_27 = bitcast i32 %trunc_ln456_9

]]></Node>
<StgValue><ssdm name="d0_27"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:33 %d0_28 = bitcast i32 %trunc_ln456_s

]]></Node>
<StgValue><ssdm name="d0_28"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:34 %d1_47 = bitcast i32 %trunc_ln456_1

]]></Node>
<StgValue><ssdm name="d1_47"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:35 %d1_48 = bitcast i32 %trunc_ln456_10

]]></Node>
<StgValue><ssdm name="d1_48"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:36 %d0_29 = bitcast i32 %trunc_ln456_11

]]></Node>
<StgValue><ssdm name="d0_29"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:37 %d0_30 = bitcast i32 %trunc_ln456_12

]]></Node>
<StgValue><ssdm name="d0_30"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:38 %d1_49 = bitcast i32 %trunc_ln456_13

]]></Node>
<StgValue><ssdm name="d1_49"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:39 %d1_50 = bitcast i32 %trunc_ln456_14

]]></Node>
<StgValue><ssdm name="d1_50"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:41 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:42 %muxLogicI1_to_d2_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:47 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:48 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:53 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:54 %muxLogicI1_to_d3_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:59 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:60 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:65 %muxLogicI0_to_d2_real_10 = muxlogic i32 %d0_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:66 %muxLogicI1_to_d2_real_10 = muxlogic i32 %d1_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_10"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:71 %muxLogicI0_to_d2_imag_10 = muxlogic i32 %d0_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_10"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:72 %muxLogicI1_to_d2_imag_10 = muxlogic i32 %d1_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:77 %muxLogicI0_to_d3_real_10 = muxlogic i32 %d0_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:78 %muxLogicI1_to_d3_real_10 = muxlogic i32 %d1_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_10"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:83 %muxLogicI0_to_d3_imag_10 = muxlogic i32 %d0_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:84 %muxLogicI1_to_d3_imag_10 = muxlogic i32 %d1_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_10"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:89 %muxLogicI0_to_d2_real_11 = muxlogic i32 %d0_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_11"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:90 %muxLogicI1_to_d2_real_11 = muxlogic i32 %d1_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_11"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:95 %muxLogicI0_to_d2_imag_11 = muxlogic i32 %d0_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:96 %muxLogicI1_to_d2_imag_11 = muxlogic i32 %d1_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_11"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:101 %muxLogicI0_to_d3_real_11 = muxlogic i32 %d0_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:102 %muxLogicI1_to_d3_real_11 = muxlogic i32 %d1_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:107 %muxLogicI0_to_d3_imag_11 = muxlogic i32 %d0_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_11"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:108 %muxLogicI1_to_d3_imag_11 = muxlogic i32 %d1_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_11"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:113 %muxLogicI0_to_d2_real_12 = muxlogic i32 %d0_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_12"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:114 %muxLogicI1_to_d2_real_12 = muxlogic i32 %d1_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_12"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:119 %muxLogicI0_to_d2_imag_12 = muxlogic i32 %d0_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:120 %muxLogicI1_to_d2_imag_12 = muxlogic i32 %d1_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_12"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:125 %muxLogicI0_to_d3_real_12 = muxlogic i32 %d0_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_12"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:126 %muxLogicI1_to_d3_real_12 = muxlogic i32 %d1_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:131 %muxLogicI0_to_d3_imag_12 = muxlogic i32 %d0_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_12"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:132 %muxLogicI1_to_d3_imag_12 = muxlogic i32 %d1_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_12"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:155 %icmp_ln451 = icmp_eq  i5 %m1_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln451"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:156 %store_ln451 = store i5 %m, i5 %m1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:157 %br_ln451 = br i1 %icmp_ln451, void %fpga_resource_hint.VITIS_LOOP_458_1.15, void %for.end19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="85" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:41 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:42 %muxLogicI1_to_d2_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:43 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:47 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:48 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:49 %d2_imag = fadd i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:53 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:54 %muxLogicI1_to_d3_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:55 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:59 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:60 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:61 %d3_imag = fsub i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:65 %muxLogicI0_to_d2_real_10 = muxlogic i32 %d0_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_10"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:66 %muxLogicI1_to_d2_real_10 = muxlogic i32 %d1_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_10"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:67 %d2_real_10 = fadd i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d2_real_10"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:71 %muxLogicI0_to_d2_imag_10 = muxlogic i32 %d0_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_10"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:72 %muxLogicI1_to_d2_imag_10 = muxlogic i32 %d1_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_10"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:73 %d2_imag_10 = fadd i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d2_imag_10"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:77 %muxLogicI0_to_d3_real_10 = muxlogic i32 %d0_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_10"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:78 %muxLogicI1_to_d3_real_10 = muxlogic i32 %d1_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_10"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:79 %d3_real_10 = fsub i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d3_real_10"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:83 %muxLogicI0_to_d3_imag_10 = muxlogic i32 %d0_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_10"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:84 %muxLogicI1_to_d3_imag_10 = muxlogic i32 %d1_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_10"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:85 %d3_imag_10 = fsub i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d3_imag_10"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:89 %muxLogicI0_to_d2_real_11 = muxlogic i32 %d0_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_11"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:90 %muxLogicI1_to_d2_real_11 = muxlogic i32 %d1_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_11"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:91 %d2_real_11 = fadd i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d2_real_11"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:95 %muxLogicI0_to_d2_imag_11 = muxlogic i32 %d0_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_11"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:96 %muxLogicI1_to_d2_imag_11 = muxlogic i32 %d1_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_11"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:97 %d2_imag_11 = fadd i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d2_imag_11"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:101 %muxLogicI0_to_d3_real_11 = muxlogic i32 %d0_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_11"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:102 %muxLogicI1_to_d3_real_11 = muxlogic i32 %d1_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_11"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:103 %d3_real_11 = fsub i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d3_real_11"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:107 %muxLogicI0_to_d3_imag_11 = muxlogic i32 %d0_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_11"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:108 %muxLogicI1_to_d3_imag_11 = muxlogic i32 %d1_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_11"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:109 %d3_imag_11 = fsub i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d3_imag_11"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:113 %muxLogicI0_to_d2_real_12 = muxlogic i32 %d0_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_12"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:114 %muxLogicI1_to_d2_real_12 = muxlogic i32 %d1_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_12"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:115 %d2_real_12 = fadd i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d2_real_12"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:119 %muxLogicI0_to_d2_imag_12 = muxlogic i32 %d0_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_12"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:120 %muxLogicI1_to_d2_imag_12 = muxlogic i32 %d1_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_12"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:121 %d2_imag_12 = fadd i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d2_imag_12"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:125 %muxLogicI0_to_d3_real_12 = muxlogic i32 %d0_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_12"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:126 %muxLogicI1_to_d3_real_12 = muxlogic i32 %d1_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_12"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:127 %d3_real_12 = fsub i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d3_real_12"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:131 %muxLogicI0_to_d3_imag_12 = muxlogic i32 %d0_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_12"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:132 %muxLogicI1_to_d3_imag_12 = muxlogic i32 %d1_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_12"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:133 %d3_imag_12 = fsub i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d3_imag_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="133" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:43 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:49 %d2_imag = fadd i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:55 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:61 %d3_imag = fsub i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:67 %d2_real_10 = fadd i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d2_real_10"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:73 %d2_imag_10 = fadd i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d2_imag_10"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:79 %d3_real_10 = fsub i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d3_real_10"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:85 %d3_imag_10 = fsub i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d3_imag_10"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:91 %d2_real_11 = fadd i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d2_real_11"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:97 %d2_imag_11 = fadd i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d2_imag_11"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:103 %d3_real_11 = fsub i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d3_real_11"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:109 %d3_imag_11 = fsub i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d3_imag_11"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:115 %d2_real_12 = fadd i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d2_real_12"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:121 %d2_imag_12 = fadd i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d2_imag_12"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:127 %d3_real_12 = fsub i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d3_real_12"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:133 %d3_imag_12 = fsub i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d3_imag_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="149" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:43 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:49 %d2_imag = fadd i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:55 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:61 %d3_imag = fsub i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:67 %d2_real_10 = fadd i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d2_real_10"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:73 %d2_imag_10 = fadd i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d2_imag_10"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:79 %d3_real_10 = fsub i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d3_real_10"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:85 %d3_imag_10 = fsub i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d3_imag_10"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:91 %d2_real_11 = fadd i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d2_real_11"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:97 %d2_imag_11 = fadd i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d2_imag_11"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:103 %d3_real_11 = fsub i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d3_real_11"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:109 %d3_imag_11 = fsub i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d3_imag_11"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:115 %d2_real_12 = fadd i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d2_real_12"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:121 %d2_imag_12 = fadd i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d2_imag_12"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:127 %d3_real_12 = fsub i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d3_real_12"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:133 %d3_imag_12 = fsub i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d3_imag_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:3 %speclooptripcount_ln451 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln451"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:4 %specloopname_ln451 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59

]]></Node>
<StgValue><ssdm name="specloopname_ln451"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:5 %specperformance_ln452 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln452"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:40 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:43 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:44 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:45 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:46 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:49 %d2_imag = fadd i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:50 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:51 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:52 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:55 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:56 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:57 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:58 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:61 %d3_imag = fsub i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:62 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:63 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:64 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:67 %d2_real_10 = fadd i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d2_real_10"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:68 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_10, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:69 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:70 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:73 %d2_imag_10 = fadd i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d2_imag_10"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:74 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_10, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:75 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:76 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:79 %d3_real_10 = fsub i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d3_real_10"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:80 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_10, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:81 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:82 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:85 %d3_imag_10 = fsub i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d3_imag_10"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:86 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_10, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:87 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:88 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:91 %d2_real_11 = fadd i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d2_real_11"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:92 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_11, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:93 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:94 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:97 %d2_imag_11 = fadd i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d2_imag_11"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:98 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_11, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:99 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:100 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:103 %d3_real_11 = fsub i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d3_real_11"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:104 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_11, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:105 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:106 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:109 %d3_imag_11 = fsub i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d3_imag_11"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:110 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_11, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:111 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:112 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:115 %d2_real_12 = fadd i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d2_real_12"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:116 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_12, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:117 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:118 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:121 %d2_imag_12 = fadd i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d2_imag_12"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:122 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_12, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:123 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:124 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:127 %d3_real_12 = fsub i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d3_real_12"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:128 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_12, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:129 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:130 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:133 %d3_imag_12 = fsub i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d3_imag_12"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:134 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_12, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:135 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:136 %bitcast_ln466 = bitcast i32 %d2_real

]]></Node>
<StgValue><ssdm name="bitcast_ln466"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:137 %bitcast_ln466_1 = bitcast i32 %d2_imag

]]></Node>
<StgValue><ssdm name="bitcast_ln466_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:138 %bitcast_ln466_2 = bitcast i32 %d3_real

]]></Node>
<StgValue><ssdm name="bitcast_ln466_2"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:139 %bitcast_ln466_3 = bitcast i32 %d3_imag

]]></Node>
<StgValue><ssdm name="bitcast_ln466_3"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:140 %bitcast_ln466_4 = bitcast i32 %d2_real_10

]]></Node>
<StgValue><ssdm name="bitcast_ln466_4"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:141 %bitcast_ln466_5 = bitcast i32 %d2_imag_10

]]></Node>
<StgValue><ssdm name="bitcast_ln466_5"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:142 %bitcast_ln466_6 = bitcast i32 %d3_real_10

]]></Node>
<StgValue><ssdm name="bitcast_ln466_6"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:143 %bitcast_ln466_7 = bitcast i32 %d3_imag_10

]]></Node>
<StgValue><ssdm name="bitcast_ln466_7"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:144 %bitcast_ln466_8 = bitcast i32 %d2_real_11

]]></Node>
<StgValue><ssdm name="bitcast_ln466_8"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:145 %bitcast_ln466_9 = bitcast i32 %d2_imag_11

]]></Node>
<StgValue><ssdm name="bitcast_ln466_9"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:146 %bitcast_ln466_10 = bitcast i32 %d3_real_11

]]></Node>
<StgValue><ssdm name="bitcast_ln466_10"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:147 %bitcast_ln466_11 = bitcast i32 %d3_imag_11

]]></Node>
<StgValue><ssdm name="bitcast_ln466_11"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:148 %bitcast_ln466_12 = bitcast i32 %d2_real_12

]]></Node>
<StgValue><ssdm name="bitcast_ln466_12"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:149 %bitcast_ln466_13 = bitcast i32 %d2_imag_12

]]></Node>
<StgValue><ssdm name="bitcast_ln466_13"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:150 %bitcast_ln466_14 = bitcast i32 %d3_real_12

]]></Node>
<StgValue><ssdm name="bitcast_ln466_14"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:151 %bitcast_ln466_15 = bitcast i32 %d3_imag_12

]]></Node>
<StgValue><ssdm name="bitcast_ln466_15"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:152 %or_ln466_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln466_15, i32 %bitcast_ln466_14, i32 %bitcast_ln466_13, i32 %bitcast_ln466_12, i32 %bitcast_ln466_11, i32 %bitcast_ln466_10, i32 %bitcast_ln466_9, i32 %bitcast_ln466_8, i32 %bitcast_ln466_7, i32 %bitcast_ln466_6, i32 %bitcast_ln466_5, i32 %bitcast_ln466_4, i32 %bitcast_ln466_3, i32 %bitcast_ln466_2, i32 %bitcast_ln466_1, i32 %bitcast_ln466

]]></Node>
<StgValue><ssdm name="or_ln466_s"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:153 %muxLogicFIFOData_to_write_ln466 = muxlogic i512 %or_ln466_s

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln466"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:154 %write_ln466 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %data_s1_stream_vector, i512 %or_ln466_s

]]></Node>
<StgValue><ssdm name="write_ln466"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
for.end19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
