$date
	Tue Jan 27 21:01:12 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module absoluteValue_tb $end
$var wire 8 ! Y_D [7:0] $end
$var wire 8 " Y [7:0] $end
$var reg 8 # I [7:0] $end
$scope module DUT $end
$var wire 8 $ I [7:0] $end
$var reg 8 % Y [7:0] $end
$upscope $end
$scope module UUT $end
$var wire 8 & I [7:0] $end
$var wire 8 ' Y_D [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1000000 "
b1000000 %
b1000000 !
b1000000 '
b1000000 #
b1000000 $
b1000000 &
#20
b100 "
b100 %
b100 !
b100 '
b11111100 #
b11111100 $
b11111100 &
#30
b10000000 "
b10000000 %
b10000000 !
b10000000 '
b10000000 #
b10000000 $
b10000000 &
#40
b1001011 "
b1001011 %
b1001011 !
b1001011 '
b10110101 #
b10110101 $
b10110101 &
#50
b1111111 "
b1111111 %
b1111111 !
b1111111 '
b1111111 #
b1111111 $
b1111111 &
#60
