Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.24 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1 opened at Tue Sep 30 15:46:49 +0700 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.294 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command       create_platform done; 5.689 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.219 sec.
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 5.936 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 520.793 MB.
Execute         set_directive_top FFN -name=FFN 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
ERROR: [HLS 207-812] 'FFN.hpp' file not found (kernel_FFN.cpp:7:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.978 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 1.987 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 2.000 MB.
Command   ap_source done; error code: 1; 8.316 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command         ap_source done; 0.134 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.263 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1 opened at Tue Sep 30 15:47:22 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.912 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 3.023 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 3.333 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.162 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.29 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 584.156 MB.
Execute         set_directive_top FFN -name=FFN 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-3776] use of undeclared identifier 'q' (kernel_FFN.cpp:86:37)
ERROR: [HLS 207-3776] use of undeclared identifier 'kDim' (kernel_FFN.cpp:104:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'kFFNDim' (kernel_FFN.cpp:110:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3.92 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 4.307 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:04; Allocated memory: 0.875 MB.
Command   ap_source done; error code: 1; 7.985 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.206 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1 opened at Tue Sep 30 15:48:29 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 3.082 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 3.219 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 3.464 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.203 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.306 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 583.059 MB.
Execute         set_directive_top FFN -name=FFN 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.054 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.249 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 6.873 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.789 seconds; current allocated memory: 588.273 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_FFN.g.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.117 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.155 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.918 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FFN -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FFN -reflow-float-conversion -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.866 sec.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FFN 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FFN -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FFN -mllvm -hls-db-dir -mllvm C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.08 -x ir C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 572 Compile/Link (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 572 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 372 Unroll/Inline (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 281 Unroll/Inline (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 304 Unroll/Inline (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 304 Unroll/Inline (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 241 Array/Struct (step 5) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 241 Performance (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 238 Performance (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 238 Performance (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 238 Performance (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 283 HW Transforms (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
Command         send_msg_by_id done; 0.225 sec.
Execute         send_msg_by_id INFO @200-1995@%s%s%s 363 HW Transforms (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W1_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W2_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W3_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'o_vec'. (kernel_FFN.cpp:71:0)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_12_1'(kernel_FFN.cpp:12:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_FFN.cpp:12:22)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'VITIS_LOOP_18_1'(kernel_FFN.cpp:18:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_FFN.cpp:18:22)
WARNING: [HLS 214-475] Merging processes 'Multiply_VecMat', 'push_tensor1d' and 'push_tensor1d' in function 'FFN' due to writes on 'x_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'push_tensor2d_bycol', 'Multiply_VecMat', 'push_tensor1d', 'Multiply_VecMat' and 'push_tensor1d' in function 'FFN' due to reads on 'x_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'push_tensor2d_bycol', 'push_tensor2d_bycol', 'push_tensor1d', 'Multiply_VecMat', 'push_tensor1d', 'push_tensor2d_bycol' and 'Multiply_VecMat' in function 'FFN' due to writes on 'W_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'Swish', 'Multiply_VecMat', 'Multiply_Vec', 'push_tensor1d', 'push_tensor2d_bycol', 'Multiply_VecMat', 'push_tensor1d', 'push_tensor2d_bycol', 'Multiply_VecMat' and 'push_tensor2d_bycol' in function 'FFN' due to reads on 'W_strm' (kernel_FFN.cpp:71:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.13 seconds; current allocated memory: 589.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 589.527 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FFN -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.0.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.106 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 593.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.1.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 596.473 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.g.1.bc to C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.1.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'FFN' (kernel_FFN.cpp:70), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'
	 'pull_tensor1d'.
Command           transform done; 0.146 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 618.918 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.2.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat.5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat'.
Execute             auto_get_db
Command           transform done; 1.211 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.3.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.362 seconds; current allocated memory: 793.176 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.861 sec.
Command       elaborate done; 34.794 sec.
Execute       ap_eval exec zip -j C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.195 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FFN' ...
Execute         ap_set_top_model FFN 
WARNING: [SYN 201-103] Legalizing function name 'push_tensor1d.1_Pipeline_VITIS_LOOP_12_1' to 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor1d.1' to 'push_tensor1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor2d_bycol.2' to 'push_tensor2d_bycol_2'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1' to 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' to 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.3' to 'Multiply_VecMat_3'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor2d_bycol.4' to 'push_tensor2d_bycol_4'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1' to 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' to 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.5' to 'Multiply_VecMat_5'.
Execute         get_model_list FFN -filter all-wo-channel -topdown 
Execute         preproc_iomode -model FFN 
Execute         preproc_iomode -model pull_tensor1d 
Execute         preproc_iomode -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         preproc_iomode -model Multiply_VecMat.5 
Execute         preproc_iomode -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         preproc_iomode -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
Execute         preproc_iomode -model push_tensor2d_bycol.4 
Execute         preproc_iomode -model Multiply_Vec 
Execute         preproc_iomode -model Swish 
Execute         preproc_iomode -model Multiply_VecMat.3 
Execute         preproc_iomode -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         preproc_iomode -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
Execute         preproc_iomode -model push_tensor2d_bycol.2 
Execute         preproc_iomode -model push_tensor1d.1 
Execute         preproc_iomode -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
Execute         preproc_iomode -model Multiply_VecMat 
Execute         preproc_iomode -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         preproc_iomode -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         preproc_iomode -model push_tensor2d_bycol 
Execute         preproc_iomode -model push_tensor1d 
Execute         preproc_iomode -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list FFN -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc push_tensor1d_Pipeline_VITIS_LOOP_12_1 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 push_tensor1d.1 push_tensor2d_bycol.2 Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.3 Swish Multiply_Vec push_tensor2d_bycol.4 Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.5 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : push_tensor1d_Pipeline_VITIS_LOOP_12_1 ...
Execute         set_default_model push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         apply_spec_resource_limit push_tensor1d_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : push_tensor1d ...
Execute         set_default_model push_tensor1d 
Execute         apply_spec_resource_limit push_tensor1d 
INFO-FLOW: Configuring Module : push_tensor2d_bycol ...
Execute         set_default_model push_tensor2d_bycol 
Execute         apply_spec_resource_limit push_tensor2d_bycol 
INFO-FLOW: Configuring Module : Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         apply_spec_resource_limit Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         apply_spec_resource_limit Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : Multiply_VecMat ...
Execute         set_default_model Multiply_VecMat 
Execute         apply_spec_resource_limit Multiply_VecMat 
INFO-FLOW: Configuring Module : push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 ...
Execute         set_default_model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
Execute         apply_spec_resource_limit push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : push_tensor1d.1 ...
Execute         set_default_model push_tensor1d.1 
Execute         apply_spec_resource_limit push_tensor1d.1 
INFO-FLOW: Configuring Module : push_tensor2d_bycol.2 ...
Execute         set_default_model push_tensor2d_bycol.2 
Execute         apply_spec_resource_limit push_tensor2d_bycol.2 
INFO-FLOW: Configuring Module : Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
Execute         apply_spec_resource_limit Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         apply_spec_resource_limit Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : Multiply_VecMat.3 ...
Execute         set_default_model Multiply_VecMat.3 
Execute         apply_spec_resource_limit Multiply_VecMat.3 
INFO-FLOW: Configuring Module : Swish ...
Execute         set_default_model Swish 
Execute         apply_spec_resource_limit Swish 
INFO-FLOW: Configuring Module : Multiply_Vec ...
Execute         set_default_model Multiply_Vec 
Execute         apply_spec_resource_limit Multiply_Vec 
INFO-FLOW: Configuring Module : push_tensor2d_bycol.4 ...
Execute         set_default_model push_tensor2d_bycol.4 
Execute         apply_spec_resource_limit push_tensor2d_bycol.4 
INFO-FLOW: Configuring Module : Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
Execute         apply_spec_resource_limit Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         apply_spec_resource_limit Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : Multiply_VecMat.5 ...
Execute         set_default_model Multiply_VecMat.5 
Execute         apply_spec_resource_limit Multiply_VecMat.5 
INFO-FLOW: Configuring Module : Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc ...
Execute         set_default_model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         apply_spec_resource_limit Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO-FLOW: Configuring Module : pull_tensor1d ...
Execute         set_default_model pull_tensor1d 
Execute         apply_spec_resource_limit pull_tensor1d 
INFO-FLOW: Configuring Module : FFN ...
Execute         set_default_model FFN 
Execute         apply_spec_resource_limit FFN 
INFO-FLOW: Model list for preprocess: entry_proc push_tensor1d_Pipeline_VITIS_LOOP_12_1 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 push_tensor1d.1 push_tensor2d_bycol.2 Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.3 Swish Multiply_Vec push_tensor2d_bycol.4 Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.5 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: push_tensor1d_Pipeline_VITIS_LOOP_12_1 ...
Execute         set_default_model push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         cdfg_preprocess -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         rtl_gen_preprocess push_tensor1d_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: push_tensor1d ...
Execute         set_default_model push_tensor1d 
Execute         cdfg_preprocess -model push_tensor1d 
Execute         rtl_gen_preprocess push_tensor1d 
INFO-FLOW: Preprocessing Module: push_tensor2d_bycol ...
Execute         set_default_model push_tensor2d_bycol 
Execute         cdfg_preprocess -model push_tensor2d_bycol 
Execute         rtl_gen_preprocess push_tensor2d_bycol 
INFO-FLOW: Preprocessing Module: Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         cdfg_preprocess -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         cdfg_preprocess -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: Multiply_VecMat ...
Execute         set_default_model Multiply_VecMat 
Execute         cdfg_preprocess -model Multiply_VecMat 
Execute         rtl_gen_preprocess Multiply_VecMat 
INFO-FLOW: Preprocessing Module: push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 ...
Execute         set_default_model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
Execute         cdfg_preprocess -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
Execute         rtl_gen_preprocess push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: push_tensor1d.1 ...
Execute         set_default_model push_tensor1d.1 
Execute         cdfg_preprocess -model push_tensor1d.1 
Execute         rtl_gen_preprocess push_tensor1d.1 
INFO-FLOW: Preprocessing Module: push_tensor2d_bycol.2 ...
Execute         set_default_model push_tensor2d_bycol.2 
Execute         cdfg_preprocess -model push_tensor2d_bycol.2 
Execute         rtl_gen_preprocess push_tensor2d_bycol.2 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
Execute         cdfg_preprocess -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         cdfg_preprocess -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.3 ...
Execute         set_default_model Multiply_VecMat.3 
Execute         cdfg_preprocess -model Multiply_VecMat.3 
Execute         rtl_gen_preprocess Multiply_VecMat.3 
INFO-FLOW: Preprocessing Module: Swish ...
Execute         set_default_model Swish 
Execute         cdfg_preprocess -model Swish 
Execute         rtl_gen_preprocess Swish 
INFO-FLOW: Preprocessing Module: Multiply_Vec ...
Execute         set_default_model Multiply_Vec 
Execute         cdfg_preprocess -model Multiply_Vec 
Execute         rtl_gen_preprocess Multiply_Vec 
INFO-FLOW: Preprocessing Module: push_tensor2d_bycol.4 ...
Execute         set_default_model push_tensor2d_bycol.4 
Execute         cdfg_preprocess -model push_tensor2d_bycol.4 
Execute         rtl_gen_preprocess push_tensor2d_bycol.4 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
Execute         cdfg_preprocess -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         cdfg_preprocess -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.5 ...
Execute         set_default_model Multiply_VecMat.5 
Execute         cdfg_preprocess -model Multiply_VecMat.5 
Execute         rtl_gen_preprocess Multiply_VecMat.5 
INFO-FLOW: Preprocessing Module: Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc ...
Execute         set_default_model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         cdfg_preprocess -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         rtl_gen_preprocess Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO-FLOW: Preprocessing Module: pull_tensor1d ...
Execute         set_default_model pull_tensor1d 
Execute         cdfg_preprocess -model pull_tensor1d 
Execute         rtl_gen_preprocess pull_tensor1d 
INFO-FLOW: Preprocessing Module: FFN ...
Execute         set_default_model FFN 
Execute         cdfg_preprocess -model FFN 
Execute         rtl_gen_preprocess FFN 
INFO-FLOW: Model list for synthesis: entry_proc push_tensor1d_Pipeline_VITIS_LOOP_12_1 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 push_tensor1d.1 push_tensor2d_bycol.2 Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.3 Swish Multiply_Vec push_tensor2d_bycol.4 Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.5 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 796.035 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 797.062 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor1d_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         schedule -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.236 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 798.246 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor1d_Pipeline_VITIS_LOOP_12_1.
Execute         set_default_model push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         bind -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 798.484 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding push_tensor1d_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor1d 
Execute         schedule -model push_tensor1d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.547 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 798.598 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.448 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor1d.
Execute         set_default_model push_tensor1d 
Execute         bind -model push_tensor1d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.145 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 798.676 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.509 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.bind.adb -f 
INFO-FLOW: Finish binding push_tensor1d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor2d_bycol 
Execute         schedule -model push_tensor2d_bycol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.901 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.416 seconds; current allocated memory: 799.070 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.407 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor2d_bycol.
Execute         set_default_model push_tensor2d_bycol 
Execute         bind -model push_tensor2d_bycol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 799.156 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.398 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.bind.adb -f 
INFO-FLOW: Finish binding push_tensor2d_bycol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         schedule -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 799.348 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         bind -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 799.391 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         schedule -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.169 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 800.004 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         bind -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 800.008 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat 
Execute         schedule -model Multiply_VecMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 800.164 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.
Execute         set_default_model Multiply_VecMat 
Execute         bind -model Multiply_VecMat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 800.246 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
Execute         schedule -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.378 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 800.434 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor1d.1_Pipeline_VITIS_LOOP_12_1.
Execute         set_default_model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
Execute         bind -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 800.496 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding push_tensor1d.1_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor1d.1 
Execute         schedule -model push_tensor1d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.387 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 800.520 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.537 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor1d.1.
Execute         set_default_model push_tensor1d.1 
Execute         bind -model push_tensor1d.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 800.535 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.494 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.bind.adb -f 
INFO-FLOW: Finish binding push_tensor1d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor2d_bycol.2 
Execute         schedule -model push_tensor2d_bycol.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.642 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.146 seconds; current allocated memory: 800.902 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.419 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor2d_bycol.2.
Execute         set_default_model push_tensor2d_bycol.2 
Execute         bind -model push_tensor2d_bycol.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 801.070 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.563 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.bind.adb -f 
INFO-FLOW: Finish binding push_tensor2d_bycol.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
Execute         schedule -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 801.227 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1.
Execute         set_default_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
Execute         bind -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 801.262 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         schedule -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 801.844 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
Execute         set_default_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         bind -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 801.961 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.3 
Execute         schedule -model Multiply_VecMat.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 802.234 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.3.
Execute         set_default_model Multiply_VecMat.3 
Execute         bind -model Multiply_VecMat.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 802.293 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Swish' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Swish 
Execute         schedule -model Swish 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.233 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 802.516 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.sched.adb -f 
INFO-FLOW: Finish scheduling Swish.
Execute         set_default_model Swish 
Execute         bind -model Swish 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 802.719 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.bind.adb -f 
INFO-FLOW: Finish binding Swish.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_Vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_Vec 
Execute         schedule -model Multiply_Vec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.067 seconds; current allocated memory: 802.984 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_Vec.
Execute         set_default_model Multiply_Vec 
Execute         bind -model Multiply_Vec 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 802.984 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.bind.adb -f 
INFO-FLOW: Finish binding Multiply_Vec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor2d_bycol.4 
Execute         schedule -model push_tensor2d_bycol.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.788 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 803.285 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.593 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor2d_bycol.4.
Execute         set_default_model push_tensor2d_bycol.4 
Execute         bind -model push_tensor2d_bycol.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 803.395 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.447 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.bind.adb -f 
INFO-FLOW: Finish binding push_tensor2d_bycol.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
Execute         schedule -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 803.520 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1.
Execute         set_default_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
Execute         bind -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 803.707 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         schedule -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 804.141 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
Execute         set_default_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         bind -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 804.285 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.5 
Execute         schedule -model Multiply_VecMat.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 804.312 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.5.
Execute         set_default_model Multiply_VecMat.5 
Execute         bind -model Multiply_VecMat.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 804.371 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         schedule -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.457 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 804.668 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.
Execute         set_default_model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         bind -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 804.746 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pull_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pull_tensor1d 
Execute         schedule -model pull_tensor1d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.621 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 805.371 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.784 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.sched.adb -f 
INFO-FLOW: Finish scheduling pull_tensor1d.
Execute         set_default_model pull_tensor1d 
Execute         bind -model pull_tensor1d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 805.469 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.561 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.bind.adb -f 
INFO-FLOW: Finish binding pull_tensor1d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFN 
Execute         schedule -model FFN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 805.699 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.sched.adb -f 
INFO-FLOW: Finish scheduling FFN.
Execute         set_default_model FFN 
Execute         bind -model FFN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 805.762 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.bind.adb -f 
INFO-FLOW: Finish binding FFN.
Execute         get_model_list FFN -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         rtl_gen_preprocess push_tensor1d 
Execute         rtl_gen_preprocess push_tensor2d_bycol 
Execute         rtl_gen_preprocess Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat 
Execute         rtl_gen_preprocess push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 
Execute         rtl_gen_preprocess push_tensor1d.1 
Execute         rtl_gen_preprocess push_tensor2d_bycol.2 
Execute         rtl_gen_preprocess Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat.3 
Execute         rtl_gen_preprocess Swish 
Execute         rtl_gen_preprocess Multiply_Vec 
Execute         rtl_gen_preprocess push_tensor2d_bycol.4 
Execute         rtl_gen_preprocess Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat.5 
Execute         rtl_gen_preprocess Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         rtl_gen_preprocess pull_tensor1d 
Execute         rtl_gen_preprocess FFN 
INFO-FLOW: Model list for RTL generation: entry_proc push_tensor1d_Pipeline_VITIS_LOOP_12_1 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 push_tensor1d.1 push_tensor2d_bycol.2 Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.3 Swish Multiply_Vec push_tensor2d_bycol.4 Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.5 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 806.945 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_entry_proc 
Execute         syn_report -csynth -model entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model entry_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor1d_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor1d_Pipeline_VITIS_LOOP_12_1 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor1d_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor1d_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 808.500 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor1d_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         gen_rtl push_tensor1d_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_push_tensor1d_Pipeline_VITIS_LOOP_12_1 
Execute         syn_report -csynth -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor1d_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor1d_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.adb 
Execute         db_write -model push_tensor1d_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor1d_Pipeline_VITIS_LOOP_12_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor1d -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 809.480 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor1d -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_push_tensor1d 
Execute         gen_rtl push_tensor1d -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_push_tensor1d 
Execute         syn_report -csynth -model push_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor1d_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.873 sec.
Execute         syn_report -rtlxml -model push_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor1d_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.528 sec.
Execute         db_write -model push_tensor1d -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.adb 
Execute         db_write -model push_tensor1d -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor1d -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor2d_bycol -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.509 seconds; current allocated memory: 810.402 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor2d_bycol -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_push_tensor2d_bycol 
Execute         gen_rtl push_tensor2d_bycol -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_push_tensor2d_bycol 
Execute         syn_report -csynth -model push_tensor2d_bycol -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor2d_bycol_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor2d_bycol -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor2d_bycol_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor2d_bycol -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.502 sec.
Execute         db_write -model push_tensor2d_bycol -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.adb 
Execute         db_write -model push_tensor2d_bycol -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor2d_bycol -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 811.805 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         gen_rtl Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         syn_report -csynth -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.adb 
Execute         db_write -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 812.742 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         gen_rtl Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         syn_report -csynth -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.adb 
Execute         db_write -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat'.
INFO: [RTMG 210-278] Implementing memory 'FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 814.270 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat 
Execute         gen_rtl Multiply_VecMat -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat 
Execute         syn_report -csynth -model Multiply_VecMat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model Multiply_VecMat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.adb 
Execute         db_write -model Multiply_VecMat -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor1d_1_Pipeline_VITIS_LOOP_12_1'.
Command         create_rtl_model done; 1.259 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 814.613 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1 
Execute         gen_rtl push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1 
Execute         syn_report -csynth -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.adb 
Execute         db_write -model push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor1d.1 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor1d_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 815.812 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor1d.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_push_tensor1d_1 
Execute         gen_rtl push_tensor1d.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_push_tensor1d_1 
Execute         syn_report -csynth -model push_tensor1d.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor1d_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor1d.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor1d_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor1d.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.752 sec.
Execute         db_write -model push_tensor1d.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.adb 
Execute         db_write -model push_tensor1d.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor1d.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor2d_bycol.2 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol_2' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 816.566 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor2d_bycol.2 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_push_tensor2d_bycol_2 
Execute         gen_rtl push_tensor2d_bycol.2 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_push_tensor2d_bycol_2 
Execute         syn_report -csynth -model push_tensor2d_bycol.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor2d_bycol_2_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor2d_bycol.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor2d_bycol_2_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor2d_bycol.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.594 sec.
Execute         db_write -model push_tensor2d_bycol.2 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.adb 
Execute         db_write -model push_tensor2d_bycol.2 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor2d_bycol.2 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 817.871 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1 
Execute         gen_rtl Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1 
Execute         syn_report -csynth -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.adb 
Execute         db_write -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 818.422 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         gen_rtl Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         syn_report -csynth -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.adb 
Execute         db_write -model Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.3 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_3'.
INFO: [RTMG 210-278] Implementing memory 'FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 819.598 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat_3 
Execute         gen_rtl Multiply_VecMat.3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat_3 
Execute         syn_report -csynth -model Multiply_VecMat.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.adb 
Execute         db_write -model Multiply_VecMat.3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Swish' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Swish -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Swish' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Swish'.
Command         create_rtl_model done; 0.209 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 821.523 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Swish -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Swish 
Execute         gen_rtl Swish -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Swish 
Execute         syn_report -csynth -model Swish -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Swish_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Swish -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Swish_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Swish -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Swish -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.adb 
Execute         db_write -model Swish -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Swish -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_Vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_Vec -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_Vec' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_Vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 823.172 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_Vec -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_Vec 
Execute         gen_rtl Multiply_Vec -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_Vec 
Execute         syn_report -csynth -model Multiply_Vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_Vec_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_Vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_Vec_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_Vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_Vec -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.adb 
Execute         db_write -model Multiply_Vec -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_Vec -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor2d_bycol.4 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol_4' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.126 seconds; current allocated memory: 823.676 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor2d_bycol.4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_push_tensor2d_bycol_4 
Execute         gen_rtl push_tensor2d_bycol.4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_push_tensor2d_bycol_4 
Execute         syn_report -csynth -model push_tensor2d_bycol.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor2d_bycol_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor2d_bycol.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/push_tensor2d_bycol_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor2d_bycol.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.429 sec.
Execute         db_write -model push_tensor2d_bycol.4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.adb 
Execute         db_write -model push_tensor2d_bycol.4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor2d_bycol.4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 825.113 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1 
Execute         gen_rtl Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1 
Execute         syn_report -csynth -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.adb 
Execute         db_write -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 825.695 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         gen_rtl Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         syn_report -csynth -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.adb 
Execute         db_write -model Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.5 -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_5'.
INFO: [RTMG 210-278] Implementing memory 'FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 826.734 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.5 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Multiply_VecMat_5 
Execute         gen_rtl Multiply_VecMat.5 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Multiply_VecMat_5 
Execute         syn_report -csynth -model Multiply_VecMat.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_5_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Multiply_VecMat_5_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.5 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.adb 
Execute         db_write -model Multiply_VecMat.5 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.5 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'.
INFO: [RTMG 210-285] Implementing FIFO 'z2_Silu_strm_U(FFN_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z3_strm_U(FFN_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z2_strm_U(FFN_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z1_strm_U(FFN_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'W_strm_U(FFN_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'x_strm_U(FFN_fifo_w32_d64_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.196 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 829.305 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         gen_rtl Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         syn_report -csynth -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.341 sec.
Execute         syn_report -rtlxml -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.adb 
Execute         db_write -model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pull_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pull_tensor1d -top_prefix FFN_ -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pull_tensor1d' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pull_tensor1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.508 seconds; current allocated memory: 830.613 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl pull_tensor1d -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN_pull_tensor1d 
Execute         gen_rtl pull_tensor1d -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN_pull_tensor1d 
Execute         syn_report -csynth -model pull_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/pull_tensor1d_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model pull_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/pull_tensor1d_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model pull_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.597 sec.
Execute         db_write -model pull_tensor1d -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.adb 
Execute         db_write -model pull_tensor1d -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pull_tensor1d -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFN -top_prefix  -sub_prefix FFN_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFN/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFN/i_vec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFN/o_vec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFN/W1_vec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFN/W2_vec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFN/W3_vec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFN' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'i_vec', 'o_vec', 'W1_vec', 'W2_vec' and 'W3_vec' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFN'.
INFO: [RTMG 210-285] Implementing FIFO 'o_vec_c_U(FFN_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'res_strm_U(FFN_fifo_w32_d64_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pull_tensor1d_U0_U(FFN_start_for_pull_tensor1d_U0)' using Shift Registers.
Command         create_rtl_model done; 0.195 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 833.332 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFN -istop -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/vhdl/FFN 
Command         gen_rtl done; 0.23 sec.
Execute         gen_rtl FFN -istop -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/verilog/FFN 
Command         gen_rtl done; 0.147 sec.
Execute         syn_report -csynth -model FFN -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/FFN_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.126 sec.
Execute         syn_report -rtlxml -model FFN -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/FFN_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model FFN -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.103 sec.
Execute         db_write -model FFN -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.adb 
Execute         db_write -model FFN -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFN -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN 
Execute         export_constraint_db -f -tool general -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.constraint.tcl 
Execute         syn_report -designview -model FFN -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.design.xml 
Command         syn_report done; 0.294 sec.
Execute         syn_report -csynthDesign -model FFN -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth.rpt -MHOut C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -wcfg -model FFN -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model FFN -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.protoinst 
Execute         sc_get_clocks FFN 
Execute         sc_get_portdomain FFN 
INFO-FLOW: Model list for RTL component generation: entry_proc push_tensor1d_Pipeline_VITIS_LOOP_12_1 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.1_Pipeline_VITIS_LOOP_12_1 push_tensor1d.1 push_tensor2d_bycol.2 Multiply_VecMat.3_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.3 Swish Multiply_Vec push_tensor2d_bycol.4 Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.5 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [push_tensor1d_Pipeline_VITIS_LOOP_12_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [push_tensor1d] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.compgen.tcl 
INFO-FLOW: Handling components in module [push_tensor2d_bycol] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_Pipeline_VITIS_LOOP_37_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.compgen.tcl 
INFO-FLOW: Found component FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W.
INFO-FLOW: Append model FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [push_tensor1d_1_Pipeline_VITIS_LOOP_12_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [push_tensor1d_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.compgen.tcl 
INFO-FLOW: Handling components in module [push_tensor2d_bycol_2] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.compgen.tcl 
INFO-FLOW: Found component FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W.
INFO-FLOW: Append model FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Swish] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.compgen.tcl 
INFO-FLOW: Found component FFN_fptrunc_64ns_32_1_no_dsp_1.
INFO-FLOW: Append model FFN_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: Found component FFN_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model FFN_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component FFN_fexp_32ns_32ns_32_9_med_dsp_1.
INFO-FLOW: Append model FFN_fexp_32ns_32ns_32_9_med_dsp_1
INFO-FLOW: Found component FFN_dadd_64ns_64ns_64_5_no_dsp_1.
INFO-FLOW: Append model FFN_dadd_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: Found component FFN_dmul_64ns_64ns_64_4_med_dsp_1.
INFO-FLOW: Append model FFN_dmul_64ns_64ns_64_4_med_dsp_1
INFO-FLOW: Found component FFN_ddiv_64ns_64ns_64_30_no_dsp_1.
INFO-FLOW: Append model FFN_ddiv_64ns_64ns_64_30_no_dsp_1
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_Vec] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.compgen.tcl 
INFO-FLOW: Found component FFN_fmul_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model FFN_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [push_tensor2d_bycol_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_5] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.compgen.tcl 
INFO-FLOW: Found component FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W.
INFO-FLOW: Append model FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.compgen.tcl 
INFO-FLOW: Found component FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: Found component FFN_fifo_w32_d64_A.
INFO-FLOW: Append model FFN_fifo_w32_d64_A
INFO-FLOW: Found component FFN_fifo_w32_d64_A.
INFO-FLOW: Append model FFN_fifo_w32_d64_A
INFO-FLOW: Found component FFN_fifo_w32_d64_A.
INFO-FLOW: Append model FFN_fifo_w32_d64_A
INFO-FLOW: Found component FFN_fifo_w32_d64_A.
INFO-FLOW: Append model FFN_fifo_w32_d64_A
INFO-FLOW: Found component FFN_fifo_w32_d64_A.
INFO-FLOW: Append model FFN_fifo_w32_d64_A
INFO-FLOW: Found component FFN_fifo_w32_d64_A.
INFO-FLOW: Append model FFN_fifo_w32_d64_A
INFO-FLOW: Handling components in module [pull_tensor1d] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.compgen.tcl 
INFO-FLOW: Found component FFN_flow_control_loop_pipe.
INFO-FLOW: Append model FFN_flow_control_loop_pipe
INFO-FLOW: Handling components in module [FFN] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.compgen.tcl 
INFO-FLOW: Found component FFN_fifo_w64_d3_S.
INFO-FLOW: Append model FFN_fifo_w64_d3_S
INFO-FLOW: Found component FFN_fifo_w32_d64_A_x.
INFO-FLOW: Append model FFN_fifo_w32_d64_A_x
INFO-FLOW: Found component FFN_start_for_pull_tensor1d_U0.
INFO-FLOW: Append model FFN_start_for_pull_tensor1d_U0
INFO-FLOW: Found component FFN_gmem_m_axi.
INFO-FLOW: Append model FFN_gmem_m_axi
INFO-FLOW: Found component FFN_control_s_axi.
INFO-FLOW: Append model FFN_control_s_axi
INFO-FLOW: Found component FFN_control_r_s_axi.
INFO-FLOW: Append model FFN_control_r_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model push_tensor1d_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model push_tensor1d
INFO-FLOW: Append model push_tensor2d_bycol
INFO-FLOW: Append model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: Append model Multiply_VecMat
INFO-FLOW: Append model push_tensor1d_1_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model push_tensor1d_1
INFO-FLOW: Append model push_tensor2d_bycol_2
INFO-FLOW: Append model Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: Append model Multiply_VecMat_3
INFO-FLOW: Append model Swish
INFO-FLOW: Append model Multiply_Vec
INFO-FLOW: Append model push_tensor2d_bycol_4
INFO-FLOW: Append model Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: Append model Multiply_VecMat_5
INFO-FLOW: Append model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
INFO-FLOW: Append model pull_tensor1d
INFO-FLOW: Append model FFN
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W FFN_fptrunc_64ns_32_1_no_dsp_1 FFN_fpext_32ns_64_1_no_dsp_1 FFN_fexp_32ns_32ns_32_9_med_dsp_1 FFN_dadd_64ns_64ns_64_5_no_dsp_1 FFN_dmul_64ns_64ns_64_4_med_dsp_1 FFN_ddiv_64ns_64ns_64_30_no_dsp_1 FFN_flow_control_loop_pipe_sequential_init FFN_fmul_32ns_32ns_32_1_primitive_dsp_1 FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_flow_control_loop_pipe_sequential_init FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 FFN_fifo_w32_d64_A FFN_fifo_w32_d64_A FFN_fifo_w32_d64_A FFN_fifo_w32_d64_A FFN_fifo_w32_d64_A FFN_fifo_w32_d64_A FFN_flow_control_loop_pipe FFN_fifo_w64_d3_S FFN_fifo_w32_d64_A_x FFN_start_for_pull_tensor1d_U0 FFN_gmem_m_axi FFN_control_s_axi FFN_control_r_s_axi entry_proc push_tensor1d_Pipeline_VITIS_LOOP_12_1 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d_1_Pipeline_VITIS_LOOP_12_1 push_tensor1d_1 push_tensor2d_bycol_2 Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat_3 Swish Multiply_Vec push_tensor2d_bycol_4 Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat_5 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN
INFO-FLOW: Generating C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FFN_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: To file: write model FFN_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model FFN_fexp_32ns_32ns_32_9_med_dsp_1
INFO-FLOW: To file: write model FFN_dadd_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: To file: write model FFN_dmul_64ns_64ns_64_4_med_dsp_1
INFO-FLOW: To file: write model FFN_ddiv_64ns_64ns_64_30_no_dsp_1
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model FFN_fifo_w32_d64_A
INFO-FLOW: To file: write model FFN_fifo_w32_d64_A
INFO-FLOW: To file: write model FFN_fifo_w32_d64_A
INFO-FLOW: To file: write model FFN_fifo_w32_d64_A
INFO-FLOW: To file: write model FFN_fifo_w32_d64_A
INFO-FLOW: To file: write model FFN_fifo_w32_d64_A
INFO-FLOW: To file: write model FFN_flow_control_loop_pipe
INFO-FLOW: To file: write model FFN_fifo_w64_d3_S
INFO-FLOW: To file: write model FFN_fifo_w32_d64_A_x
INFO-FLOW: To file: write model FFN_start_for_pull_tensor1d_U0
INFO-FLOW: To file: write model FFN_gmem_m_axi
INFO-FLOW: To file: write model FFN_control_s_axi
INFO-FLOW: To file: write model FFN_control_r_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model push_tensor1d_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model push_tensor1d
INFO-FLOW: To file: write model push_tensor2d_bycol
INFO-FLOW: To file: write model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model Multiply_VecMat
INFO-FLOW: To file: write model push_tensor1d_1_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model push_tensor1d_1
INFO-FLOW: To file: write model push_tensor2d_bycol_2
INFO-FLOW: To file: write model Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model Multiply_VecMat_3
INFO-FLOW: To file: write model Swish
INFO-FLOW: To file: write model Multiply_Vec
INFO-FLOW: To file: write model push_tensor2d_bycol_4
INFO-FLOW: To file: write model Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model Multiply_VecMat_5
INFO-FLOW: To file: write model Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
INFO-FLOW: To file: write model pull_tensor1d
INFO-FLOW: To file: write model FFN
INFO-FLOW: Generating C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name versalprimees1 -data parts 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/vhdl' dstVlogDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/vlog' tclDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db' modelList='FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W
FFN_fptrunc_64ns_32_1_no_dsp_1
FFN_fpext_32ns_64_1_no_dsp_1
FFN_fexp_32ns_32ns_32_9_med_dsp_1
FFN_dadd_64ns_64ns_64_5_no_dsp_1
FFN_dmul_64ns_64ns_64_4_med_dsp_1
FFN_ddiv_64ns_64ns_64_30_no_dsp_1
FFN_flow_control_loop_pipe_sequential_init
FFN_fmul_32ns_32ns_32_1_primitive_dsp_1
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W
FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_flow_control_loop_pipe
FFN_fifo_w64_d3_S
FFN_fifo_w32_d64_A_x
FFN_start_for_pull_tensor1d_U0
FFN_gmem_m_axi
FFN_control_s_axi
FFN_control_r_s_axi
entry_proc
push_tensor1d_Pipeline_VITIS_LOOP_12_1
push_tensor1d
push_tensor2d_bycol
Multiply_VecMat_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat
push_tensor1d_1_Pipeline_VITIS_LOOP_12_1
push_tensor1d_1
push_tensor2d_bycol_2
Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat_3
Swish
Multiply_Vec
push_tensor2d_bycol_4
Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat_5
Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
pull_tensor1d
FFN
' expOnly='0'
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data names -quiet 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info -quiet 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control_r.slave.tcl 
Command         ap_source done; 0.101 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.6 seconds; current allocated memory: 837.977 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FFN_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name push_tensor1d
INFO-FLOW: No bind nodes found for module_name push_tensor1d_1
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W
FFN_fptrunc_64ns_32_1_no_dsp_1
FFN_fpext_32ns_64_1_no_dsp_1
FFN_fexp_32ns_32ns_32_9_med_dsp_1
FFN_dadd_64ns_64ns_64_5_no_dsp_1
FFN_dmul_64ns_64ns_64_4_med_dsp_1
FFN_ddiv_64ns_64ns_64_30_no_dsp_1
FFN_flow_control_loop_pipe_sequential_init
FFN_fmul_32ns_32ns_32_1_primitive_dsp_1
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_flow_control_loop_pipe_sequential_init
FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W
FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_fifo_w32_d64_A
FFN_flow_control_loop_pipe
FFN_fifo_w64_d3_S
FFN_fifo_w32_d64_A_x
FFN_start_for_pull_tensor1d_U0
FFN_gmem_m_axi
FFN_control_s_axi
FFN_control_r_s_axi
entry_proc
push_tensor1d_Pipeline_VITIS_LOOP_12_1
push_tensor1d
push_tensor2d_bycol
Multiply_VecMat_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat
push_tensor1d_1_Pipeline_VITIS_LOOP_12_1
push_tensor1d_1
push_tensor2d_bycol_2
Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat_3
Swish
Multiply_Vec
push_tensor2d_bycol_4
Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat_5
Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
pull_tensor1d
FFN
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.rtl_wrap.cfg.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor1d_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_2.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Swish.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_Vec.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/push_tensor2d_bycol_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Multiply_VecMat_5.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/pull_tensor1d.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data names -quiet 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info -quiet 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/FFN.constraint.tcl 
Execute         sc_get_clocks FFN 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/impl/misc/FFN_dadd_64ns_64ns_64_5_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/impl/misc/FFN_ddiv_64ns_64ns_64_30_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/impl/misc/FFN_dmul_64ns_64ns_64_4_med_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/impl/misc/FFN_fexp_32ns_32ns_32_9_med_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/impl/misc/FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/impl/misc/FFN_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/impl/misc/FFN_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1/impl/misc/FFN_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST FFN MODULE2INSTS {FFN FFN entry_proc entry_proc_U0 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 push_tensor1d grp_push_tensor1d_fu_122 push_tensor1d_Pipeline_VITIS_LOOP_12_1 grp_push_tensor1d_Pipeline_VITIS_LOOP_12_1_fu_51 push_tensor2d_bycol grp_push_tensor2d_bycol_fu_131 Multiply_VecMat grp_Multiply_VecMat_fu_140 Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 push_tensor1d_1 grp_push_tensor1d_1_fu_147 push_tensor1d_1_Pipeline_VITIS_LOOP_12_1 grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51 push_tensor2d_bycol_2 grp_push_tensor2d_bycol_2_fu_155 Multiply_VecMat_3 grp_Multiply_VecMat_3_fu_164 Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 Swish grp_Swish_fu_171 push_tensor2d_bycol_4 grp_push_tensor2d_bycol_4_fu_177 Multiply_Vec grp_Multiply_Vec_fu_186 Multiply_VecMat_5 grp_Multiply_VecMat_5_fu_193 Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 pull_tensor1d pull_tensor1d_U0} INST2MODULE {FFN FFN entry_proc_U0 entry_proc Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc grp_push_tensor1d_fu_122 push_tensor1d grp_push_tensor1d_Pipeline_VITIS_LOOP_12_1_fu_51 push_tensor1d_Pipeline_VITIS_LOOP_12_1 grp_push_tensor2d_bycol_fu_131 push_tensor2d_bycol grp_Multiply_VecMat_fu_140 Multiply_VecMat grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_push_tensor1d_1_fu_147 push_tensor1d_1 grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51 push_tensor1d_1_Pipeline_VITIS_LOOP_12_1 grp_push_tensor2d_bycol_2_fu_155 push_tensor2d_bycol_2 grp_Multiply_VecMat_3_fu_164 Multiply_VecMat_3 grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Swish_fu_171 Swish grp_push_tensor2d_bycol_4_fu_177 push_tensor2d_bycol_4 grp_Multiply_Vec_fu_186 Multiply_Vec grp_Multiply_VecMat_5_fu_193 Multiply_VecMat_5 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 pull_tensor1d_U0 pull_tensor1d} INSTDATA {FFN {DEPTH 1 CHILDREN {entry_proc_U0 Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 pull_tensor1d_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 {DEPTH 2 CHILDREN {grp_push_tensor1d_fu_122 grp_push_tensor2d_bycol_fu_131 grp_Multiply_VecMat_fu_140 grp_push_tensor1d_1_fu_147 grp_push_tensor2d_bycol_2_fu_155 grp_Multiply_VecMat_3_fu_164 grp_Swish_fu_171 grp_push_tensor2d_bycol_4_fu_177 grp_Multiply_Vec_fu_186 grp_Multiply_VecMat_5_fu_193}} grp_push_tensor1d_fu_122 {DEPTH 3 CHILDREN grp_push_tensor1d_Pipeline_VITIS_LOOP_12_1_fu_51} grp_push_tensor1d_Pipeline_VITIS_LOOP_12_1_fu_51 {DEPTH 4 CHILDREN {}} grp_push_tensor2d_bycol_fu_131 {DEPTH 3 CHILDREN {}} grp_Multiply_VecMat_fu_140 {DEPTH 3 CHILDREN {grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28 grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36}} grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28 {DEPTH 4 CHILDREN {}} grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 {DEPTH 4 CHILDREN {}} grp_push_tensor1d_1_fu_147 {DEPTH 3 CHILDREN grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51} grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51 {DEPTH 4 CHILDREN {}} grp_push_tensor2d_bycol_2_fu_155 {DEPTH 3 CHILDREN {}} grp_Multiply_VecMat_3_fu_164 {DEPTH 3 CHILDREN {grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1_fu_28 grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36}} grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1_fu_28 {DEPTH 4 CHILDREN {}} grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 {DEPTH 4 CHILDREN {}} grp_Swish_fu_171 {DEPTH 3 CHILDREN {}} grp_push_tensor2d_bycol_4_fu_177 {DEPTH 3 CHILDREN {}} grp_Multiply_Vec_fu_186 {DEPTH 3 CHILDREN {}} grp_Multiply_VecMat_5_fu_193 {DEPTH 3 CHILDREN {grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28 grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36}} grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28 {DEPTH 4 CHILDREN {}} grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 {DEPTH 4 CHILDREN {}} pull_tensor1d_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {push_tensor1d_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE kernel_FFN.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_89_p2 SOURCE kernel_FFN.cpp:12 VARIABLE icmp_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} push_tensor2d_bycol {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_132_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_138_p2 SOURCE kernel_FFN.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_150_p2 SOURCE kernel_FFN.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_fu_156_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_164_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_3_fu_170_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24_3 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_246_p2 SOURCE kernel_FFN.cpp:27 VARIABLE add_ln27_3 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_214_p2 SOURCE kernel_FFN.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_67_p2 SOURCE kernel_FFN.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_73_p2 SOURCE kernel_FFN.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_113_p2 SOURCE kernel_FFN.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_119_p2 SOURCE kernel_FFN.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_128_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_134_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_176_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_151_p2 SOURCE kernel_FFN.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_1_fu_157_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln43_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_vec_U SOURCE kernel_FFN.cpp:36 VARIABLE local_vec LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3072 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 1}} push_tensor1d_1_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE kernel_FFN.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_89_p2 SOURCE kernel_FFN.cpp:12 VARIABLE icmp_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} push_tensor2d_bycol_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_132_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_138_p2 SOURCE kernel_FFN.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_150_p2 SOURCE kernel_FFN.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_fu_156_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_164_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_2_fu_170_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24_2 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_246_p2 SOURCE kernel_FFN.cpp:27 VARIABLE add_ln27_2 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_214_p2 SOURCE kernel_FFN.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_67_p2 SOURCE kernel_FFN.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_73_p2 SOURCE kernel_FFN.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_113_p2 SOURCE kernel_FFN.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_119_p2 SOURCE kernel_FFN.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln4311_fu_128_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln4311 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_134_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_2_fu_176_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41_2 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_151_p2 SOURCE kernel_FFN.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_157_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_vec_U SOURCE kernel_FFN.cpp:36 VARIABLE local_vec LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3072 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 1}} Swish {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_105_p2 SOURCE kernel_FFN.cpp:52 VARIABLE i_4 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_111_p2 SOURCE kernel_FFN.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_1_no_dsp_1_U45 SOURCE kernel_FFN.cpp:55 VARIABLE conv LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_fu_132_p2 SOURCE kernel_FFN.cpp:55 VARIABLE xor_ln55 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL meddsp LATENCY 8 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_9_med_dsp_1_U46 SOURCE kernel_FFN.cpp:55 VARIABLE tmp LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_1_no_dsp_1_U44 SOURCE kernel_FFN.cpp:55 VARIABLE conv1 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_no_dsp_1_U47 SOURCE kernel_FFN.cpp:55 VARIABLE add LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 29 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_30_no_dsp_1_U49 SOURCE kernel_FFN.cpp:55 VARIABLE div LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL meddsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_med_dsp_1_U48 SOURCE kernel_FFN.cpp:55 VARIABLE mul LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fptrunc PRAGMA {} RTLNAME fptrunc_64ns_32_1_no_dsp_1_U43 SOURCE kernel_FFN.cpp:55 VARIABLE conv2 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fptrunc} VISIBLE false}} AREA {DSP 7 BRAM 0 URAM 0}} Multiply_Vec {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_73_p2 SOURCE kernel_FFN.cpp:64 VARIABLE i_8 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_79_p2 SOURCE kernel_FFN.cpp:64 VARIABLE icmp_ln64 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U58 SOURCE kernel_FFN.cpp:66 VARIABLE mul LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} push_tensor2d_bycol_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_134_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_140_p2 SOURCE kernel_FFN.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_152_p2 SOURCE kernel_FFN.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_fu_158_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_166_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_1_fu_172_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_248_p2 SOURCE kernel_FFN.cpp:27 VARIABLE add_ln27_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_216_p2 SOURCE kernel_FFN.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_67_p2 SOURCE kernel_FFN.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_73_p2 SOURCE kernel_FFN.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_113_p2 SOURCE kernel_FFN.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_119_p2 SOURCE kernel_FFN.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln4311_fu_128_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln4311 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_134_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_176_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_151_p2 SOURCE kernel_FFN.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_1_fu_157_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln43_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_5 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_vec_U SOURCE kernel_FFN.cpp:36 VARIABLE local_vec LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3072 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 1}} Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME z2_Silu_strm_fifo_U SOURCE {} VARIABLE z2_Silu_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME z3_strm_fifo_U SOURCE {} VARIABLE z3_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME z2_strm_fifo_U SOURCE {} VARIABLE z2_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME z1_strm_fifo_U SOURCE {} VARIABLE z1_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME W_strm_fifo_U SOURCE {} VARIABLE W_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_strm_fifo_U SOURCE {} VARIABLE x_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 9 BRAM 0 URAM 3}} pull_tensor1d {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_131_p2 SOURCE kernel_FFN.cpp:18 VARIABLE i LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_137_p2 SOURCE kernel_FFN.cpp:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} FFN {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME o_vec_c_U SOURCE kernel_FFN.cpp:96 VARIABLE o_vec_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_strm_U SOURCE kernel_FFN.cpp:85 VARIABLE res_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 9 BRAM 1 URAM 3}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} push_tensor1d {AREA {DSP 0 BRAM 0 URAM 0}} push_tensor1d_1 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.232 seconds; current allocated memory: 847.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FFN.
INFO: [VLOG 209-307] Generating Verilog RTL for FFN.
Execute         syn_report -model FFN -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 33.467 sec.
Command     csynth_design done; 68.797 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:08; Allocated memory: 265.035 MB.
Execute     cleanup_all 
