synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jul  6 03:45:25 2024


Command Line:  synthesis -f sqrt_comb_generated_test_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-85F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-85F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = sqrt_combinatorial.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = false
WARNING - synthesis: The -dsp_utilization is ignored because use_dsp is false.
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice (searchpath added)
-p /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data (searchpath added)
-p /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/impl1 (searchpath added)
-p /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice (searchpath added)
Verilog design file = /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v
NGD file = sqrt_comb_generated_test_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v. VERI-1482
Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): sqrt_combinatorial
INFO - synthesis: /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v(1): compiling module sqrt_combinatorial. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v(44): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v(45): system task dumpvars ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v(25): expression size 18 truncated to fit in target size 17. VERI-1209
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Top-level module name = sqrt_combinatorial.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

Results of NGD DRC are available in sqrt_combinatorial_drc.log.
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file sqrt_comb_generated_test_impl1.ngd.

################### Begin Area Report (sqrt_combinatorial)######################
Number of register bits => 0 of 84255 (0 % )
CCU2C => 243
GSR => 1
IB => 32
LUT4 => 99
OB => 16
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : right_4_1_N_11_11, loads : 52
  Net : right_5_1, loads : 48
  Net : right_6_1, loads : 45
  Net : right_7_1, loads : 44
  Net : right_8_1, loads : 43
  Net : right_9_1, loads : 42
  Net : right_3_1_N_7_8, loads : 42
  Net : right_10_1, loads : 41
  Net : right_2_1_N_3_5, loads : 41
  Net : right_11_1, loads : 40
################### End Clock Report ##################

Peak Memory Usage: 261.965  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.811  secs
--------------------------------------------------------------
