Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sat Jan 13 13:59:51 2024
| Host             : Hyoungs running 64-bit major release  (build 9200)
| Command          : report_power -file game_power_routed.rpt -pb game_power_summary_routed.pb -rpx game_power_routed.rpx
| Design           : game
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 14.325 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 14.004                           |
| Device Static (W)        | 0.320                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 19.6                             |
| Junction Temperature (C) | 90.4                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     3.974 |     7556 |       --- |             --- |
|   LUT as Logic          |     3.372 |     5086 |     63400 |            8.02 |
|   CARRY4                |     0.342 |      487 |     15850 |            3.07 |
|   Register              |     0.153 |      774 |    126800 |            0.61 |
|   BUFG                  |     0.066 |        5 |        32 |           15.63 |
|   F7/F8 Muxes           |     0.041 |      211 |     63400 |            0.33 |
|   LUT as Shift Register |    <0.001 |        2 |     19000 |            0.01 |
|   Others                |     0.000 |       69 |       --- |             --- |
| Signals                 |     4.278 |     6532 |       --- |             --- |
| Block RAM               |     1.705 |       30 |       135 |           22.22 |
| I/O                     |     4.047 |       42 |       210 |           20.00 |
| Static Power            |     0.320 |          |           |                 |
| Total                   |    14.325 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    10.020 |       9.831 |      0.189 |
| Vccaux    |       1.800 |     0.188 |       0.147 |      0.040 |
| Vcco33    |       3.300 |     1.143 |       1.139 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.159 |       0.150 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| game               |    14.004 |
|   clkdiv1          |     0.041 |
|   gd               |     0.247 |
|     ran            |     0.247 |
|   gl               |     0.364 |
|     ran            |     0.364 |
|   gr               |     0.297 |
|     ran            |     0.297 |
|   gu               |     0.270 |
|     ran            |     0.270 |
|   mp3_inst         |     3.276 |
|     clk_mp3        |     0.463 |
|     music_0        |     1.984 |
|       U0           |     1.984 |
|   score_inst       |     1.959 |
|     nolabel_line45 |     0.834 |
|   shake_0          |     0.150 |
|   shake_1          |     0.193 |
|   shake_2          |     0.189 |
|   shake_3          |     0.205 |
|   vga_0            |     1.023 |
+--------------------+-----------+


