<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RZ/A1LU Software Package: dma.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../renesas-site-logo.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RZ/A1LU Software Package
   &#160;<span id="projectnumber">2.1</span>
   </div>
   <div id="projectbrief">Software Package that supports a Stream it! RZ V2.3 with an RZ/A series RZ/A1LU group MCU</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d9/d95/dma_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d9/d95/dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">* DISCLAIMER</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* This software is supplied by Renesas Electronics Corporation and is only</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* intended for use with Renesas products. No other uses are authorized. This</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* software is owned by Renesas Electronics Corporation and is protected under</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* all applicable laws, including copyright laws.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED &quot;AS IS&quot; AND RENESAS MAKES NO WARRANTIES REGARDING</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">* Renesas reserves the right, without notice, to make changes to this software</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">* and to discontinue the availability of this software. By using this software,</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">* you agree to the additional terms and conditions found by accessing the</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* following link:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">* http://www.renesas.com/disclaimer*</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">* Copyright (C) 2013-2017 Renesas Electronics Corporation. All rights reserved.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*******************************************************************************/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* History : DD.MM.YYYY Version Description</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* : 15.01.2013 1.00 First Release</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef DMA_H</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define DMA_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">Includes &lt;System Includes&gt;, &quot;Project Includes&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d1/d3a/dma__if_8h.html">dma_if.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/d2b/mcu__board__select_8h.html">mcu_board_select.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../da/dbb/Renesas__RZ__A1_8h.html">Renesas_RZ_A1.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">Macro definitions</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Number of channel configure table */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//#define DMA_CH_CONFIG_TABLE_NUM  (63U)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a086e2235e5ffceabcca5f1178f5c0fcf">   53</a></span>&#160;<span class="preprocessor">#define DMA_CH_CONFIG_TABLE_NUM  (64U)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Magic Number */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#aa9e19afd884f71394cca9ce379b4cea6">   56</a></span>&#160;<span class="preprocessor">#define SHIFT_DMARS_EVEN_CH      (0U)  </span><span class="comment">/* Shift Value for DMARS Register access in Even ch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a399cab657685ea8ce6a63b2d47de720f">   57</a></span>&#160;<span class="preprocessor">#define SHIFT_DMARS_ODD_CH       (16U) </span><span class="comment">/* Shift Value for DMARS Register access in Odd ch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a768284d22bd033b34d2d43de2a2a9b9b">   58</a></span>&#160;<span class="preprocessor">#define MASK_DMARS_EVEN_CH       (0xFFFF0000U) </span><span class="comment">/* Mask value for DMARS Register in Even ch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ac0409c537c3a63ca153ac3ed022a12d3">   59</a></span>&#160;<span class="preprocessor">#define MASK_DMARS_ODD_CH        (0x0000FFFFU) </span><span class="comment">/* Mask value for DMARS Register in Odd ch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a2a650bcd18a143899cba628545f7a38f">   60</a></span>&#160;<span class="preprocessor">#define HIGH_COMMON_REG_OFFSET   (8)  </span><span class="comment">/* for Common Register Access in ch 0-8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a4966285e261c944fd117c29bcff0a821">   61</a></span>&#160;<span class="preprocessor">#define CHECK_ODD_EVEN_MASK      (0x00000001U)  </span><span class="comment">/* for check value of odd or even */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a59827c62298bbf6083d8b65f3dd25e3e">   62</a></span>&#160;<span class="preprocessor">#define DMA_STOP_WAIT_MAX_CNT    (10U) </span><span class="comment">/* Loop count for DMA stop (usually, a count is set to 0 or 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Register Set Value */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Init Value */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a420b06724ec6a8076e07f28455c5caba">   66</a></span>&#160;<span class="preprocessor">#define N0SA_INIT_VALUE      (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a0c27e48eb48bfda9ea5803936e5b9262">   67</a></span>&#160;<span class="preprocessor">#define N1SA_INIT_VALUE      (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a7d7789c2d577a711fe00b5aaf15c6f71">   68</a></span>&#160;<span class="preprocessor">#define N0DA_INIT_VALUE      (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a22d3dc265bcd9baac8e5dc345ecedb31">   69</a></span>&#160;<span class="preprocessor">#define N1DA_INIT_VALUE      (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#aa1803e41732426f92a25b769db32ef66">   70</a></span>&#160;<span class="preprocessor">#define N0TB_INIT_VALUE      (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a6bad923f09683ee2dbf1934139ebb897">   71</a></span>&#160;<span class="preprocessor">#define N1TB_INIT_VALUE      (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ad855eb336acc8e9e56e5c121d17b3b3b">   72</a></span>&#160;<span class="preprocessor">#define CHCTRL_INIT_VALUE    (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#aacb319b8548a681af1872c2109a764ae">   73</a></span>&#160;<span class="preprocessor">#define CHCFG_INIT_VALUE     (0x01000000U) </span><span class="comment">/* interrupt disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#aa0c586fee950640d176f9b2381907493">   74</a></span>&#160;<span class="preprocessor">#define CHITVL_INIT_VALUE    (0U)          </span><span class="comment">/* DMA interval = 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a84c257a4c2e1caf18d1a20847adae028">   75</a></span>&#160;<span class="preprocessor">#define CHEXT_INIT_VALUE     (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ad664e586d9705cb0dfa1f0710918a8f0">   76</a></span>&#160;<span class="preprocessor">#define NXLA_INIT_VALUE      (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a43482a6a5f8525f5582e23b79d5f2624">   77</a></span>&#160;<span class="preprocessor">#define DCTRL_INIT_VALUE     (0x00000001U) </span><span class="comment">/* interrupt output : pulse, round robin mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a6c007c3d3d409a0520e06671335cc4dc">   78</a></span>&#160;<span class="preprocessor">#define DMARS_INIT_VALUE     (0U)          </span><span class="comment">/* HW init value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Fixed Setting for CHCFG */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#abebd4f24093b1a3d6183508358a093a9">   80</a></span>&#160;<span class="preprocessor">#define CHCFG_FIXED_VALUE    (0x00000020U) </span><span class="comment">/* register mode, not buffer sweep, interrupt detect when high pulse */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Bit Value &amp; Mask */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* CHSTAT */</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a9425f36c9fa3262102b9e61cebd1edf6">   84</a></span>&#160;<span class="preprocessor">#define CHSTAT_MASK_SR         (0x00000080U)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a281b682fbc4d27b5cf2e7fa2de3ae35f">   85</a></span>&#160;<span class="preprocessor">#define CHSTAT_MASK_END        (0x00000020U)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a22a403d2068390a90e86475cf659eaf0">   86</a></span>&#160;<span class="preprocessor">#define CHSTAT_MASK_ER         (0x00000010U)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a65f8ce146ff6da036494c4a3d1bc1627">   87</a></span>&#160;<span class="preprocessor">#define CHSTAT_MASK_TACT       (0x00000004U)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a65725c3329de45d5aee4d7e5f43c5f74">   88</a></span>&#160;<span class="preprocessor">#define CHSTAT_MASK_EN         (0x00000001U)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* CHCTRL */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ad2cbf61ebc1a433847f4b6b91df4067f">   90</a></span>&#160;<span class="preprocessor">#define CHCTRL_SET_CLRTC       (0x00000040U)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a12ce391e7ecacb76804a84b27e3a1998">   91</a></span>&#160;<span class="preprocessor">#define CHCTRL_SET_CLREND      (0x00000020U)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#aa2c372db5880954ff0575a417a51525c">   92</a></span>&#160;<span class="preprocessor">#define CHCTRL_SET_SWRST       (0x00000008U)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a4be23b0aa75b91e5efda8bfbe06a206d">   93</a></span>&#160;<span class="preprocessor">#define CHCTRL_SET_CLREN       (0x00000002U)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ac98e37c9650eed59a6ef340cf5cd79aa">   94</a></span>&#160;<span class="preprocessor">#define CHCTRL_SET_SETEN       (0x00000001U)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* CHCFG */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a3e587a13ca8e824eb1201267ad1bf29c">   96</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_REN          (0x40000000U)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a97d3e1e14c147522837596f065c162b8">   97</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_REN         (0x40000000U)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ab3fed82d6b65ae980b1d993a701f2f30">   98</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_RSW          (0x20000000U)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a5a5b08830b0c29de9306e63087b9cc80">   99</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_RSW         (0x20000000U)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a88ab058496f46f83bef607011499fed2">  100</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_RSEL         (0x10000000U)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a49cb46daabe52676357bda8af0f1c4d6">  101</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_RSEL        (0x10000000U)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a1e00f09bbad65cf38f915abef439c0fd">  102</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_DEM          (0x01000000U)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a13a375e45b5fa97a93562cd9dc125692">  103</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_DEM         (0x01000000U)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#add41e38f2819aa6556dfa0daa579ab92">  104</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_TM           (0x00400000U)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#abdf06f460865fa50f12d821565038aa3">  105</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_DAD         (0x00200000U)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#afc87558c7cd395e155ef2e1e21c4b04c">  106</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_SAD         (0x00100000U)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a3187b91a55ad9cf4bc3324e4fdf959c5">  107</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_DDS         (0x000f0000U)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ace3a494f2bbf689010000bf0a08b0f99">  108</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_SDS         (0x0000f000U)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a9c2e69218e4790fe74b34cfbdfb01c30">  109</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_AM_LEVEL     (0x00000100U)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a70bbf39a2ae2cc4157718fdcd69699b8">  110</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_AM_BUS_CYCLE (0x00000200U)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a85d7a93688dcdf03ebd30683defc3166">  111</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_AM          (0x00000700U)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a1d0282aa51bd6330cb8e024363aae801">  112</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_LVL_EDGE     (0x00000000U)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#adab78e5f364f7353a0efdabfc0a278e6">  113</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_LVL_LEVEL    (0x00000040U)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ac520c130e532d4fc2eb0dce3e7ad03d6">  114</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_LVL         (0x00000040U)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#aa8226e217956043e027df329c9a77cb8">  115</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_REQD_SRC     (0x00000000U)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a5545116c66f86486a7508806e11dbc70">  116</a></span>&#160;<span class="preprocessor">#define CHCFG_SET_REQD_DST     (0x00000008U)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ac5ed90b3e5f71dcab02a1bfaf89fef5a">  117</a></span>&#160;<span class="preprocessor">#define CHCFG_MASK_REQD        (0x00000008U)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a2ec0bb6d77481ba5fe86d43e22f728fe">  118</a></span>&#160;<span class="preprocessor">#define CHCFG_SHIFT_DAD        (21U)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a012c74ee426b4245085b8ed05e404dc2">  119</a></span>&#160;<span class="preprocessor">#define CHCFG_SHIFT_SAD        (20U)</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a4688df7cd5d7c35852d8c509bbd6e49a">  120</a></span>&#160;<span class="preprocessor">#define CHCFG_SHIFT_DDS        (16U)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a80fd5e5da2c76d3748b9e519decc7ea1">  121</a></span>&#160;<span class="preprocessor">#define CHCFG_SHIFT_SDS        (12U)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* CHEXT */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#af94ba4f0eeb0c196619a694f7097473d">  123</a></span>&#160;<span class="preprocessor">#define CHEXT_SET_DCA_NORMAL      (0x00003000U)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a85ed869a46af372cb1a025b570aab374">  124</a></span>&#160;<span class="preprocessor">#define CHEXT_SET_DCA_STRONG      (0x00000000U)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a64d45695a51a65b8006a2721e590d634">  125</a></span>&#160;<span class="preprocessor">#define CHEXT_SET_DPR_NON_SECURE  (0x00000200U)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a862e6bf9c65720357a2ad855cf19cbaf">  126</a></span>&#160;<span class="preprocessor">#define CHEXT_SET_SCA_NORMAL      (0x00000030U)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ae968081cac7d60170d998259a6b9ef19">  127</a></span>&#160;<span class="preprocessor">#define CHEXT_SET_SCA_STRONG      (0x00000000U)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a363444d663c1129178efa8d028f4ca41">  128</a></span>&#160;<span class="preprocessor">#define CHEXT_SET_SPR_NON_SECURE  (0x00000002U)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* REQD value in CHCFG is undecided on config table */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* used case of a resource is the same and two or more direction value exists.  */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a9fab5d47819d4875421b632a08b5e607">  133</a></span>&#160;<span class="preprocessor">#define CHCFG_REQD_UNDEFINED   DMA_REQ_MAX</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* Address of area which is the target of setting change */</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a16c97a698ee5a326c0cc1ed87953f771">  136</a></span>&#160;<span class="preprocessor">#define DMA_EXTERNAL_BUS_START         (0x00000000U)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#af955f62f299e531dfc8e8f7d1e0d0886">  137</a></span>&#160;<span class="preprocessor">#define DMA_EXTERNAL_BUS_END           (0x1FFFFFFFU)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a2572d92cb5775ad695b22c8e6618e009">  138</a></span>&#160;<span class="preprocessor">#define DMA_EXTERNAL_BUS_MIRROR_START  (0x40000000U)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#ad605812bd8a37276449de28e9a88c076">  139</a></span>&#160;<span class="preprocessor">#define DMA_EXTERNAL_BUS_MIRROR_END    (0x5FFFFFFFU)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/*************************************************************************</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> Enumerated Types</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">*************************************************************************/</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* DRV Status */</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423">  146</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423ae0a1f4cdf5d531e88ece33e702c63d60">  148</a></span>&#160;    <a class="code" href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423ae0a1f4cdf5d531e88ece33e702c63d60">DMA_DRV_UNINIT</a> = 0,   <span class="comment">/* Uninit */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423a75f9668cd1b50d06f43420bcc641288e">  149</a></span>&#160;    <a class="code" href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423a75f9668cd1b50d06f43420bcc641288e">DMA_DRV_INIT</a>   = 1    <span class="comment">/* Init */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;} <a class="code" href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423">dma_stat_drv_t</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* Channel Status */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5">  153</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5ac044d521c0c62ffea9082a88f37c2095">  155</a></span>&#160;    <a class="code" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5ac044d521c0c62ffea9082a88f37c2095">DMA_CH_UNINIT</a>   = 0,   <span class="comment">/* Uninit */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5a4af5722df913af971f36ce271967707d">  156</a></span>&#160;    <a class="code" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5a4af5722df913af971f36ce271967707d">DMA_CH_INIT</a>     = 1,   <span class="comment">/* Init */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5a91c8f450cec8dd2c0f26a43bf2a217d4">  157</a></span>&#160;    <a class="code" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5a91c8f450cec8dd2c0f26a43bf2a217d4">DMA_CH_OPEN</a>     = 2,   <span class="comment">/* Open */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5aba63fbdaa56e54da39eab3dce9980ac2">  158</a></span>&#160;    <a class="code" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5aba63fbdaa56e54da39eab3dce9980ac2">DMA_CH_TRANSFER</a> = 4    <span class="comment">/* Transfer */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;} <a class="code" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5">dma_stat_ch_t</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/*************************************************************************</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> Structures</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">*************************************************************************/</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* DMA Register (Common) */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="../../db/dd9/structdma__reg__common__t.html">  166</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../db/dd9/structdma__reg__common__t.html#a8a5ad1d4359056f1b82c82c0d8c89802">  168</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../db/dd9/structdma__reg__common__t.html#a8a5ad1d4359056f1b82c82c0d8c89802">dctrl</a>;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="../../db/dd9/structdma__reg__common__t.html#ad1ca70dfed550a201464f79b2d937997">  169</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../db/dd9/structdma__reg__common__t.html#ad1ca70dfed550a201464f79b2d937997">dstat_en</a>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="../../db/dd9/structdma__reg__common__t.html#a1c74cb1a9d00304fa0e6f173c242e7c8">  170</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../db/dd9/structdma__reg__common__t.html#a1c74cb1a9d00304fa0e6f173c242e7c8">dstat_er</a>;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="../../db/dd9/structdma__reg__common__t.html#a2e3726f58e06bfac7294aa965cb19ddc">  171</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../db/dd9/structdma__reg__common__t.html#a2e3726f58e06bfac7294aa965cb19ddc">dstat_end</a>;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="../../db/dd9/structdma__reg__common__t.html#a2d7021159b06fc7a9b316123690efdf8">  172</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../db/dd9/structdma__reg__common__t.html#a2d7021159b06fc7a9b316123690efdf8">dstat_tc</a>;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="../../db/dd9/structdma__reg__common__t.html#ab124457e05345910ac11738612ab9e3c">  173</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../db/dd9/structdma__reg__common__t.html#ab124457e05345910ac11738612ab9e3c">dstat_sus</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;} <a class="code" href="../../db/dd9/structdma__reg__common__t.html">dma_reg_common_t</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* DMA Register (every Channel) */</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html">  177</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a8543ecdd28b57330e8728fd140938b1d">  179</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a8543ecdd28b57330e8728fd140938b1d">n0sa</a>;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#ac2997feedce24c8e14e13a4c8bb55d67">  180</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#ac2997feedce24c8e14e13a4c8bb55d67">n0da</a>;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a11a0688f2701d03a6524ca421cb2e27c">  181</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a11a0688f2701d03a6524ca421cb2e27c">n0tb</a>;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a7590d432fb2ca22de2161357cec80003">  182</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a7590d432fb2ca22de2161357cec80003">n1sa</a>;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a44ed368da3a83f55146cafef709c2f6b">  183</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a44ed368da3a83f55146cafef709c2f6b">n1da</a>;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a33e581a63513d7529666ebc381c98eb3">  184</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a33e581a63513d7529666ebc381c98eb3">n1tb</a>;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#adfa6d2496db783fa24992d63a9e1b418">  185</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#adfa6d2496db783fa24992d63a9e1b418">crsa</a>;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a0cf93019b111747ed9189653d6434066">  186</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a0cf93019b111747ed9189653d6434066">crda</a>;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a4a6607b1abecb9b77729c20689bda322">  187</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a4a6607b1abecb9b77729c20689bda322">crtb</a>;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#af37fb37f4f4d2b6a19de82c17890b505">  188</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#af37fb37f4f4d2b6a19de82c17890b505">chstat</a>;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a8cd65653f420fb13fd14f92a00ea4499">  189</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a8cd65653f420fb13fd14f92a00ea4499">chctrl</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a6fc12949734f138675025d6ce957c6a3">  190</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a6fc12949734f138675025d6ce957c6a3">chcfg</a>;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a64e07c39d844a392b84cd89b37db8b34">  191</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a64e07c39d844a392b84cd89b37db8b34">chitvl</a>;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#ae01f0ab01916672c9965f793df1b2399">  192</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#ae01f0ab01916672c9965f793df1b2399">chext</a>;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#afc205ff2dbb55603829591eacdaeaded">  193</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#afc205ff2dbb55603829591eacdaeaded">nxla</a>;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="../../d5/d5d/structdma__reg__ch__t.html#a446266612febb6ae849fe7094ff05582">  194</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html#a446266612febb6ae849fe7094ff05582">crla</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;} <a class="code" href="../../d5/d5d/structdma__reg__ch__t.html">dma_reg_ch_t</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* Information of Channel */</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html">  198</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a6a1d4346566caba20eb464c6e00a93ab">  200</a></span>&#160;    <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a>              <a class="code" href="../../d3/d86/structdma__info__ch__t.html#a6a1d4346566caba20eb464c6e00a93ab">ch</a>;                <span class="comment">/* Channel Number */</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#ac01886dc81bbae77a291c90e0aed52a5">  201</a></span>&#160;    <a class="code" href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5">dma_stat_ch_t</a>      <a class="code" href="../../d3/d86/structdma__info__ch__t.html#ac01886dc81bbae77a291c90e0aed52a5">ch_stat</a>;           <span class="comment">/* Channel Status */</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a1f359103a690b66dac644baf7124b197">  202</a></span>&#160;    <a class="code" href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ga848143f42ca4020b6c6ba72f190703b0">dma_res_select_t</a>   <a class="code" href="../../d3/d86/structdma__info__ch__t.html#a1f359103a690b66dac644baf7124b197">resource</a>;          <span class="comment">/* DMA Transfer Resource */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a6a8a097ac5efe56b39ae416a4046fd8d">  203</a></span>&#160;    <a class="code" href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ga97f40169ca213583d7897f34b581895f">dma_req_dir_t</a>      <a class="code" href="../../d3/d86/structdma__info__ch__t.html#a6a8a097ac5efe56b39ae416a4046fd8d">direction</a>;         <span class="comment">/* DMA Transfer Direction */</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a90e15908babd13a069bb52a1b9c8a550">  204</a></span>&#160;    <a class="code" href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#gaf958c243dfa42fd9c18a71e534359bf9">dma_unit_size_t</a>    <a class="code" href="../../d3/d86/structdma__info__ch__t.html#a90e15908babd13a069bb52a1b9c8a550">src_width</a>;         <span class="comment">/* DMA Transfer Unit Size (Source) */</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a230722f70af871add44fe3288be3cbab">  205</a></span>&#160;    <a class="code" href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ga778da1220e0a8c5822f33cbeaa4e36f8">dma_addr_cnt_t</a>     <a class="code" href="../../d3/d86/structdma__info__ch__t.html#a230722f70af871add44fe3288be3cbab">src_cnt</a>;           <span class="comment">/* DMA Address Count (Source) */</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#aada85a70508c3849a470ea5562388276">  206</a></span>&#160;    <a class="code" href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#gaf958c243dfa42fd9c18a71e534359bf9">dma_unit_size_t</a>    <a class="code" href="../../d3/d86/structdma__info__ch__t.html#aada85a70508c3849a470ea5562388276">dst_width</a>;         <span class="comment">/* DMA Transfer Unit Size (Destination) */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#ae24bd5017504a42c16c03be37a00b390">  207</a></span>&#160;    <a class="code" href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ga778da1220e0a8c5822f33cbeaa4e36f8">dma_addr_cnt_t</a>     <a class="code" href="../../d3/d86/structdma__info__ch__t.html#ae24bd5017504a42c16c03be37a00b390">dst_cnt</a>;           <span class="comment">/* DMA Address Count (Destination) */</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#affe5193c1ff3ece87c3204e2c55a519d">  208</a></span>&#160;    <span class="keywordtype">void</span>               *<a class="code" href="../../d3/d86/structdma__info__ch__t.html#affe5193c1ff3ece87c3204e2c55a519d">src_addr0</a>;        <span class="comment">/* Source Address (Next Register Set 0) */</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#ac96a0208c5c7a03eb8f5a23fb96702c2">  209</a></span>&#160;    <span class="keywordtype">void</span>               *<a class="code" href="../../d3/d86/structdma__info__ch__t.html#ac96a0208c5c7a03eb8f5a23fb96702c2">dst_addr0</a>;        <span class="comment">/* Destination Address (Next Register Set 0) */</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a925756f20896862d8c40b6d21e6c8121">  210</a></span>&#160;    <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>           <a class="code" href="../../d3/d86/structdma__info__ch__t.html#a925756f20896862d8c40b6d21e6c8121">count0</a>;            <span class="comment">/* DMA Transfer Size (Next Register Set 0) */</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a210ac0340de41a07ed25ebfdb328acdd">  211</a></span>&#160;    <span class="keywordtype">void</span>               *<a class="code" href="../../d3/d86/structdma__info__ch__t.html#a210ac0340de41a07ed25ebfdb328acdd">src_addr1</a>;        <span class="comment">/* Source Address (Next Register Set 1) */</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#aa41c5152ab1c1e058425dd2613308d50">  212</a></span>&#160;    <span class="keywordtype">void</span>               *<a class="code" href="../../d3/d86/structdma__info__ch__t.html#aa41c5152ab1c1e058425dd2613308d50">dst_addr1</a>;        <span class="comment">/* Destination Address (Next Register Set 1) */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#ad53c2ce3411fd9012443e3a403ca5096">  213</a></span>&#160;    <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>           <a class="code" href="../../d3/d86/structdma__info__ch__t.html#ad53c2ce3411fd9012443e3a403ca5096">count1</a>;            <span class="comment">/* DMA Transfer Size (Next Register Set 1) */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a93905974e6af0426bffb9f6fcf1615eb">  214</a></span>&#160;    <a class="code" href="../../da/dbb/Renesas__RZ__A1_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>          <a class="code" href="../../d3/d86/structdma__info__ch__t.html#a93905974e6af0426bffb9f6fcf1615eb">end_irq_num</a>;       <span class="comment">/* DMA end interrupt number */</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a9d16a351d77a98aec2d5abce861046d2">  215</a></span>&#160;    <a class="code" href="../../db/de9/structaiocb.html">AIOCB</a>              *<a class="code" href="../../d3/d86/structdma__info__ch__t.html#a9d16a351d77a98aec2d5abce861046d2">p_end_aio</a>;        <span class="comment">/* set callback function (DMA end interrupt) */</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#aef654c7a5e6a7cb747e6a4ce41ce52c8">  216</a></span>&#160;    <a class="code" href="../../d1/dfa/compiler__port_8h.html#a812d16e5494522586b3784e55d479912">bool_t</a>             <a class="code" href="../../d3/d86/structdma__info__ch__t.html#aef654c7a5e6a7cb747e6a4ce41ce52c8">next_dma_flag</a>;     <span class="comment">/* Setting Flag of Continuous DMA */</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#ad3cbc4666219732f3110ca4682f54501">  217</a></span>&#160;    <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>           <a class="code" href="../../d3/d86/structdma__info__ch__t.html#ad3cbc4666219732f3110ca4682f54501">shift_dmars</a>;       <span class="comment">/* set SHIFT_DMARS_ODD_CH or SHIFT_DMARS_EVEN_CH */</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#ac403fe92e3fa1ff704836b6930fbf508">  218</a></span>&#160;    <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>           <a class="code" href="../../d3/d86/structdma__info__ch__t.html#ac403fe92e3fa1ff704836b6930fbf508">mask_dmars</a>;        <span class="comment">/* set MASK_DMA_ODD_CH or MASK_DMARS_EVEN_CH */</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#ad0d85e031306aa8cec00f35a79814b8b">  219</a></span>&#160;    <a class="code" href="../../d1/dfa/compiler__port_8h.html#a812d16e5494522586b3784e55d479912">bool_t</a>             <a class="code" href="../../d3/d86/structdma__info__ch__t.html#ad0d85e031306aa8cec00f35a79814b8b">setup_flag</a>;        <span class="comment">/* indicate called DMA_Setup() flag */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a648e89f4f289ce171cb6fad1b39d1eb6">  220</a></span>&#160;    <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="../../de/d74/structst__dmac__n.html">st_dmac_n</a>       *<a class="code" href="../../d3/d86/structdma__info__ch__t.html#a648e89f4f289ce171cb6fad1b39d1eb6">p_dma_ch_reg</a>;     <span class="comment">/* DMA Register for every channel */</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a5b19d6a67ac3ec9101dda63bb23d0271">  221</a></span>&#160;    <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="../../de/d51/structst__dmaccommon__n.html">st_dmaccommon_n</a> *<a class="code" href="../../d3/d86/structdma__info__ch__t.html#a5b19d6a67ac3ec9101dda63bb23d0271">p_dma_common_reg</a>; <span class="comment">/* DMA Register for common */</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="../../d3/d86/structdma__info__ch__t.html#a076a4f7c5ec85cb9bcfb14d5b23dd9ef">  222</a></span>&#160;    <span class="keyword">volatile</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>           *<a class="code" href="../../d3/d86/structdma__info__ch__t.html#a076a4f7c5ec85cb9bcfb14d5b23dd9ef">p_dma_dmars_reg</a>;  <span class="comment">/* DMARS Register */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;} <a class="code" href="../../d3/d86/structdma__info__ch__t.html">dma_info_ch_t</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* Information of Driver */</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="../../df/d2d/structdma__info__drv__t.html">  226</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="../../df/d2d/structdma__info__drv__t.html#a1b932e0ca770d2692ddf086c6b05a817">  228</a></span>&#160;    <a class="code" href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423">dma_stat_drv_t</a>  <a class="code" href="../../df/d2d/structdma__info__drv__t.html#a1b932e0ca770d2692ddf086c6b05a817">drv_stat</a>;            <span class="comment">/* DRV Status */</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="../../df/d2d/structdma__info__drv__t.html#a5a564e9354e9d1eb6106717802e34b30">  229</a></span>&#160;    <a class="code" href="../../db/de9/structaiocb.html">AIOCB</a>           *<a class="code" href="../../df/d2d/structdma__info__drv__t.html#a5a564e9354e9d1eb6106717802e34b30">p_err_aio</a>;          <span class="comment">/* set callback function (DMA error interrupt) */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="../../df/d2d/structdma__info__drv__t.html#af20c74bea78cc90b380263cfbce591e1">  230</a></span>&#160;    <a class="code" href="../../da/dbb/Renesas__RZ__A1_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>       <a class="code" href="../../df/d2d/structdma__info__drv__t.html#af20c74bea78cc90b380263cfbce591e1">err_irq_num</a>;         <span class="comment">/* DMA error interrupt number */</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="../../df/d2d/structdma__info__drv__t.html#a04bad113af52c70680c9876af5ef2b90">  231</a></span>&#160;    <a class="code" href="../../d3/d86/structdma__info__ch__t.html">dma_info_ch_t</a>   info_ch[<a class="code" href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ggad24bff2d276f37e56e3021d6b47153bda39a63c9fb0b2295f7cf0d5f2f4a1983c">DMA_CH_NUM</a>]; <span class="comment">/* Enable Channel */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;} <a class="code" href="../../df/d2d/structdma__info__drv__t.html">dma_info_drv_t</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* DMA Channel Configure Table */</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="../../d3/d7d/structdma__ch__cfg__t.html">  235</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="../../d3/d7d/structdma__ch__cfg__t.html#a5d62159228aa9ce038cea3a5eb1ab3f9">  237</a></span>&#160;    <a class="code" href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ga848143f42ca4020b6c6ba72f190703b0">dma_res_select_t</a>   <a class="code" href="../../d3/d7d/structdma__ch__cfg__t.html#a5d62159228aa9ce038cea3a5eb1ab3f9">dmars</a>;             <span class="comment">/* Set Value for DMARS Register */</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="../../d3/d7d/structdma__ch__cfg__t.html#a11b6997ccb6aa07ba1a94d55d8906512">  238</a></span>&#160;    <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>           <a class="code" href="../../d3/d7d/structdma__ch__cfg__t.html#a11b6997ccb6aa07ba1a94d55d8906512">tm</a>;                <span class="comment">/* Set Value for TM Bit (CHCFG Register) */</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="../../d3/d7d/structdma__ch__cfg__t.html#a80b717d5a6225666857944ef89a69391">  239</a></span>&#160;    <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>           <a class="code" href="../../d3/d7d/structdma__ch__cfg__t.html#a80b717d5a6225666857944ef89a69391">lvl</a>;               <span class="comment">/* Set Value for LVL Bit (CHCFG Register) */</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../d3/d7d/structdma__ch__cfg__t.html#a6fab73b447d72e45a1838995ec3a63b2">  240</a></span>&#160;    <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>           <a class="code" href="../../d3/d7d/structdma__ch__cfg__t.html#a6fab73b447d72e45a1838995ec3a63b2">reqd</a>;              <span class="comment">/* Set Value for REQD (CHCFG Register) */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;} <a class="code" href="../../d3/d7d/structdma__ch__cfg__t.html">dma_ch_cfg_t</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/***********************************************************************************</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> Function Prototypes</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">***********************************************************************************/</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<a class="code" href="../../df/d2d/structdma__info__drv__t.html">dma_info_drv_t</a> *<a class="code" href="../../d9/d95/dma_8h.html#ad541996f1e2f6a5f66612cf25d67dbc5">DMA_GetDrvInstance</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<a class="code" href="../../d3/d86/structdma__info__ch__t.html">dma_info_ch_t</a>  *<a class="code" href="../../d9/d95/dma_8h.html#a56850ccc089c54802dc09865552a39cf">DMA_GetDrvChInfo</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> <a class="code" href="../../d9/d95/dma_8h.html#a112904b8ad93af56d458d3b06fb9405b">DMA_Initialize</a>(<span class="keyword">const</span> <a class="code" href="../../d9/d2a/structdma__drv__init__t.html">dma_drv_init_t</a> * <span class="keyword">const</span> p_dma_init_param);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> <a class="code" href="../../d9/d95/dma_8h.html#adf182ed4ab324da17c9451a69e825e0e">DMA_UnInitialize</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> <a class="code" href="../../d9/d95/dma_8h.html#aaf3aeec34294efc85dabdeb566e02491">DMA_GetFreeChannel</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> <a class="code" href="../../d9/d95/dma_8h.html#a43f7ae0c59cd79bb23fef5729d814ea1">DMA_GetFixedChannel</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#a93dd9937fa8599db03717732e5a2d787">DMA_CloseChannel</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#adcc806a07e4b73286aadc2cdb9432f29">DMA_SetParam</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel, <span class="keyword">const</span> <a class="code" href="../../d3/d7b/structdma__ch__setup__t.html">dma_ch_setup_t</a> * <span class="keyword">const</span> p_ch_setup,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                   <span class="keyword">const</span> <a class="code" href="../../d3/d7d/structdma__ch__cfg__t.html">dma_ch_cfg_t</a> * <span class="keyword">const</span> p_ch_cfg, <span class="keyword">const</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> reqd);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#a45c6b38ac3f7a3c2838f36b383bb1b29">DMA_BusParam</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel, <span class="keyword">const</span> <a class="code" href="../../d1/d8e/structdma__trans__data__t.html">dma_trans_data_t</a> * <span class="keyword">const</span> p_dma_data);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#ad771402cc856b3ce37db0d31bc889526">DMA_SetData</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel, <span class="keyword">const</span> <a class="code" href="../../d1/d8e/structdma__trans__data__t.html">dma_trans_data_t</a> * <span class="keyword">const</span> p_dma_data,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                 <span class="keyword">const</span> <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> next_register_set);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#a6b339f5ea5a06222b49a2425a1c81f35">DMA_SetNextData</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel, <span class="keyword">const</span> <a class="code" href="../../d1/d8e/structdma__trans__data__t.html">dma_trans_data_t</a> * <span class="keyword">const</span> p_dma_data);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#a00ec5e4c81b83013d7c92277c612be5d">DMA_SoftwareTrigger</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#adda7bc1411e2f56e7b6a10e44ad5e98d">DMA_Start</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel, <span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a812d16e5494522586b3784e55d479912">bool_t</a> restart_flag);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#a0ea9c639886086c27934ed6201289174">DMA_Stop</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> channel, <a class="code" href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> * <span class="keyword">const</span> p_remain);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keywordtype">void</span>  <a class="code" href="../../d9/d95/dma_8h.html#a32320ac1160c494457f500682a9400f3">DMA_SetErrCode</a>(<span class="keyword">const</span> <a class="code" href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a> error_code, <a class="code" href="../../d9/de3/r__typedefs_8h.html#a2ba621978a511250f7250fb10e05ffbe">int32_t</a> * <span class="keyword">const</span> p_errno);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structdma__reg__common__t_html_a2d7021159b06fc7a9b316123690efdf8"><div class="ttname"><a href="../../db/dd9/structdma__reg__common__t.html#a2d7021159b06fc7a9b316123690efdf8">dma_reg_common_t::dstat_tc</a></div><div class="ttdeci">volatile uint32_t dstat_tc</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00172">dma.h:172</a></div></div>
<div class="ttc" id="dma_8h_html_a9b36e8203ccc478d78d514cbb47949d5"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5">dma_stat_ch_t</a></div><div class="ttdeci">dma_stat_ch_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00153">dma.h:153</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_ac01886dc81bbae77a291c90e0aed52a5"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#ac01886dc81bbae77a291c90e0aed52a5">dma_info_ch_t::ch_stat</a></div><div class="ttdeci">dma_stat_ch_t ch_stat</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00201">dma.h:201</a></div></div>
<div class="ttc" id="group__R__SW__PKG__93__DMA__API_html_ga97f40169ca213583d7897f34b581895f"><div class="ttname"><a href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ga97f40169ca213583d7897f34b581895f">dma_req_dir_t</a></div><div class="ttdeci">dma_req_dir_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/dma__if_8h_source.html#l00205">dma_if.h:205</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_ad0d85e031306aa8cec00f35a79814b8b"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#ad0d85e031306aa8cec00f35a79814b8b">dma_info_ch_t::setup_flag</a></div><div class="ttdeci">bool_t setup_flag</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00219">dma.h:219</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_a210ac0340de41a07ed25ebfdb328acdd"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a210ac0340de41a07ed25ebfdb328acdd">dma_info_ch_t::src_addr1</a></div><div class="ttdeci">void * src_addr1</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00211">dma.h:211</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_af37fb37f4f4d2b6a19de82c17890b505"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#af37fb37f4f4d2b6a19de82c17890b505">dma_reg_ch_t::chstat</a></div><div class="ttdeci">volatile uint32_t chstat</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00188">dma.h:188</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_ae01f0ab01916672c9965f793df1b2399"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#ae01f0ab01916672c9965f793df1b2399">dma_reg_ch_t::chext</a></div><div class="ttdeci">volatile uint32_t chext</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00192">dma.h:192</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_a648e89f4f289ce171cb6fad1b39d1eb6"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a648e89f4f289ce171cb6fad1b39d1eb6">dma_info_ch_t::p_dma_ch_reg</a></div><div class="ttdeci">volatile struct st_dmac_n * p_dma_ch_reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00220">dma.h:220</a></div></div>
<div class="ttc" id="dma_8h_html_ad541996f1e2f6a5f66612cf25d67dbc5"><div class="ttname"><a href="../../d9/d95/dma_8h.html#ad541996f1e2f6a5f66612cf25d67dbc5">DMA_GetDrvInstance</a></div><div class="ttdeci">dma_info_drv_t * DMA_GetDrvInstance(void)</div></div>
<div class="ttc" id="structdma__info__ch__t_html_a1f359103a690b66dac644baf7124b197"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a1f359103a690b66dac644baf7124b197">dma_info_ch_t::resource</a></div><div class="ttdeci">dma_res_select_t resource</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00202">dma.h:202</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_a9d16a351d77a98aec2d5abce861046d2"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a9d16a351d77a98aec2d5abce861046d2">dma_info_ch_t::p_end_aio</a></div><div class="ttdeci">AIOCB * p_end_aio</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00215">dma.h:215</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_adfa6d2496db783fa24992d63a9e1b418"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#adfa6d2496db783fa24992d63a9e1b418">dma_reg_ch_t::crsa</a></div><div class="ttdeci">volatile uint32_t crsa</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00185">dma.h:185</a></div></div>
<div class="ttc" id="group__R__SW__PKG__93__DMA__API_html_ga848143f42ca4020b6c6ba72f190703b0"><div class="ttname"><a href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ga848143f42ca4020b6c6ba72f190703b0">dma_res_select_t</a></div><div class="ttdeci">dma_res_select_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/dma__if_8h_source.html#l00135">dma_if.h:135</a></div></div>
<div class="ttc" id="dma_8h_html_acb1c7e3ac381736b3e92eaf31e081423a75f9668cd1b50d06f43420bcc641288e"><div class="ttname"><a href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423a75f9668cd1b50d06f43420bcc641288e">DMA_DRV_INIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00149">dma.h:149</a></div></div>
<div class="ttc" id="structdma__reg__common__t_html_a1c74cb1a9d00304fa0e6f173c242e7c8"><div class="ttname"><a href="../../db/dd9/structdma__reg__common__t.html#a1c74cb1a9d00304fa0e6f173c242e7c8">dma_reg_common_t::dstat_er</a></div><div class="ttdeci">volatile uint32_t dstat_er</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00170">dma.h:170</a></div></div>
<div class="ttc" id="group__R__SW__PKG__93__DMA__API_html_ggad24bff2d276f37e56e3021d6b47153bda39a63c9fb0b2295f7cf0d5f2f4a1983c"><div class="ttname"><a href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ggad24bff2d276f37e56e3021d6b47153bda39a63c9fb0b2295f7cf0d5f2f4a1983c">DMA_CH_NUM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/dma__if_8h_source.html#l00116">dma_if.h:116</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_ad3cbc4666219732f3110ca4682f54501"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#ad3cbc4666219732f3110ca4682f54501">dma_info_ch_t::shift_dmars</a></div><div class="ttdeci">uint32_t shift_dmars</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00217">dma.h:217</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a11a0688f2701d03a6524ca421cb2e27c"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a11a0688f2701d03a6524ca421cb2e27c">dma_reg_ch_t::n0tb</a></div><div class="ttdeci">volatile uint32_t n0tb</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00181">dma.h:181</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_ac2997feedce24c8e14e13a4c8bb55d67"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#ac2997feedce24c8e14e13a4c8bb55d67">dma_reg_ch_t::n0da</a></div><div class="ttdeci">volatile uint32_t n0da</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00180">dma.h:180</a></div></div>
<div class="ttc" id="Renesas__RZ__A1_8h_html"><div class="ttname"><a href="../../da/dbb/Renesas__RZ__A1_8h.html">Renesas_RZ_A1.h</a></div><div class="ttdoc">CMSIS Cortex-A9 Core Peripheral Access Layer Header File for the Renesas_RZ_A1. </div></div>
<div class="ttc" id="structdma__ch__setup__t_html"><div class="ttname"><a href="../../d3/d7b/structdma__ch__setup__t.html">dma_ch_setup_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/dma__if_8h_source.html#l00235">dma_if.h:235</a></div></div>
<div class="ttc" id="dma_8h_html_acb1c7e3ac381736b3e92eaf31e081423ae0a1f4cdf5d531e88ece33e702c63d60"><div class="ttname"><a href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423ae0a1f4cdf5d531e88ece33e702c63d60">DMA_DRV_UNINIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00148">dma.h:148</a></div></div>
<div class="ttc" id="structdma__info__drv__t_html"><div class="ttname"><a href="../../df/d2d/structdma__info__drv__t.html">dma_info_drv_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00226">dma.h:226</a></div></div>
<div class="ttc" id="structdma__ch__cfg__t_html_a11b6997ccb6aa07ba1a94d55d8906512"><div class="ttname"><a href="../../d3/d7d/structdma__ch__cfg__t.html#a11b6997ccb6aa07ba1a94d55d8906512">dma_ch_cfg_t::tm</a></div><div class="ttdeci">uint32_t tm</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00238">dma.h:238</a></div></div>
<div class="ttc" id="dma_8h_html_a43f7ae0c59cd79bb23fef5729d814ea1"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a43f7ae0c59cd79bb23fef5729d814ea1">DMA_GetFixedChannel</a></div><div class="ttdeci">int_t DMA_GetFixedChannel(const int_t channel)</div></div>
<div class="ttc" id="dma_8h_html_a32320ac1160c494457f500682a9400f3"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a32320ac1160c494457f500682a9400f3">DMA_SetErrCode</a></div><div class="ttdeci">void DMA_SetErrCode(const int_t error_code, int32_t *const p_errno)</div></div>
<div class="ttc" id="structdma__info__ch__t_html_a230722f70af871add44fe3288be3cbab"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a230722f70af871add44fe3288be3cbab">dma_info_ch_t::src_cnt</a></div><div class="ttdeci">dma_addr_cnt_t src_cnt</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00205">dma.h:205</a></div></div>
<div class="ttc" id="dma_8h_html_a0ea9c639886086c27934ed6201289174"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a0ea9c639886086c27934ed6201289174">DMA_Stop</a></div><div class="ttdeci">void DMA_Stop(const int_t channel, uint32_t *const p_remain)</div></div>
<div class="ttc" id="dma_8h_html_adf182ed4ab324da17c9451a69e825e0e"><div class="ttname"><a href="../../d9/d95/dma_8h.html#adf182ed4ab324da17c9451a69e825e0e">DMA_UnInitialize</a></div><div class="ttdeci">int_t DMA_UnInitialize(void)</div></div>
<div class="ttc" id="dma_8h_html_adcc806a07e4b73286aadc2cdb9432f29"><div class="ttname"><a href="../../d9/d95/dma_8h.html#adcc806a07e4b73286aadc2cdb9432f29">DMA_SetParam</a></div><div class="ttdeci">void DMA_SetParam(const int_t channel, const dma_ch_setup_t *const p_ch_setup, const dma_ch_cfg_t *const p_ch_cfg, const uint32_t reqd)</div></div>
<div class="ttc" id="structdma__ch__cfg__t_html_a6fab73b447d72e45a1838995ec3a63b2"><div class="ttname"><a href="../../d3/d7d/structdma__ch__cfg__t.html#a6fab73b447d72e45a1838995ec3a63b2">dma_ch_cfg_t::reqd</a></div><div class="ttdeci">uint32_t reqd</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00240">dma.h:240</a></div></div>
<div class="ttc" id="mcu__board__select_8h_html"><div class="ttname"><a href="../../d4/d2b/mcu__board__select_8h.html">mcu_board_select.h</a></div></div>
<div class="ttc" id="structdma__reg__common__t_html_a2e3726f58e06bfac7294aa965cb19ddc"><div class="ttname"><a href="../../db/dd9/structdma__reg__common__t.html#a2e3726f58e06bfac7294aa965cb19ddc">dma_reg_common_t::dstat_end</a></div><div class="ttdeci">volatile uint32_t dstat_end</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00171">dma.h:171</a></div></div>
<div class="ttc" id="compiler__port_8h_html_a022c65af7f6c8d3947e8a37d64db6ad6"><div class="ttname"><a href="../../d1/dfa/compiler__port_8h.html#a022c65af7f6c8d3947e8a37d64db6ad6">int_t</a></div><div class="ttdeci">signed int int_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfa/compiler__port_8h_source.html#l00039">compiler_port.h:39</a></div></div>
<div class="ttc" id="dma_8h_html_a9b36e8203ccc478d78d514cbb47949d5a4af5722df913af971f36ce271967707d"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5a4af5722df913af971f36ce271967707d">DMA_CH_INIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00156">dma.h:156</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_a90e15908babd13a069bb52a1b9c8a550"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a90e15908babd13a069bb52a1b9c8a550">dma_info_ch_t::src_width</a></div><div class="ttdeci">dma_unit_size_t src_width</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00204">dma.h:204</a></div></div>
<div class="ttc" id="structdma__reg__common__t_html"><div class="ttname"><a href="../../db/dd9/structdma__reg__common__t.html">dma_reg_common_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00166">dma.h:166</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a6fc12949734f138675025d6ce957c6a3"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a6fc12949734f138675025d6ce957c6a3">dma_reg_ch_t::chcfg</a></div><div class="ttdeci">volatile uint32_t chcfg</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00190">dma.h:190</a></div></div>
<div class="ttc" id="dma_8h_html_a9b36e8203ccc478d78d514cbb47949d5aba63fbdaa56e54da39eab3dce9980ac2"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5aba63fbdaa56e54da39eab3dce9980ac2">DMA_CH_TRANSFER</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00158">dma.h:158</a></div></div>
<div class="ttc" id="r__typedefs_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="../../d9/de3/r__typedefs_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/de3/r__typedefs_8h_source.html#l00091">r_typedefs.h:91</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_ad53c2ce3411fd9012443e3a403ca5096"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#ad53c2ce3411fd9012443e3a403ca5096">dma_info_ch_t::count1</a></div><div class="ttdeci">uint32_t count1</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00213">dma.h:213</a></div></div>
<div class="ttc" id="dma_8h_html_a112904b8ad93af56d458d3b06fb9405b"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a112904b8ad93af56d458d3b06fb9405b">DMA_Initialize</a></div><div class="ttdeci">int_t DMA_Initialize(const dma_drv_init_t *const p_dma_init_param)</div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a33e581a63513d7529666ebc381c98eb3"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a33e581a63513d7529666ebc381c98eb3">dma_reg_ch_t::n1tb</a></div><div class="ttdeci">volatile uint32_t n1tb</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00184">dma.h:184</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a4a6607b1abecb9b77729c20689bda322"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a4a6607b1abecb9b77729c20689bda322">dma_reg_ch_t::crtb</a></div><div class="ttdeci">volatile uint32_t crtb</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00187">dma.h:187</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_affe5193c1ff3ece87c3204e2c55a519d"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#affe5193c1ff3ece87c3204e2c55a519d">dma_info_ch_t::src_addr0</a></div><div class="ttdeci">void * src_addr0</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00208">dma.h:208</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a44ed368da3a83f55146cafef709c2f6b"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a44ed368da3a83f55146cafef709c2f6b">dma_reg_ch_t::n1da</a></div><div class="ttdeci">volatile uint32_t n1da</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00183">dma.h:183</a></div></div>
<div class="ttc" id="dma_8h_html_a56850ccc089c54802dc09865552a39cf"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a56850ccc089c54802dc09865552a39cf">DMA_GetDrvChInfo</a></div><div class="ttdeci">dma_info_ch_t * DMA_GetDrvChInfo(const int_t channel)</div></div>
<div class="ttc" id="structdma__info__ch__t_html"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html">dma_info_ch_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00198">dma.h:198</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_afc205ff2dbb55603829591eacdaeaded"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#afc205ff2dbb55603829591eacdaeaded">dma_reg_ch_t::nxla</a></div><div class="ttdeci">volatile uint32_t nxla</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00193">dma.h:193</a></div></div>
<div class="ttc" id="group__R__SW__PKG__93__DMA__API_html_ga778da1220e0a8c5822f33cbeaa4e36f8"><div class="ttname"><a href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#ga778da1220e0a8c5822f33cbeaa4e36f8">dma_addr_cnt_t</a></div><div class="ttdeci">dma_addr_cnt_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/dma__if_8h_source.html#l00214">dma_if.h:214</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a7590d432fb2ca22de2161357cec80003"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a7590d432fb2ca22de2161357cec80003">dma_reg_ch_t::n1sa</a></div><div class="ttdeci">volatile uint32_t n1sa</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00182">dma.h:182</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_aef654c7a5e6a7cb747e6a4ce41ce52c8"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#aef654c7a5e6a7cb747e6a4ce41ce52c8">dma_info_ch_t::next_dma_flag</a></div><div class="ttdeci">bool_t next_dma_flag</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00216">dma.h:216</a></div></div>
<div class="ttc" id="dma_8h_html_a45c6b38ac3f7a3c2838f36b383bb1b29"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a45c6b38ac3f7a3c2838f36b383bb1b29">DMA_BusParam</a></div><div class="ttdeci">void DMA_BusParam(const int_t channel, const dma_trans_data_t *const p_dma_data)</div></div>
<div class="ttc" id="structst__dmaccommon__n_html"><div class="ttname"><a href="../../de/d51/structst__dmaccommon__n.html">st_dmaccommon_n</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d60/dmac__iodefine_8h_source.html#l00744">dmac_iodefine.h:744</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_ac403fe92e3fa1ff704836b6930fbf508"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#ac403fe92e3fa1ff704836b6930fbf508">dma_info_ch_t::mask_dmars</a></div><div class="ttdeci">uint32_t mask_dmars</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00218">dma.h:218</a></div></div>
<div class="ttc" id="dma_8h_html_a9b36e8203ccc478d78d514cbb47949d5a91c8f450cec8dd2c0f26a43bf2a217d4"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5a91c8f450cec8dd2c0f26a43bf2a217d4">DMA_CH_OPEN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00157">dma.h:157</a></div></div>
<div class="ttc" id="dma_8h_html_a93dd9937fa8599db03717732e5a2d787"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a93dd9937fa8599db03717732e5a2d787">DMA_CloseChannel</a></div><div class="ttdeci">void DMA_CloseChannel(const int_t channel)</div></div>
<div class="ttc" id="Renesas__RZ__A1_8h_html_ac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="../../da/dbb/Renesas__RZ__A1_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a8cd65653f420fb13fd14f92a00ea4499"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a8cd65653f420fb13fd14f92a00ea4499">dma_reg_ch_t::chctrl</a></div><div class="ttdeci">volatile uint32_t chctrl</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00189">dma.h:189</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a8543ecdd28b57330e8728fd140938b1d"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a8543ecdd28b57330e8728fd140938b1d">dma_reg_ch_t::n0sa</a></div><div class="ttdeci">volatile uint32_t n0sa</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00179">dma.h:179</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_a076a4f7c5ec85cb9bcfb14d5b23dd9ef"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a076a4f7c5ec85cb9bcfb14d5b23dd9ef">dma_info_ch_t::p_dma_dmars_reg</a></div><div class="ttdeci">volatile uint32_t * p_dma_dmars_reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00222">dma.h:222</a></div></div>
<div class="ttc" id="dma_8h_html_a00ec5e4c81b83013d7c92277c612be5d"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a00ec5e4c81b83013d7c92277c612be5d">DMA_SoftwareTrigger</a></div><div class="ttdeci">void DMA_SoftwareTrigger(const int_t channel)</div></div>
<div class="ttc" id="dma_8h_html_ad771402cc856b3ce37db0d31bc889526"><div class="ttname"><a href="../../d9/d95/dma_8h.html#ad771402cc856b3ce37db0d31bc889526">DMA_SetData</a></div><div class="ttdeci">void DMA_SetData(const int_t channel, const dma_trans_data_t *const p_dma_data, const uint32_t next_register_set)</div></div>
<div class="ttc" id="structdma__ch__cfg__t_html_a5d62159228aa9ce038cea3a5eb1ab3f9"><div class="ttname"><a href="../../d3/d7d/structdma__ch__cfg__t.html#a5d62159228aa9ce038cea3a5eb1ab3f9">dma_ch_cfg_t::dmars</a></div><div class="ttdeci">dma_res_select_t dmars</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00237">dma.h:237</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_a5b19d6a67ac3ec9101dda63bb23d0271"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a5b19d6a67ac3ec9101dda63bb23d0271">dma_info_ch_t::p_dma_common_reg</a></div><div class="ttdeci">volatile struct st_dmaccommon_n * p_dma_common_reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00221">dma.h:221</a></div></div>
<div class="ttc" id="structdma__ch__cfg__t_html_a80b717d5a6225666857944ef89a69391"><div class="ttname"><a href="../../d3/d7d/structdma__ch__cfg__t.html#a80b717d5a6225666857944ef89a69391">dma_ch_cfg_t::lvl</a></div><div class="ttdeci">uint32_t lvl</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00239">dma.h:239</a></div></div>
<div class="ttc" id="structaiocb_html"><div class="ttname"><a href="../../db/de9/structaiocb.html">aiocb</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d32/compiler__settings_8h_source.html#l00078">compiler_settings.h:78</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_aa41c5152ab1c1e058425dd2613308d50"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#aa41c5152ab1c1e058425dd2613308d50">dma_info_ch_t::dst_addr1</a></div><div class="ttdeci">void * dst_addr1</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00212">dma.h:212</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a0cf93019b111747ed9189653d6434066"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a0cf93019b111747ed9189653d6434066">dma_reg_ch_t::crda</a></div><div class="ttdeci">volatile uint32_t crda</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00186">dma.h:186</a></div></div>
<div class="ttc" id="structdma__reg__common__t_html_ab124457e05345910ac11738612ab9e3c"><div class="ttname"><a href="../../db/dd9/structdma__reg__common__t.html#ab124457e05345910ac11738612ab9e3c">dma_reg_common_t::dstat_sus</a></div><div class="ttdeci">volatile uint32_t dstat_sus</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00173">dma.h:173</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_a6a8a097ac5efe56b39ae416a4046fd8d"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a6a8a097ac5efe56b39ae416a4046fd8d">dma_info_ch_t::direction</a></div><div class="ttdeci">dma_req_dir_t direction</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00203">dma.h:203</a></div></div>
<div class="ttc" id="dma__if_8h_html"><div class="ttname"><a href="../../d1/d3a/dma__if_8h.html">dma_if.h</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html">dma_reg_ch_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00177">dma.h:177</a></div></div>
<div class="ttc" id="r__typedefs_8h_html_a2ba621978a511250f7250fb10e05ffbe"><div class="ttname"><a href="../../d9/de3/r__typedefs_8h.html#a2ba621978a511250f7250fb10e05ffbe">int32_t</a></div><div class="ttdeci">signed long int32_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/de3/r__typedefs_8h_source.html#l00086">r_typedefs.h:86</a></div></div>
<div class="ttc" id="structdma__trans__data__t_html"><div class="ttname"><a href="../../d1/d8e/structdma__trans__data__t.html">dma_trans_data_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/dma__if_8h_source.html#l00247">dma_if.h:247</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_ae24bd5017504a42c16c03be37a00b390"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#ae24bd5017504a42c16c03be37a00b390">dma_info_ch_t::dst_cnt</a></div><div class="ttdeci">dma_addr_cnt_t dst_cnt</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00207">dma.h:207</a></div></div>
<div class="ttc" id="dma_8h_html_a9b36e8203ccc478d78d514cbb47949d5ac044d521c0c62ffea9082a88f37c2095"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a9b36e8203ccc478d78d514cbb47949d5ac044d521c0c62ffea9082a88f37c2095">DMA_CH_UNINIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00155">dma.h:155</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_aada85a70508c3849a470ea5562388276"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#aada85a70508c3849a470ea5562388276">dma_info_ch_t::dst_width</a></div><div class="ttdeci">dma_unit_size_t dst_width</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00206">dma.h:206</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a64e07c39d844a392b84cd89b37db8b34"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a64e07c39d844a392b84cd89b37db8b34">dma_reg_ch_t::chitvl</a></div><div class="ttdeci">volatile uint32_t chitvl</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00191">dma.h:191</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_a93905974e6af0426bffb9f6fcf1615eb"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a93905974e6af0426bffb9f6fcf1615eb">dma_info_ch_t::end_irq_num</a></div><div class="ttdeci">IRQn_Type end_irq_num</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00214">dma.h:214</a></div></div>
<div class="ttc" id="structdma__reg__ch__t_html_a446266612febb6ae849fe7094ff05582"><div class="ttname"><a href="../../d5/d5d/structdma__reg__ch__t.html#a446266612febb6ae849fe7094ff05582">dma_reg_ch_t::crla</a></div><div class="ttdeci">volatile uint32_t crla</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00194">dma.h:194</a></div></div>
<div class="ttc" id="structdma__info__drv__t_html_a5a564e9354e9d1eb6106717802e34b30"><div class="ttname"><a href="../../df/d2d/structdma__info__drv__t.html#a5a564e9354e9d1eb6106717802e34b30">dma_info_drv_t::p_err_aio</a></div><div class="ttdeci">AIOCB * p_err_aio</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00229">dma.h:229</a></div></div>
<div class="ttc" id="structst__dmac__n_html"><div class="ttname"><a href="../../de/d74/structst__dmac__n.html">st_dmac_n</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d60/dmac__iodefine_8h_source.html#l00757">dmac_iodefine.h:757</a></div></div>
<div class="ttc" id="structdma__info__drv__t_html_a1b932e0ca770d2692ddf086c6b05a817"><div class="ttname"><a href="../../df/d2d/structdma__info__drv__t.html#a1b932e0ca770d2692ddf086c6b05a817">dma_info_drv_t::drv_stat</a></div><div class="ttdeci">dma_stat_drv_t drv_stat</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00228">dma.h:228</a></div></div>
<div class="ttc" id="structdma__info__ch__t_html_ac96a0208c5c7a03eb8f5a23fb96702c2"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#ac96a0208c5c7a03eb8f5a23fb96702c2">dma_info_ch_t::dst_addr0</a></div><div class="ttdeci">void * dst_addr0</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00209">dma.h:209</a></div></div>
<div class="ttc" id="structdma__info__drv__t_html_af20c74bea78cc90b380263cfbce591e1"><div class="ttname"><a href="../../df/d2d/structdma__info__drv__t.html#af20c74bea78cc90b380263cfbce591e1">dma_info_drv_t::err_irq_num</a></div><div class="ttdeci">IRQn_Type err_irq_num</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00230">dma.h:230</a></div></div>
<div class="ttc" id="dma_8h_html_adda7bc1411e2f56e7b6a10e44ad5e98d"><div class="ttname"><a href="../../d9/d95/dma_8h.html#adda7bc1411e2f56e7b6a10e44ad5e98d">DMA_Start</a></div><div class="ttdeci">void DMA_Start(const int_t channel, const bool_t restart_flag)</div></div>
<div class="ttc" id="structdma__info__ch__t_html_a6a1d4346566caba20eb464c6e00a93ab"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a6a1d4346566caba20eb464c6e00a93ab">dma_info_ch_t::ch</a></div><div class="ttdeci">int_t ch</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00200">dma.h:200</a></div></div>
<div class="ttc" id="structdma__reg__common__t_html_ad1ca70dfed550a201464f79b2d937997"><div class="ttname"><a href="../../db/dd9/structdma__reg__common__t.html#ad1ca70dfed550a201464f79b2d937997">dma_reg_common_t::dstat_en</a></div><div class="ttdeci">volatile uint32_t dstat_en</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00169">dma.h:169</a></div></div>
<div class="ttc" id="structdma__drv__init__t_html"><div class="ttname"><a href="../../d9/d2a/structdma__drv__init__t.html">dma_drv_init_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/dma__if_8h_source.html#l00228">dma_if.h:228</a></div></div>
<div class="ttc" id="dma_8h_html_a6b339f5ea5a06222b49a2425a1c81f35"><div class="ttname"><a href="../../d9/d95/dma_8h.html#a6b339f5ea5a06222b49a2425a1c81f35">DMA_SetNextData</a></div><div class="ttdeci">void DMA_SetNextData(const int_t channel, const dma_trans_data_t *const p_dma_data)</div></div>
<div class="ttc" id="dma_8h_html_aaf3aeec34294efc85dabdeb566e02491"><div class="ttname"><a href="../../d9/d95/dma_8h.html#aaf3aeec34294efc85dabdeb566e02491">DMA_GetFreeChannel</a></div><div class="ttdeci">int_t DMA_GetFreeChannel(void)</div></div>
<div class="ttc" id="structdma__info__ch__t_html_a925756f20896862d8c40b6d21e6c8121"><div class="ttname"><a href="../../d3/d86/structdma__info__ch__t.html#a925756f20896862d8c40b6d21e6c8121">dma_info_ch_t::count0</a></div><div class="ttdeci">uint32_t count0</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00210">dma.h:210</a></div></div>
<div class="ttc" id="compiler__port_8h_html_a812d16e5494522586b3784e55d479912"><div class="ttname"><a href="../../d1/dfa/compiler__port_8h.html#a812d16e5494522586b3784e55d479912">bool_t</a></div><div class="ttdeci">int bool_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfa/compiler__port_8h_source.html#l00044">compiler_port.h:44</a></div></div>
<div class="ttc" id="dma_8h_html_acb1c7e3ac381736b3e92eaf31e081423"><div class="ttname"><a href="../../d9/d95/dma_8h.html#acb1c7e3ac381736b3e92eaf31e081423">dma_stat_drv_t</a></div><div class="ttdeci">dma_stat_drv_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00146">dma.h:146</a></div></div>
<div class="ttc" id="structdma__reg__common__t_html_a8a5ad1d4359056f1b82c82c0d8c89802"><div class="ttname"><a href="../../db/dd9/structdma__reg__common__t.html#a8a5ad1d4359056f1b82c82c0d8c89802">dma_reg_common_t::dctrl</a></div><div class="ttdeci">volatile uint32_t dctrl</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00168">dma.h:168</a></div></div>
<div class="ttc" id="structdma__ch__cfg__t_html"><div class="ttname"><a href="../../d3/d7d/structdma__ch__cfg__t.html">dma_ch_cfg_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d95/dma_8h_source.html#l00235">dma.h:235</a></div></div>
<div class="ttc" id="group__R__SW__PKG__93__DMA__API_html_gaf958c243dfa42fd9c18a71e534359bf9"><div class="ttname"><a href="../../d9/dde/group__R__SW__PKG__93__DMA__API.html#gaf958c243dfa42fd9c18a71e534359bf9">dma_unit_size_t</a></div><div class="ttdeci">dma_unit_size_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/dma__if_8h_source.html#l00120">dma_if.h:120</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_eb43ea11873235cfcda9a52bf58b71d6.html">renesas</a></li><li class="navelem"><a class="el" href="../../dir_08ce54ab20ebf3a819d624811685620e.html">drivers</a></li><li class="navelem"><a class="el" href="../../dir_c973d010347a526b7b07f1247f39fd69.html">r_dma</a></li><li class="navelem"><a class="el" href="../../d9/d95/dma_8h.html">dma.h</a></li>
    <li class="footer">Generated on Fri Oct 26 2018 11:37:25 for RZ/A1LU Software Package by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
