Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 23 14:34:10 2023
| Host         : AbdullahsFreund running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.329        0.000                      0                62802        0.021        0.000                      0                62802        3.750        0.000                       0                 25321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.329        0.000                      0                55790        0.021        0.000                      0                55790        3.750        0.000                       0                 25321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.002        0.000                      0                 7012        1.323        0.000                      0                 7012  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/U_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/product_reg_reg[205]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 5.465ns (58.418%)  route 3.890ns (41.582%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.795     3.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/clk
    SLICE_X91Y13         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/U_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/U_reg_reg[0]/Q
                         net (fo=8, routed)           0.969     4.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/Q[0]
    SLICE_X90Y2          LUT2 (Prop_lut2_I0_O)        0.124     4.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/i___267/O
                         net (fo=1, routed)           0.000     4.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1764
    SLICE_X90Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.151 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.151    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[3]_i_2__0_n_0
    SLICE_X90Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.268 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.268    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[7]_i_2__0_n_0
    SLICE_X90Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[11]_i_2__0_n_0
    SLICE_X90Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.502 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.502    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[15]_i_2__0_n_0
    SLICE_X90Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[19]_i_2__0_n_0
    SLICE_X90Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.736 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.736    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[23]_i_2__0_n_0
    SLICE_X90Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.853 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.853    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[27]_i_2__0_n_0
    SLICE_X90Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[31]_i_2__0_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.087 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.087    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[35]_i_2__0_n_0
    SLICE_X90Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.204 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[39]_i_2__0_n_0
    SLICE_X90Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.321 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.321    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[43]_i_2__0_n_0
    SLICE_X90Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.438 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.438    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[47]_i_2__0_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.555 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.555    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[51]_i_2__0_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.672 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[55]_i_2__0_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[59]_i_2__0_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[63]_i_2__0_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[67]_i_2__0_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.140    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[71]_i_2__0_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[75]_i_2__0_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[79]_i_2__0_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.491 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.491    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[83]_i_2__0_n_0
    SLICE_X90Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.608 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[87]_i_2__0_n_0
    SLICE_X90Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.725 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.734    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[91]_i_2__0_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.851    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[95]_i_2__0_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[99]_i_2__0_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.085 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.085    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[103]_i_2__0_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.202 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.202    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[107]_i_2__0_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.319 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.319    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[111]_i_2__0_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.436 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.436    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[115]_i_2__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.553 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.553    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[119]_i_2__0_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.670 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.670    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[123]_i_2__0_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.787 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/product_reg_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/product_reg[128]_i_2__0_0[0]
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/product_reg_reg[255]_i_5__0/CO[0]
                         net (fo=128, routed)         2.070    11.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/product_reg_reg[255]_i_5__0_n_3
    SLICE_X90Y70         LUT5 (Prop_lut5_I1_O)        0.367    11.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/product_reg[205]_i_2__0/O
                         net (fo=1, routed)           0.842    12.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro_p[205]
    SLICE_X99Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/product_reg[205]_i_1/O
                         net (fo=1, routed)           0.000    12.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/next_product_reg[205]
    SLICE_X99Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/product_reg_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.604    12.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/clk
    SLICE_X99Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/product_reg_reg[205]/C
                         clock pessimism              0.115    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X99Y62         FDCE (Setup_fdce_C_D)        0.029    12.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/product_reg_reg[205]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/A_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/B_plus_N_reg_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 5.618ns (59.816%)  route 3.774ns (40.184%))
  Logic Levels:           35  (CARRY4=32 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/clk
    SLICE_X81Y13         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/A_reg_reg[0]/Q
                         net (fo=516, routed)         1.669     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/A_reg[0]
    SLICE_X79Y36         LUT3 (Prop_lut3_I1_O)        0.150     5.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/B_plus_N_reg[132]_i_19__2/O
                         net (fo=2, routed)           0.784     6.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/B_plus_N_reg[132]_i_19__2_n_0
    SLICE_X82Y34         LUT6 (Prop_lut6_I4_O)        0.332     6.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/B_plus_N_reg[132]_i_15__0/O
                         net (fo=1, routed)           0.000     6.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_9005
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[132]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[132]_i_3__0_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[136]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.048    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[136]_i_3__0_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[140]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.165    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[140]_i_3__0_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[144]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[144]_i_3__0_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[148]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.399    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[148]_i_3__0_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[152]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.516    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[152]_i_3__0_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[156]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.633    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[156]_i_3__0_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[160]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[160]_i_3__0_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[164]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.867    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[164]_i_3__0_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.984 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[168]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.984    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[168]_i_3__0_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.101 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[172]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.101    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[172]_i_3__0_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.218 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[176]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.218    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[176]_i_3__0_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.335 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[180]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.335    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[180]_i_3__0_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.452 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[184]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[184]_i_3__0_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.569 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[188]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.569    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[188]_i_3__0_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.686 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[192]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     8.687    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[192]_i_3__0_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.804 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[196]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.804    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[196]_i_3__0_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.921 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[200]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.921    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[200]_i_3__0_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[204]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.038    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[204]_i_3__0_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[208]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.155    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[208]_i_3__0_n_0
    SLICE_X82Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[212]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[212]_i_3__0_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[216]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[216]_i_3__0_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[220]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[220]_i_3__0_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[224]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[224]_i_3__0_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[228]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[228]_i_3__0_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[232]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[232]_i_3__0_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[236]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[236]_i_3__0_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[240]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[240]_i_3__0_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[244]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[244]_i_3__0_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[248]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[248]_i_3__0_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[252]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[252]_i_3__0_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.765 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[256]_i_3__0/O[1]
                         net (fo=2, routed)           1.321    12.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/U_reg_reg[255]_1[1]
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.334    12.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/B_plus_N_reg[254]_i_1__0/O
                         net (fo=1, routed)           0.000    12.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/add_out[254]
    SLICE_X84Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/B_plus_N_reg_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.543    12.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/clk
    SLICE_X84Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/B_plus_N_reg_reg[254]/C
                         clock pessimism              0.115    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X84Y61         FDRE (Setup_fdre_C_D)        0.075    12.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/r_monpro/B_plus_N_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[10][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 1.450ns (15.586%)  route 7.853ns (84.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=39, routed)          7.853    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wdata[23]
    SLICE_X16Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.570    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X16Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[10][23]/C
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X16Y18         FDRE (Setup_fdre_C_D)       -0.028    12.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[10][23]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 1.450ns (15.666%)  route 7.806ns (84.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=39, routed)          7.806    12.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wdata[21]
    SLICE_X24Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.566    12.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X24Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][21]/C
                         clock pessimism              0.115    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X24Y34         FDRE (Setup_fdre_C_D)       -0.067    12.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][21]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/N_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[158]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 5.567ns (59.664%)  route 3.764ns (40.336%))
  Logic Levels:           35  (CARRY4=32 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.670     2.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/clk
    SLICE_X34Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/N_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/N_reg_reg[11]/Q
                         net (fo=6, routed)           1.443     4.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/N_reg[11]
    SLICE_X36Y10         LUT4 (Prop_lut4_I0_O)        0.301     5.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg[127]_i_283__2/O
                         net (fo=1, routed)           0.000     5.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg[127]_i_283__2_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_267__2/CO[3]
                         net (fo=1, routed)           0.000     5.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_267__2_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_258__2/CO[3]
                         net (fo=1, routed)           0.000     5.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_258__2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_249__2/CO[3]
                         net (fo=1, routed)           0.000     5.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_249__2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_240__2/CO[3]
                         net (fo=1, routed)           0.000     6.070    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_240__2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_231__2/CO[3]
                         net (fo=1, routed)           0.000     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_231__2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_222__2/CO[3]
                         net (fo=1, routed)           0.000     6.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_222__2_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_213__2/CO[3]
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_213__2_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_204__2/CO[3]
                         net (fo=1, routed)           0.000     6.538    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_204__2_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_195__2/CO[3]
                         net (fo=1, routed)           0.000     6.655    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_195__2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_186__2/CO[3]
                         net (fo=1, routed)           0.000     6.772    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_186__2_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_177__2/CO[3]
                         net (fo=1, routed)           0.000     6.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_177__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_168__2/CO[3]
                         net (fo=1, routed)           0.000     7.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_168__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_159__2/CO[3]
                         net (fo=1, routed)           0.000     7.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_159__2_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_150__2/CO[3]
                         net (fo=1, routed)           0.000     7.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_150__2_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_141__2/CO[3]
                         net (fo=1, routed)           0.009     7.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_141__2_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_132__2/CO[3]
                         net (fo=1, routed)           0.000     7.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_132__2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_123__2/CO[3]
                         net (fo=1, routed)           0.000     7.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_123__2_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_114__2/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_114__2_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_105__2/CO[3]
                         net (fo=1, routed)           0.000     7.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_105__2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_96__2/CO[3]
                         net (fo=1, routed)           0.000     7.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_96__2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.068 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_87__2/CO[3]
                         net (fo=1, routed)           0.000     8.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_87__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_78__2/CO[3]
                         net (fo=1, routed)           0.000     8.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_78__2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_69__2/CO[3]
                         net (fo=1, routed)           0.000     8.302    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_69__2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_60__2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_51__2/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_51__2_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_42__2/CO[3]
                         net (fo=1, routed)           0.000     8.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_42__2_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     8.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_33__2_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_24__2/CO[3]
                         net (fo=1, routed)           0.000     8.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_24__2_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_15__2/CO[3]
                         net (fo=1, routed)           0.000     9.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_15__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     9.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_6__2_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     9.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_4__2_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg_reg[127]_i_3__2/CO[0]
                         net (fo=256, routed)         1.342    10.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/CO[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.367    11.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/product_reg[158]_i_2__2/O
                         net (fo=1, routed)           0.969    12.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro_p[158]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg[158]_i_1/O
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/next_product_reg[158]
    SLICE_X53Y29         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.471    12.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X53Y29         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[158]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.029    12.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[158]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[13][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 1.450ns (15.654%)  route 7.813ns (84.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=39, routed)          7.813    12.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wdata[23]
    SLICE_X13Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[13][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.573    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X13Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[13][23]/C
                         clock pessimism              0.115    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)       -0.043    12.670    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[13][23]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/A_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/B_plus_N_reg_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 5.537ns (59.132%)  route 3.827ns (40.867%))
  Logic Levels:           35  (CARRY4=32 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.721     3.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/clk
    SLICE_X89Y26         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y26         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/A_reg_reg[0]/Q
                         net (fo=516, routed)         1.592     5.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/A_reg[0]
    SLICE_X88Y37         LUT3 (Prop_lut3_I1_O)        0.152     5.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/B_plus_N_reg[132]_i_19__1/O
                         net (fo=2, routed)           0.775     5.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/B_plus_N_reg[132]_i_19__1_n_0
    SLICE_X85Y46         LUT6 (Prop_lut6_I4_O)        0.332     6.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/B_plus_N_reg[132]_i_11__0/O
                         net (fo=1, routed)           0.000     6.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_6317
    SLICE_X85Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.854 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[132]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[132]_i_2__0_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[136]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[136]_i_2__0_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[140]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.082    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[140]_i_2__0_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[144]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     7.197    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[144]_i_2__0_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[148]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.311    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[148]_i_2__0_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[152]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.425    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[152]_i_2__0_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[156]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.539    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[156]_i_2__0_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[160]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.653    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[160]_i_2__0_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[164]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.767    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[164]_i_2__0_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[168]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.881    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[168]_i_2__0_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[172]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.995    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[172]_i_2__0_n_0
    SLICE_X85Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[176]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.109    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[176]_i_2__0_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[180]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[180]_i_2__0_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[184]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.337    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[184]_i_2__0_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[188]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.451    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[188]_i_2__0_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[192]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[192]_i_2__0_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[196]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[196]_i_2__0_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[200]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.793    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[200]_i_2__0_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[204]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.907    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[204]_i_2__0_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[208]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[208]_i_2__0_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[212]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.135    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[212]_i_2__0_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[216]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.249    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[216]_i_2__0_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[220]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.363    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[220]_i_2__0_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[224]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[224]_i_2__0_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[228]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[228]_i_2__0_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[232]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.705    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[232]_i_2__0_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[236]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.819    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[236]_i_2__0_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[240]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.933    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[240]_i_2__0_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[244]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    10.056    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[244]_i_2__0_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[248]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.170    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[248]_i_2__0_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[252]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.284    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[252]_i_2__0_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.597 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[256]_i_2__0/O[3]
                         net (fo=2, routed)           1.450    12.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/U_reg_reg[255]_0[3]
    SLICE_X84Y62         LUT3 (Prop_lut3_I0_O)        0.332    12.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/B_plus_N_reg[256]_i_1__0/O
                         net (fo=1, routed)           0.000    12.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/add_out[256]
    SLICE_X84Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/B_plus_N_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/clk
    SLICE_X84Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/B_plus_N_reg_reg[256]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X84Y62         FDRE (Setup_fdre_C_D)        0.075    12.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/p_monpro/B_plus_N_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/A_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/B_plus_N_reg_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 5.225ns (55.926%)  route 4.118ns (44.074%))
  Logic Levels:           34  (CARRY4=31 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/clk
    SLICE_X68Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y2          FDRE (Prop_fdre_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/A_reg_reg[0]/Q
                         net (fo=516, routed)         0.955     4.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/A_reg[0]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124     4.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/U_reg[256]_i_4__4/O
                         net (fo=642, routed)         1.988     6.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/U_reg[256]_i_4__4_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/B_plus_N_reg[132]_i_14__1/O
                         net (fo=1, routed)           0.000     6.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_9644
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.225 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[132]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.225    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[132]_i_3__1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[136]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.339    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[136]_i_3__1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[140]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.453    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[140]_i_3__1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[144]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.567    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[144]_i_3__1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[148]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.681    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[148]_i_3__1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[152]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.795    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[152]_i_3__1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[156]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[156]_i_3__1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[160]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.023    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[160]_i_3__1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[164]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     8.138    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[164]_i_3__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.252 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[168]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.252    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[168]_i_3__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[172]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.366    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[172]_i_3__1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[176]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.480    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[176]_i_3__1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[180]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.594    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[180]_i_3__1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[184]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.708    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[184]_i_3__1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.822 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[188]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.822    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[188]_i_3__1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.936 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[192]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.936    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[192]_i_3__1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.050 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[196]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.050    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[196]_i_3__1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.164 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[200]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.164    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[200]_i_3__1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.278 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[204]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.278    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[204]_i_3__1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.392 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[208]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.392    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[208]_i_3__1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[212]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[212]_i_3__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.620 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[216]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.620    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[216]_i_3__1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.734 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[220]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.734    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[220]_i_3__1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.848 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[224]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.848    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[224]_i_3__1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[228]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.962    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[228]_i_3__1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[232]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[232]_i_3__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[236]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[236]_i_3__1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[240]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[240]_i_3__1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[244]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    10.418    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[244]_i_3__1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[248]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[248]_i_3__1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.866 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[252]_i_3__1/O[1]
                         net (fo=2, routed)           1.174    12.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/U_reg_reg[251]_3[1]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.331    12.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/B_plus_N_reg[250]_i_1__1/O
                         net (fo=1, routed)           0.000    12.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/add_out[250]
    SLICE_X65Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/B_plus_N_reg_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/clk
    SLICE_X65Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/B_plus_N_reg_reg[250]/C
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X65Y65         FDRE (Setup_fdre_C_D)        0.075    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[2].i_MonExp/r_monpro/B_plus_N_reg_reg[250]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 1.450ns (15.677%)  route 7.799ns (84.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=39, routed)          7.799    12.280    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_wdata[21]
    SLICE_X12Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.576    12.755    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X12Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[21]/C
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)       -0.045    12.671    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].msg_out_buffers_q_reg[0][185]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 0.419ns (4.725%)  route 8.448ns (95.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.739     3.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X85Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y4          FDCE (Prop_fdce_C_Q)         0.419     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/done_reg_reg/Q
                         net (fo=258, routed)         8.448    11.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MonExp_done_0
    SLICE_X88Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].msg_out_buffers_q_reg[0][185]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X88Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].msg_out_buffers_q_reg[0][185]/C
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X88Y79         FDCE (Setup_fdce_C_CE)      -0.380    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].msg_out_buffers_q_reg[0][185]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.903%)  route 0.212ns (60.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.561     0.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X48Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[18]/Q
                         net (fo=2, routed)           0.212     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buffers_d[3]_3[18]
    SLICE_X53Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][18]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X53Y2          FDCE (Hold_fdce_C_D)         0.072     1.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][18]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][35]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.683%)  route 0.224ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.561     0.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X48Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[35]/Q
                         net (fo=2, routed)           0.224     1.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buffers_d[3]_3[35]
    SLICE_X51Y5          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y5          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][35]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y5          FDCE (Hold_fdce_C_D)         0.075     1.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][35]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.596%)  route 0.198ns (58.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X48Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[15]/Q
                         net (fo=2, routed)           0.198     1.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buffers_d[3]_3[15]
    SLICE_X52Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X52Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][15]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y2          FDCE (Hold_fdce_C_D)         0.047     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.846%)  route 0.172ns (51.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[21]/Q
                         net (fo=1, routed)           0.172     1.262    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[9]
    SLICE_X29Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.845     1.211    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X29Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][21]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.047     1.228    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.858%)  route 0.238ns (56.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/clk
    SLICE_X51Y9          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg_reg[63]/Q
                         net (fo=1, routed)           0.238     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg__0[63]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg[62]_i_1__2/O
                         net (fo=1, routed)           0.000     1.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg[62]_i_1__2_n_0
    SLICE_X46Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/clk
    SLICE_X46Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg_reg[62]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.121     1.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/A_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.554     0.890    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y65         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.056     1.086    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X34Y65         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.819     1.185    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X34Y65         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.575     0.911    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y58         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.107    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X30Y58         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.843     1.209    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X30Y58         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.071    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][47]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.560     0.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X48Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141     1.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[47]/Q
                         net (fo=2, routed)           0.228     1.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buffers_d[3]_3[47]
    SLICE_X51Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][47]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.070     1.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][47]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/B_reg_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.990%)  route 0.210ns (53.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X53Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[178]/Q
                         net (fo=3, routed)           0.210     1.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg[178]
    SLICE_X48Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.285 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/B_reg[178]_i_1/O
                         net (fo=1, routed)           0.000     1.285    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/B_reg_reg[178]_0
    SLICE_X48Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/B_reg_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.823     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/clk
    SLICE_X48Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/B_reg_reg[178]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.092     1.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/B_reg_reg[178]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.744%)  route 0.205ns (59.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.561     0.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X48Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[19]/Q
                         net (fo=2, routed)           0.205     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buffers_d[3]_3[19]
    SLICE_X53Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][19]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X53Y3          FDCE (Hold_fdce_C_D)         0.046     1.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].msg_out_buffers_q_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y81    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y80    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y80    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y80    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y80    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.642ns (7.697%)  route 7.699ns (92.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.279    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[0]_0
    SLICE_X112Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X112Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[4]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y1         FDCE (Recov_fdce_C_CLR)     -0.361    12.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.642ns (7.697%)  route 7.699ns (92.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.279    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[0]_0
    SLICE_X112Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X112Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[7]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y1         FDCE (Recov_fdce_C_CLR)     -0.361    12.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.642ns (7.697%)  route 7.699ns (92.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.279    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[0]_0
    SLICE_X112Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X112Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[3]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y1         FDCE (Recov_fdce_C_CLR)     -0.319    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.642ns (7.697%)  route 7.699ns (92.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.279    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[0]_0
    SLICE_X112Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X112Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[5]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y1         FDCE (Recov_fdce_C_CLR)     -0.319    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.642ns (7.697%)  route 7.699ns (92.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.279    11.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[0]_0
    SLICE_X112Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X112Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[6]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X112Y1         FDCE (Recov_fdce_C_CLR)     -0.319    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[32]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 0.642ns (7.795%)  route 7.594ns (92.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.173    11.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/count_reg[0]
    SLICE_X107Y9         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.698    12.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X107Y9         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[32]/C
                         clock pessimism              0.115    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X107Y9         FDCE (Recov_fdce_C_CLR)     -0.405    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 0.642ns (7.795%)  route 7.594ns (92.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.173    11.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/count_reg[0]
    SLICE_X107Y9         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.698    12.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X107Y9         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[33]/C
                         clock pessimism              0.115    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X107Y9         FDCE (Recov_fdce_C_CLR)     -0.405    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 0.642ns (7.795%)  route 7.594ns (92.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.173    11.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/count_reg[0]
    SLICE_X107Y9         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.698    12.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X107Y9         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[35]/C
                         clock pessimism              0.115    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X107Y9         FDCE (Recov_fdce_C_CLR)     -0.405    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.642ns (7.810%)  route 7.578ns (92.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.157    11.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/count_reg[0]
    SLICE_X107Y10        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.698    12.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X107Y10        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[30]/C
                         clock pessimism              0.115    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X107Y10        FDCE (Recov_fdce_C_CLR)     -0.405    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[34]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.642ns (7.810%)  route 7.578ns (92.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.421     6.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.202 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        5.157    11.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/count_reg[0]
    SLICE_X107Y10        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.698    12.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X107Y10        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[34]/C
                         clock pessimism              0.115    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X107Y10        FDCE (Recov_fdce_C_CLR)     -0.405    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  1.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[225]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.552%)  route 1.227ns (85.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.191     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X38Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[225]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X38Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[225]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[225]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[232]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.552%)  route 1.227ns (85.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.191     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X38Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X38Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[232]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[232]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[235]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.552%)  route 1.227ns (85.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.191     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X38Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[235]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X38Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[235]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/product_reg_reg[235]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[192]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.209ns (14.204%)  route 1.262ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.226     2.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X46Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[192]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X46Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[192]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[192]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[193]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.209ns (14.204%)  route 1.262ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.226     2.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X46Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[193]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X46Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[193]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[193]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[210]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.209ns (14.204%)  route 1.262ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.226     2.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X46Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[210]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X46Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[210]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[210]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[249]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.209ns (14.204%)  route 1.262ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.226     2.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X46Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[249]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X46Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[249]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/result_reg_reg[249]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r2_reg_reg[235]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.209ns (13.989%)  route 1.285ns (86.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.249     2.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X41Y54         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r2_reg_reg[235]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X41Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r2_reg_reg[235]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X41Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r2_reg_reg[235]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/n_reg_reg[249]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.209ns (13.606%)  route 1.327ns (86.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.291     2.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X38Y61         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/n_reg_reg[249]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.822     1.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X38Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/n_reg_reg[249]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X38Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/n_reg_reg[249]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r2_reg_reg[220]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.209ns (13.606%)  route 1.327ns (86.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.037     2.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/reset_n
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.221 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=8087, routed)        0.291     2.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/reset_n_0
    SLICE_X38Y61         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r2_reg_reg[220]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.822     1.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X38Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r2_reg_reg[220]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X38Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r2_reg_reg[220]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.425    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.296ns  (logic 0.124ns (9.571%)  route 1.172ns (90.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.172     1.172    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     1.296 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.296    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.045ns (8.202%)  route 0.504ns (91.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.504     0.504    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     0.549 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.549    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.911     1.277    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.014ns  (logic 0.580ns (9.644%)  route 5.434ns (90.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.768     8.221    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          LUT1 (Prop_lut1_I0_O)        0.124     8.345 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.666     9.011    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y47          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.660     2.839    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y47          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.014ns  (logic 0.580ns (9.644%)  route 5.434ns (90.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.768     8.221    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          LUT1 (Prop_lut1_I0_O)        0.124     8.345 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.666     9.011    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y47          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.660     2.839    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y47          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.014ns  (logic 0.580ns (9.644%)  route 5.434ns (90.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.768     8.221    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          LUT1 (Prop_lut1_I0_O)        0.124     8.345 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.666     9.011    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y47          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.660     2.839    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y47          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.908ns  (logic 0.608ns (10.291%)  route 5.300ns (89.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.768     8.221    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          LUT1 (Prop_lut1_I0_O)        0.152     8.373 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.905    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y46          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.659     2.839    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y46          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.908ns  (logic 0.608ns (10.291%)  route 5.300ns (89.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.768     8.221    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          LUT1 (Prop_lut1_I0_O)        0.152     8.373 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.905    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y46          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.659     2.839    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y46          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.908ns  (logic 0.608ns (10.291%)  route 5.300ns (89.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.768     8.221    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y47          LUT1 (Prop_lut1_I0_O)        0.152     8.373 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.905    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y46          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.659     2.839    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y46          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 0.580ns (10.979%)  route 4.703ns (89.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.946     7.399    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.523 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.757     8.280    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y44         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.581     2.760    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y44         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 0.580ns (10.979%)  route 4.703ns (89.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.946     7.399    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.523 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.757     8.280    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y44         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.581     2.760    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y44         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 0.580ns (10.979%)  route 4.703ns (89.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.946     7.399    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.523 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.757     8.280    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y44         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.581     2.760    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y44         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 0.609ns (13.066%)  route 4.052ns (86.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.703     2.997    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.520     6.973    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.126 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.658    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y39         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       1.577     2.756    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y39         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.054%)  route 0.360ns (65.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.181     1.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.274 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.454    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y80         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.837     1.203    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y80         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.054%)  route 0.360ns (65.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.181     1.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.274 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.454    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y80         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.837     1.203    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y80         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.054%)  route 0.360ns (65.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.181     1.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.274 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.454    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y80         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.837     1.203    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y80         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.323%)  route 0.389ns (67.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.227     1.275    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.320 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.163     1.483    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y81         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.839     1.205    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y81         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.323%)  route 0.389ns (67.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.227     1.275    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.320 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.163     1.483    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y81         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.839     1.205    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y81         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.323%)  route 0.389ns (67.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.227     1.275    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.320 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.163     1.483    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y81         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.839     1.205    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y81         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.190ns (32.727%)  route 0.391ns (67.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.181     1.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y80         LUT1 (Prop_lut1_I0_O)        0.049     1.278 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.210     1.488    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y79         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.836     1.202    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y79         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.190ns (32.727%)  route 0.391ns (67.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.181     1.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y80         LUT1 (Prop_lut1_I0_O)        0.049     1.278 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.210     1.488    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y79         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.836     1.202    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y79         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.190ns (32.727%)  route 0.391ns (67.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.181     1.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y80         LUT1 (Prop_lut1_I0_O)        0.049     1.278 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.210     1.488    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y79         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.836     1.202    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y79         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.185ns (30.624%)  route 0.419ns (69.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X61Y81         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.238     1.287    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y81         LUT1 (Prop_lut1_I0_O)        0.044     1.331 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.512    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X60Y81         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25322, routed)       0.839     1.205    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y81         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





