wb_dma_ch_pri_enc/wire_pri27_out 1.263495 -1.667018 -0.554587 -0.113413 1.483874 0.465046 -1.596123 -2.275120 -1.645592 -0.399458 1.205031 2.567244 1.059776 -1.289935 -0.382204 -1.422458 -1.067783 0.531623 -0.821605 -0.726964
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.974022 1.800067 -2.480957 -0.118424 -1.036308 -0.642959 -1.301392 0.062314 -1.660579 -1.166804 0.547197 0.510009 -0.265409 -1.726544 -1.978993 -4.218263 -0.591722 3.163230 -0.178371 0.198707
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.171638 -1.228921 1.594637 -0.174501 0.016037 -0.878707 0.444974 -2.736000 0.062092 -0.148231 0.055103 2.268611 0.415905 -1.201396 0.184883 0.111903 -1.131364 -1.492536 -0.657884 0.651115
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.059240 -1.413092 0.043889 1.746921 -3.105093 -4.374127 -0.748832 -1.738737 1.014587 1.224695 -1.384146 -0.277708 2.907689 -1.519669 0.772295 -4.370401 -2.173748 0.841144 0.289911 -0.857615
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.162270 -1.111496 1.596947 -0.241431 -0.122298 -0.939680 0.431183 -2.615384 0.083889 -0.131693 0.019944 2.216462 0.377414 -1.160312 0.242350 0.122950 -1.103933 -1.548539 -0.606857 0.693963
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.454203 -0.801246 1.585496 -0.476521 1.799688 1.687385 -1.033592 -2.166503 -3.099314 -0.673144 0.953512 4.006765 1.094104 -1.553945 1.226355 -0.076559 -0.038975 0.271566 -1.176229 1.253117
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.543622 0.388258 0.087881 -0.326220 1.740756 2.449507 -1.437265 0.527815 -3.065705 -0.573247 0.806552 1.683623 0.663722 -0.386390 1.043616 -0.175976 1.070883 1.707135 -0.630844 0.629189
wb_dma_ch_rf/assign_1_ch_adr0 -1.966501 1.632630 1.824044 -1.253461 -0.317030 1.658620 -2.983802 2.329268 -1.460066 0.749340 -1.435012 1.003540 0.269804 3.376181 4.318783 1.552352 1.599942 -2.887581 4.699515 0.270077
wb_dma_ch_rf/reg_ch_busy -1.345571 -0.924039 5.430383 -1.384572 -3.506255 -2.793080 -0.641935 -1.975236 -2.336574 -0.780935 -4.029099 -0.119832 0.460979 2.749509 0.910530 1.684889 0.167089 -1.190102 -0.887733 -0.417401
wb_dma_wb_slv/always_5 -0.189881 1.312321 0.127563 4.130401 0.008014 1.755461 0.764076 0.387590 1.808782 5.686721 0.843168 -1.578802 -4.893926 0.621072 -2.423096 -1.091939 1.089079 -0.025305 0.928307 -4.917403
wb_dma_wb_slv/always_4 -3.737048 4.813768 -0.437630 -1.660582 -6.075737 0.455694 -2.026641 1.106955 -1.536022 3.347168 -0.605138 0.250406 -5.519571 0.019282 -2.921939 -3.561020 1.639869 -5.262531 4.109649 2.234468
wb_dma_wb_slv/always_3 0.588201 5.431759 3.045709 -3.351596 -4.752063 0.327590 -2.209219 1.277161 -0.024231 -2.814151 -0.354477 3.242984 -1.738367 1.484026 1.366181 1.317434 1.810121 -1.971931 -0.610150 1.147478
wb_dma_wb_slv/always_1 -2.427751 4.047895 3.401083 -2.969355 -3.457834 -2.766002 -0.956606 -3.065600 -0.340244 1.153395 -1.867628 2.480608 -3.796944 0.577482 0.324236 -2.499362 0.396172 -6.820960 3.183908 0.764938
wb_dma_ch_sel/always_44/case_1/cond 1.065553 3.904890 2.831929 1.333880 -0.276977 3.260009 -3.441598 1.736560 -3.252387 1.393758 -0.688604 2.792458 -0.557353 3.197265 3.348423 -0.364036 1.915760 -1.718915 5.152431 1.027397
wb_dma_rf/wire_ch0_csr -1.021711 2.372880 3.643738 -3.397061 -1.232258 -2.667179 0.823025 -0.851049 0.038285 0.244149 -3.100862 -0.413731 -1.675898 2.534852 0.587788 -0.200721 -2.264115 -4.979958 1.091264 -0.622144
wb_dma_de/wire_done 0.584767 -1.568939 -0.439893 -3.679562 -0.784435 -2.506729 -0.396541 -0.721127 -0.179261 -0.225965 -0.963043 -0.741108 0.042289 -2.963917 0.027406 -1.740134 -1.066435 0.763761 -3.605787 -1.108473
wb_dma_ch_pri_enc/wire_pri11_out 1.160736 -1.652576 -0.514608 -0.093980 1.451468 0.444233 -1.574689 -2.389848 -1.639529 -0.393900 1.208836 2.645343 1.059873 -1.280295 -0.422321 -1.412523 -1.084299 0.428911 -0.758275 -0.630600
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.141692 -2.435783 0.688300 -3.669886 -0.667730 -3.356743 1.262031 -0.307921 1.198444 -0.358434 -1.528330 -1.951905 0.084986 -3.238289 0.685522 -0.059892 -1.223063 1.103818 -4.945606 -0.740950
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.805769 -1.504179 -1.193458 0.230741 1.846657 0.594231 -0.352874 0.704409 -0.386414 -0.487794 0.716391 -0.897316 0.740364 -0.505522 -0.044605 0.083118 -0.113679 2.520853 -1.632470 -1.032307
wb_dma_de/always_13/stmt_1 2.357915 -0.519213 -0.209610 -0.686601 -1.581850 -3.051592 -2.183010 -1.112774 -0.249796 -0.584041 -1.182744 0.289030 3.169083 0.774294 1.087348 -2.914686 -1.261776 0.666635 -0.355040 -2.821984
wb_dma_de/always_4/if_1 -0.511838 -2.749603 0.675995 -2.575874 -0.115742 -2.041177 -1.460032 -1.623279 -0.344836 1.011941 -0.955583 -0.527493 0.763007 -1.803520 1.467553 -0.838001 0.127567 -0.733617 -3.282158 -3.007271
wb_dma_ch_arb/input_req 3.246475 1.450237 4.538138 -3.886781 0.746846 2.591013 0.796661 1.047628 -1.504704 0.733439 -0.111300 4.772863 -1.242320 1.198019 0.328787 1.528176 -3.832680 0.756309 -1.330244 1.422457
wb_dma_wb_mast/input_mast_din 0.960637 1.942879 -3.411597 -2.939521 0.399141 -0.098265 0.994932 0.561615 1.075989 -2.039418 1.110659 0.153089 -2.408294 -1.579935 -3.797427 -1.536379 -1.998084 0.868109 -0.136888 1.932689
wb_dma_ch_pri_enc/wire_pri20_out 1.159057 -1.589562 -0.463327 -0.118370 1.395613 0.431208 -1.512250 -2.278985 -1.554261 -0.369318 1.149758 2.550653 1.049348 -1.290937 -0.387992 -1.392934 -1.076228 0.414132 -0.750720 -0.688093
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.873233 -0.114896 0.418281 0.259701 0.856788 1.521024 -1.251693 2.688631 0.938303 3.337013 -0.095461 -1.348054 -1.294173 1.291641 1.582729 0.146123 -0.490328 0.569866 0.704067 -4.292165
wb_dma_ch_rf/always_26/if_1/if_1 2.537336 1.906167 1.649138 0.125255 -3.332771 -3.543076 0.292544 -2.233397 0.075606 0.193575 -0.967201 2.102437 2.864742 0.760298 0.798553 -2.853635 0.577319 -0.096199 -1.073669 -1.013317
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.176025 -0.832507 -0.456128 -2.978050 -1.112212 -0.863489 0.343167 -0.029577 -3.479474 -1.331111 -1.190804 0.486483 2.939600 -0.162206 0.437988 -0.382289 0.709221 -0.930221 0.100640 4.688919
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.581338 0.485712 -0.139948 0.930881 -1.441786 0.636167 -0.811777 1.317683 -0.733454 3.612383 -0.735187 -1.875609 -0.766150 0.917857 -0.100766 -1.248148 2.071536 0.735257 -0.401443 -3.606055
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.769108 -1.471092 -1.141033 0.242836 1.791755 0.542608 -0.345278 0.691564 -0.382998 -0.496806 0.713787 -0.916473 0.746174 -0.466079 -0.027022 0.116107 -0.080492 2.470778 -1.569682 -0.962774
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.174207 -1.338366 0.127825 0.081191 -1.568280 -1.865298 0.710902 -1.192992 -0.471547 1.128770 -0.528228 0.106091 1.218630 -0.127699 -0.911970 -1.523356 -1.052312 -0.970309 0.778530 1.984560
wb_dma_ch_sel/wire_ch_sel -0.181481 1.633726 4.735525 -2.081146 -2.125751 -1.263410 -2.111964 -0.787962 -0.359920 -1.246566 -3.146235 1.091099 0.505235 2.985677 3.364321 1.297950 -0.379266 -2.787910 1.109248 -1.638651
wb_dma_rf/inst_u19 1.905113 -1.780025 -0.043200 0.363092 2.292292 1.920233 -2.674842 0.229222 -0.644482 2.909930 1.088113 1.234610 -0.327516 0.040990 1.058679 -1.190461 -1.456360 0.915209 0.032575 -4.811750
wb_dma_rf/inst_u18 1.941739 -1.792022 -0.075748 0.301382 2.289882 1.874915 -2.645340 0.306195 -0.555953 3.024453 1.122646 1.112050 -0.482984 -0.031511 1.002010 -1.256468 -1.495351 0.984094 -0.134166 -5.007277
wb_dma_rf/inst_u17 1.946019 -1.638139 -0.021798 0.231566 2.169301 1.983707 -2.713899 0.374203 -0.651525 2.935230 1.055826 1.269075 -0.298287 0.103437 1.158801 -1.247194 -1.454628 0.868645 0.103515 -4.831930
wb_dma_rf/inst_u16 1.856006 -1.645710 0.058719 0.249073 2.138280 1.861443 -2.656645 0.368622 -0.527457 3.007296 1.007694 1.120684 -0.459422 0.112900 1.125479 -1.195010 -1.425802 0.855057 0.035271 -4.917155
wb_dma_rf/inst_u15 1.897516 -1.782404 -0.087162 0.389176 2.293261 1.965107 -2.710675 0.319573 -0.582834 3.049042 1.114459 1.174171 -0.427602 0.090163 1.042636 -1.233216 -1.439978 0.963441 0.031869 -4.956454
wb_dma_rf/inst_u14 1.912545 -1.803851 0.050868 0.076714 2.192260 1.770088 -2.590252 0.256071 -0.568435 2.821745 0.961502 1.172685 -0.324007 -0.083003 1.114155 -1.202752 -1.515870 0.905469 -0.186575 -4.748031
wb_dma_rf/inst_u13 1.901412 -1.811691 -0.083663 0.428708 2.318382 1.932272 -2.712705 0.142742 -0.633108 3.017881 1.148880 1.288047 -0.433466 -0.018557 1.001933 -1.308238 -1.531729 0.874649 0.037062 -4.919311
wb_dma_rf/inst_u12 1.975985 -1.787262 -0.117035 0.297473 2.321031 1.975430 -2.743646 0.296669 -0.583253 2.973794 1.096850 1.221303 -0.330660 -0.031525 1.107450 -1.242794 -1.541943 0.983837 -0.038319 -4.994294
wb_dma_rf/inst_u11 1.859699 -1.747611 -0.036168 0.433619 2.316531 2.038292 -2.620281 0.263019 -0.647349 2.925798 1.114692 1.259547 -0.371284 0.093209 1.089201 -1.087395 -1.478639 0.918824 0.093882 -4.758985
wb_dma_rf/inst_u10 2.041370 -1.723231 -0.104274 0.233280 2.256027 1.927113 -2.709791 0.356014 -0.652692 2.878607 1.101342 1.187441 -0.349394 0.013285 1.076777 -1.278960 -1.456403 1.008365 -0.061993 -4.856412
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -3.737782 -1.351085 -1.568466 -4.958407 1.054415 -1.555529 -1.220579 -0.086175 3.914286 2.509266 -0.127544 -2.806333 -2.675969 -1.657809 1.341797 0.215999 1.395326 -4.644604 -2.582078 -5.322895
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.409879 -0.516450 -3.570180 0.048157 -1.492333 4.006483 -2.041449 3.766886 -4.958276 1.264025 0.830253 0.635477 2.881875 3.094887 -2.090616 -1.003392 -0.349964 3.182423 2.996089 0.372628
wb_dma/input_wb1_ack_i 0.856290 0.113217 3.090724 -3.878445 -1.697003 -2.295811 1.855474 -1.652755 -2.971468 1.384831 -1.206094 4.746248 0.833396 -0.131522 1.175932 -0.801061 -1.562560 -0.650805 -0.837063 1.308889
wb_dma/wire_slv0_we 0.046360 5.378771 3.096904 -3.189303 -5.605822 -0.186408 -2.435042 1.193506 -0.146335 -3.046978 -1.279815 2.315086 -1.318724 1.667947 1.437653 1.369797 2.314372 -2.025209 -0.616262 0.963498
wb_dma_ch_rf/reg_ch_sz_inf -2.282814 -0.833072 0.626160 -0.357364 -1.872008 -2.605344 0.590249 -1.326788 -0.513838 -0.810852 -1.844521 -1.723123 1.080408 0.190180 0.022299 0.308394 1.694607 -1.201255 -0.681633 1.142583
wb_dma_ch_rf -1.285635 3.204558 3.260171 -4.576559 -5.543309 -1.200633 0.075778 0.726679 -2.412742 -0.752404 -2.976387 1.242150 0.831764 0.927163 1.474381 -0.040275 0.505464 -3.340617 0.151360 3.725377
wb_dma_ch_sel/wire_gnt_p1_d -1.137244 -1.259569 1.536548 -0.163047 0.039990 -0.914342 0.446445 -2.707979 0.037433 -0.120845 0.064688 2.255554 0.441045 -1.176464 0.201770 0.084931 -1.095729 -1.429998 -0.674593 0.603894
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.286193 0.627498 -1.200264 -2.587545 -2.424742 -3.121715 -1.182388 0.760655 -0.315548 0.398617 -1.535968 -2.558760 -0.694560 -2.258575 -0.042963 -3.577869 0.554463 1.958470 -2.770204 -2.293247
wb_dma_ch_sel/input_ch1_txsz 0.560608 1.037070 -0.590009 -1.434598 -1.051629 -0.557828 -0.164067 -2.145852 -1.105481 -1.291624 0.478657 3.350563 -0.220672 -1.999910 -1.873749 -2.438962 -2.159946 -0.418008 0.532556 2.352268
wb_dma/wire_ch3_txsz 2.482068 -0.576637 -2.237180 0.180492 1.660695 1.438657 -2.022932 0.397466 -1.665954 -0.256484 1.221553 0.272361 0.680185 -0.136284 -0.687113 -1.534368 -0.010592 2.140714 -0.242423 -1.468806
wb_dma_ch_sel/assign_7_pri2 1.780630 -1.459297 -1.207091 0.218759 1.822421 0.564514 -0.366851 0.719263 -0.362472 -0.450460 0.699294 -0.913419 0.729013 -0.457990 -0.042871 0.101311 -0.089697 2.496916 -1.636788 -1.032404
wb_dma_ch_pri_enc/inst_u30 1.173135 -1.627810 -0.524934 -0.095775 1.422242 0.511809 -1.574831 -2.290260 -1.579603 -0.322403 1.202407 2.579705 1.005343 -1.290018 -0.371975 -1.443486 -1.087792 0.460851 -0.748485 -0.754454
wb_dma/assign_3_dma_nd 2.251929 -1.866265 -0.453158 -1.955871 2.137213 0.530536 -0.883192 2.648062 1.493754 1.885781 0.304945 -2.417000 -0.726295 -1.184330 1.839075 0.351669 -0.600533 2.347936 -3.589730 -4.689561
wb_dma_ch_rf/assign_6_pointer 0.170633 -1.880893 -1.681267 -4.561932 0.413190 -0.149101 -1.160003 -0.323448 -5.829414 -2.505197 -0.599316 1.187210 4.555279 1.876691 -0.429015 -0.517152 0.477320 -0.542384 0.132933 4.143586
wb_dma_ch_rf/wire_ch_adr0_dewe 0.312193 0.239024 -0.310805 2.823445 0.668873 1.702245 -0.733688 0.689624 -0.822259 1.230810 0.365912 0.091874 -0.104777 2.076782 -0.435974 -0.081627 0.126704 0.610156 2.807201 -0.900057
wb_dma_ch_pri_enc/always_2/if_1/cond 1.169556 -1.688764 -0.479452 -0.086630 1.420047 0.438486 -1.591249 -2.444191 -1.661238 -0.364791 1.221689 2.722255 1.076165 -1.308181 -0.403855 -1.445096 -1.106618 0.363834 -0.708428 -0.705628
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.176803 -0.883426 -2.183763 -2.135883 1.704714 1.110710 -2.264720 -0.138315 -3.379718 -1.373559 0.960239 1.058385 2.063887 2.253107 -1.317339 -0.988753 -0.046373 0.700285 0.193192 -0.529326
wb_dma_ch_sel/input_ch0_txsz 2.217698 0.627695 -1.238899 -2.571692 -2.440029 -3.128581 -1.050566 0.650587 -0.365108 0.288007 -1.521685 -2.507973 -0.691020 -2.262404 -0.155726 -3.545912 0.551162 1.919920 -2.748216 -2.031202
wb_dma_ch_sel/always_2 2.266444 -1.771079 -0.374706 -2.165831 1.961151 0.478202 -0.930087 2.682204 1.416808 1.775477 0.230146 -2.261416 -0.566014 -1.163749 2.003742 0.351837 -0.620150 2.279320 -3.532540 -4.507927
wb_dma_rf/input_de_txsz_we 0.271236 -1.366333 -2.011365 -0.851679 0.171875 -2.599141 1.377021 0.472109 1.345143 0.314912 -0.767267 -4.850844 -2.430997 -2.314693 -2.405570 -1.041534 0.584552 2.437330 -3.721093 -1.944583
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.451830 0.319125 0.218145 -0.265153 1.790129 2.479364 -1.241459 0.488840 -3.039196 -0.610098 0.817360 1.703639 0.640105 -0.400898 1.058995 0.023633 1.032348 1.705488 -0.680054 0.784583
wb_dma_ch_sel/assign_145_req_p0 0.703304 0.440980 -0.167157 0.957102 -1.369537 0.670857 -0.899791 1.382471 -0.760294 3.646701 -0.709762 -1.864403 -0.794290 0.975811 -0.099083 -1.272310 1.984464 0.830814 -0.340551 -3.721568
wb_dma_de/always_3/if_1/if_1/cond -0.311364 1.670389 1.004625 0.913858 -1.774316 0.278241 1.717624 -0.346321 0.663436 1.526044 0.005327 0.532581 -1.232265 -0.545881 -0.958643 -0.178248 0.828344 -0.443057 -0.562476 0.308031
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.505861 0.347681 0.122945 -0.341857 1.700125 2.396201 -1.400039 0.507472 -3.027157 -0.523982 0.818181 1.650544 0.642638 -0.367044 0.986398 -0.139687 0.987552 1.698009 -0.615545 0.596166
wb_dma_rf/always_1/case_1 -3.088470 1.399641 6.306334 -3.691031 -4.481984 -7.151064 -0.695444 -1.849528 -2.336446 0.825986 -2.901840 2.386536 -1.269754 1.783291 3.649815 -1.612476 1.974393 -5.593955 1.541707 5.050147
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.650352 -0.284553 1.978330 0.489571 -2.290867 -2.372471 -0.888431 -2.263520 -1.857403 1.670672 -0.416070 0.752923 -0.208242 1.653724 -1.231118 -1.894920 1.212299 -2.091197 0.132074 0.910429
wb_dma_ch_sel/assign_99_valid/expr_1 -0.738450 3.079540 0.440469 -0.258170 -4.994284 1.255504 -2.219924 5.073875 1.277981 2.098515 -1.886244 -1.084577 0.802244 -0.024506 4.628024 -0.204450 1.396566 -0.030972 2.249142 -1.167718
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.877221 -0.151354 0.393216 0.456001 0.959009 1.570215 -1.253413 2.716895 1.025060 3.474331 -0.061321 -1.442139 -1.471759 1.339119 1.497047 0.138970 -0.460609 0.586683 0.753896 -4.451343
wb_dma_wb_slv/reg_slv_adr -2.349121 3.814201 3.427465 -2.961656 -3.402046 -3.112653 -1.041251 -3.187581 -0.300469 1.110293 -1.878631 2.385536 -3.525710 0.628038 0.573760 -2.573202 0.599984 -6.760998 2.994703 0.664230
wb_dma_ch_sel/assign_8_pri2 1.804539 -1.470317 -1.223173 0.251393 1.864145 0.568736 -0.326686 0.732557 -0.374896 -0.486310 0.739386 -0.941053 0.745113 -0.487359 -0.049518 0.119096 -0.096246 2.536673 -1.630656 -1.040528
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -2.213303 -0.798414 0.592768 -0.393408 -1.882295 -2.524660 0.624636 -1.279387 -0.552455 -0.780713 -1.801050 -1.636218 1.070716 0.208944 0.060211 0.334795 1.703775 -1.182645 -0.637621 1.169095
wb_dma_wb_mast/wire_wb_cyc_o -1.104878 -1.135877 1.504712 -0.184018 0.016234 -0.812955 0.363797 -2.594238 0.054994 -0.065983 0.069463 2.165222 0.373199 -1.150725 0.204534 0.095511 -1.095897 -1.420696 -0.626767 0.549783
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.108905 2.070456 0.663677 -1.232121 -2.017038 0.591881 0.100138 0.831637 -1.176953 -1.091488 -0.586375 0.675346 0.517798 0.252649 0.222805 0.420541 1.273799 -0.726812 -0.408258 2.434978
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.305436 -1.701995 -0.708151 -0.052075 1.592222 0.567022 -1.616253 -2.294746 -1.660275 -0.394170 1.295605 2.510781 1.052387 -1.305139 -0.481655 -1.513320 -1.052692 0.599677 -0.768490 -0.818284
wb_dma/wire_paused -1.151109 -1.082398 -0.004703 0.002030 -1.514792 -1.619279 0.711926 -0.977611 -0.412362 1.110466 -0.433687 0.171221 1.128721 -0.145830 -0.920461 -1.512465 -0.998797 -0.993760 0.911458 2.007283
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.333602 -0.924149 5.364107 -1.535789 -3.518263 -2.941101 -0.723414 -2.096627 -2.472565 -0.900962 -4.044633 -0.278192 0.477943 2.897445 0.860375 1.686915 0.467549 -1.250709 -1.049093 -0.495744
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.038770 -1.254852 1.541318 -0.141680 0.084785 -0.825068 0.363595 -2.709662 0.065962 -0.093355 0.143492 2.282523 0.406292 -1.229296 0.237459 0.060276 -1.136983 -1.425669 -0.695991 0.502488
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.133825 0.095335 0.729146 -3.125256 -4.522890 -0.299071 0.029578 1.797369 0.642090 0.430101 -2.699025 0.588138 1.642257 0.975016 0.668971 0.211773 -3.956310 -1.110636 3.099870 1.417100
wb_dma_ch_arb/always_2/block_1/case_1/if_3 2.556624 0.442415 0.143784 -0.392163 1.675086 2.513929 -1.420202 0.475718 -3.187267 -0.603866 0.836473 1.829229 0.671651 -0.354167 1.027332 -0.192334 1.047233 1.666143 -0.562007 0.764408
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.933321 2.860072 2.061769 0.121942 -0.223297 2.359377 1.244814 2.813854 3.349303 4.066160 -0.164536 -0.765113 -3.926380 0.058522 0.675643 0.667030 -1.347203 -0.609567 -0.072127 -3.553484
wb_dma_ch_arb/always_2/block_1/case_1/if_1 3.332337 3.091207 2.170800 -0.164418 1.705632 4.680141 0.029866 3.080337 0.458439 3.157944 0.726839 0.924353 -3.210220 -0.397362 1.618033 0.695277 -0.363314 1.070743 -0.844343 -2.631210
wb_dma_ch_arb/always_2/block_1/case_1/if_4 2.427028 0.325502 0.199686 -0.342012 1.649016 2.378823 -1.241794 0.516744 -3.013206 -0.480470 0.757491 1.603418 0.617761 -0.437175 1.035732 -0.082859 1.005704 1.692631 -0.697537 0.662250
wb_dma_ch_sel/always_39/case_1/stmt_4 1.823768 -1.477898 -1.207811 0.240504 1.881188 0.611382 -0.352782 0.696291 -0.399519 -0.481735 0.727329 -0.882411 0.753465 -0.452719 -0.062633 0.119146 -0.082972 2.521252 -1.597699 -1.016273
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.134616 -1.680448 -0.519890 -0.087535 1.467480 0.433068 -1.528844 -2.436492 -1.593357 -0.385238 1.225569 2.651979 1.004982 -1.332093 -0.432922 -1.406407 -1.080193 0.398873 -0.782134 -0.677398
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.024974 2.718379 2.014050 0.044971 -0.094622 2.346128 1.245386 2.780343 3.324682 3.999412 -0.107575 -0.797115 -3.858827 -0.044485 0.715463 0.660084 -1.393885 -0.483806 -0.241951 -3.582740
wb_dma_ch_pri_enc/wire_pri14_out 1.157459 -1.627393 -0.559526 -0.114637 1.475627 0.496101 -1.587653 -2.315254 -1.604631 -0.354928 1.211988 2.607114 1.024753 -1.302348 -0.409326 -1.469463 -1.080465 0.440387 -0.773919 -0.751727
wb_dma_ch_sel/always_39/case_1/stmt_1 2.339508 -1.851514 -0.446670 -2.194850 2.084090 0.453455 -0.946598 2.786340 1.514754 1.844571 0.238750 -2.451606 -0.665334 -1.217700 1.981586 0.367605 -0.651184 2.386302 -3.681527 -4.711679
wb_dma_rf/wire_ch6_csr -0.743046 3.048625 0.046704 -4.147485 -3.216398 0.364980 1.043377 1.960738 -1.360806 0.182943 -1.923626 0.565149 2.106986 -0.073971 1.755167 -0.381477 0.485606 -2.092127 0.930756 2.335527
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.237128 -0.565088 -0.493984 0.640464 1.298126 -0.018434 -0.151590 0.078997 2.216278 3.120063 0.592565 -2.267010 -3.828058 -0.944693 -1.055589 -0.672975 0.162726 -0.251642 -1.315474 -4.687625
wb_dma_wb_if/input_wb_we_i -3.563111 -0.545969 -2.567860 0.354416 1.161738 2.152386 0.764885 -1.700071 3.483404 4.124870 2.049175 -0.152120 -6.460634 -0.599673 -5.847429 -0.173647 -1.642216 -2.427433 0.820579 -4.838305
wb_dma_ch_sel/assign_141_req_p0 0.638408 0.423922 -0.152841 0.828450 -1.333967 0.660488 -0.884776 1.353319 -0.608485 3.642918 -0.700583 -1.975520 -0.838335 0.801392 -0.026093 -1.170222 2.070856 0.738498 -0.577835 -3.795707
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.290815 1.175143 1.148299 -0.570714 1.654478 2.175312 -0.436289 3.146308 2.843706 2.637507 -0.094421 -1.327315 -2.817306 0.563318 1.648386 0.878764 -2.217127 -0.111553 0.477998 -4.089732
wb_dma_ch_sel_checker 0.691760 0.954547 -1.075394 -0.070821 -0.187664 0.856098 -1.718146 -0.386336 -1.352301 0.153057 0.504402 1.265296 -0.007985 0.333973 -0.609994 -1.696815 0.073771 -0.405965 1.449233 -0.356770
wb_dma_ch_rf/reg_ch_dis 2.164662 0.791433 0.366268 0.264414 -3.027605 -2.797754 -0.489579 -1.569620 0.235303 0.637929 -1.028916 0.588995 1.994284 0.197963 -0.210320 -3.129099 -0.430690 0.519238 -1.112628 -2.395069
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.162288 -0.913069 -2.189461 -2.224463 1.807009 1.087940 -2.275317 -0.171207 -3.433268 -1.429163 0.939391 1.042548 2.151067 2.296330 -1.321083 -0.938832 -0.064118 0.711656 0.179834 -0.529132
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.978423 2.755507 2.046954 0.229968 -0.194046 2.312591 1.234401 2.737099 3.299851 4.030249 -0.122260 -0.712848 -3.832816 0.055874 0.646399 0.629631 -1.380012 -0.526358 -0.110076 -3.550637
wb_dma_ch_rf/wire_pointer_we 0.125599 2.278526 0.800069 -1.412405 -2.245774 0.543718 0.045926 0.876621 -1.128539 -1.026066 -0.673572 0.739147 0.408738 0.313920 0.276897 0.393808 1.197410 -0.831749 -0.368047 2.395624
wb_dma_ch_sel/always_46/case_1/stmt_1 -2.635522 -1.517799 -2.344116 -1.522321 -0.057735 1.011900 -0.427595 0.915975 0.930186 -0.338927 0.016846 -1.458800 -0.321037 0.464155 -1.319311 1.462514 -0.678994 -0.531552 0.568155 -0.967092
wb_dma_wb_slv/always_3/stmt_1 0.670308 5.132692 2.998301 -3.284099 -4.626235 0.282499 -2.191213 1.200077 -0.092980 -2.708866 -0.222420 3.390171 -1.616265 1.459435 1.306294 1.291767 1.671655 -1.794110 -0.751059 1.217290
wb_dma_ch_rf/always_2/if_1/if_1 2.081828 -0.811269 -2.158303 -2.151396 1.686624 1.077975 -2.280045 -0.162264 -3.381197 -1.362860 0.922578 1.034732 2.094289 2.321732 -1.290128 -0.958294 0.018112 0.638558 0.267082 -0.473901
wb_dma_pri_enc_sub/assign_1_pri_out 1.157970 -1.549155 -0.552611 -0.094610 1.377300 0.495645 -1.571407 -2.409494 -1.624145 -0.383349 1.204306 2.638452 1.031792 -1.260255 -0.436758 -1.461827 -1.034567 0.347409 -0.648219 -0.655466
wb_dma_ch_sel/input_ch0_adr0 0.349842 4.273455 -1.503545 3.168742 -0.002346 2.960873 -3.676167 1.575852 -1.043021 2.444734 0.427008 -0.361651 -1.630622 2.104089 1.169216 -2.670671 2.718734 -2.515840 5.852756 -2.509627
wb_dma_ch_sel/input_ch0_adr1 -0.337460 1.688903 0.967866 0.871400 -1.784060 0.300597 1.709366 -0.328128 0.706964 1.518778 -0.031470 0.494406 -1.271409 -0.521188 -0.929606 -0.144147 0.846246 -0.507279 -0.500433 0.372418
wb_dma_wb_slv/assign_4 -1.815665 1.264791 4.819402 -3.298309 -2.099840 -3.099014 4.066795 1.268963 -0.873161 0.624568 -3.253638 1.989188 -3.069508 1.000229 0.958783 1.948463 -3.728371 -0.795663 1.241891 3.151620
wb_dma_wb_mast/input_wb_data_i -0.156132 2.925937 0.427914 -5.127542 -2.458632 -1.760812 1.850435 1.061266 -1.452521 0.872310 -1.727742 1.924669 0.995250 3.058951 -0.947740 -0.415385 1.137547 -1.843142 1.402603 2.913121
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.550163 0.267865 0.112325 -0.323806 1.757424 2.397751 -1.348697 0.437142 -3.078411 -0.600656 0.812678 1.707281 0.723160 -0.406243 1.013565 -0.130726 1.001494 1.785483 -0.697093 0.674293
wb_dma_de/wire_adr1_cnt_next1 1.741633 1.203114 0.503726 0.765484 0.893705 0.101675 0.209483 1.030005 4.279645 -1.440414 0.201053 -0.315135 0.558878 -0.977099 2.124252 0.575576 -2.493376 0.422991 -0.603996 -1.426355
wb_dma_ch_sel/inst_u2 -1.141586 -1.211681 1.575748 -0.159213 -0.022783 -0.936872 0.434717 -2.695688 0.047811 -0.132013 0.029590 2.246596 0.396616 -1.163865 0.173320 0.106045 -1.054147 -1.446614 -0.644775 0.670112
wb_dma_ch_sel/inst_u1 5.640887 4.756114 2.067455 -2.003289 0.806483 4.318206 -0.600279 4.057952 1.316756 -0.123544 0.353765 2.694732 -0.240189 1.751426 1.990898 0.631903 -3.293223 1.517751 0.281527 -0.746291
wb_dma_ch_sel/inst_u0 1.142579 -1.644772 -0.539780 -0.072985 1.438390 0.473284 -1.584715 -2.368814 -1.616786 -0.395154 1.235074 2.616700 1.021800 -1.310585 -0.423569 -1.450339 -1.093813 0.396417 -0.736898 -0.738042
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.281852 -1.694521 -0.651328 -0.020076 1.593602 0.528265 -1.540422 -2.251417 -1.596473 -0.421341 1.287622 2.493927 1.071360 -1.296699 -0.458517 -1.379459 -1.066761 0.643323 -0.829305 -0.739610
wb_dma/wire_adr0 0.844992 3.659186 2.852401 1.012504 -0.188899 3.126526 -3.540042 1.732143 -3.013236 1.312155 -0.745963 2.717335 -0.508831 3.278996 3.457629 -0.171467 1.810321 -1.910494 5.015208 0.888913
wb_dma/wire_adr1 -0.306718 1.681830 0.975597 0.814310 -1.862532 0.228970 1.700075 -0.382593 0.606153 1.449009 -0.034349 0.621017 -1.151533 -0.556397 -0.979406 -0.249639 0.807491 -0.483188 -0.553606 0.457241
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.330419 2.229513 2.395099 -0.137211 0.163929 2.497133 0.425752 1.847863 -0.180616 2.495035 -0.776614 -0.701802 -2.177280 -0.095328 1.383949 0.850895 1.238076 0.138675 -1.254281 -1.763086
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.430201 0.337066 0.123565 -0.302309 1.731146 2.398879 -1.309731 0.478862 -3.004586 -0.602795 0.812289 1.662917 0.691887 -0.385627 1.003543 -0.058587 1.014408 1.722152 -0.631784 0.779920
wb_dma_ch_rf/assign_18_pointer_we 0.062330 1.992025 0.687794 -1.203195 -2.024282 0.544785 0.103197 0.710641 -1.209084 -1.124643 -0.567794 0.684581 0.493878 0.233712 0.180337 0.459023 1.291886 -0.756940 -0.483475 2.504500
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -2.544875 -1.493263 -2.274801 -1.546143 -0.032230 0.994806 -0.449903 0.907885 0.965762 -0.253020 0.027480 -1.479508 -0.366908 0.429966 -1.353073 1.433280 -0.664172 -0.514683 0.507995 -1.012291
wb_dma_ch_sel/wire_req_p0 4.253637 2.451854 3.455108 -3.740852 0.615487 3.118397 0.508496 3.223831 -1.776800 0.514612 -0.300976 3.053614 -1.497732 2.277648 0.135069 1.486613 -2.873602 2.206573 -0.819421 1.434160
wb_dma_ch_sel/wire_req_p1 -1.213903 -1.119826 1.617272 -0.240686 -0.094440 -0.934681 0.442331 -2.672605 0.082032 -0.133900 0.018875 2.259667 0.411874 -1.181839 0.226296 0.086848 -1.063794 -1.548062 -0.635605 0.684869
wb_dma/wire_ndnr 3.859568 0.421023 -2.479933 -3.354266 0.964427 0.693932 -1.284653 3.125560 0.291365 0.506256 0.630253 -1.250841 -1.310237 -2.033289 -0.195769 -2.062870 -1.655166 3.329617 -2.452460 -2.588411
wb_dma_de/reg_mast0_drdy_r 3.570299 1.092983 -3.498044 1.413478 1.176748 2.270386 -1.422985 1.885122 -2.344930 -0.625009 1.309121 0.285311 0.057531 0.688104 -2.494519 -2.448293 -1.108420 4.022177 2.200922 0.261409
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.162179 -1.625641 -0.533956 -0.099003 1.401413 0.463077 -1.561338 -2.373600 -1.625155 -0.470873 1.182736 2.665425 1.063437 -1.296959 -0.413340 -1.404001 -1.048268 0.427679 -0.723499 -0.570818
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.965786 1.670599 1.514545 -1.256584 -0.224843 1.804016 -3.041429 2.368565 -1.241094 0.762937 -1.332790 0.816839 0.151297 3.226438 4.185518 1.502678 1.577589 -2.951553 4.646656 -0.020778
wb_dma_ch_sel/assign_137_req_p0 0.661621 0.340323 -0.127583 0.933034 -1.276552 0.613820 -0.784501 1.313931 -0.558308 3.651570 -0.663754 -2.021429 -0.816558 0.751193 -0.045838 -1.138945 2.051544 0.884326 -0.665797 -3.838283
wb_dma_rf/wire_pointer2 0.618146 0.916564 -1.049163 -0.056097 -0.196724 0.856086 -1.681673 -0.355633 -1.275411 0.142913 0.513247 1.215382 -0.072535 0.338334 -0.623485 -1.665776 0.097633 -0.416229 1.411763 -0.357984
wb_dma_rf/wire_pointer3 2.090342 -0.799871 -2.132037 -2.341616 1.619296 1.055098 -2.261027 -0.142418 -3.439509 -1.416800 0.863230 1.109135 2.133425 2.421092 -1.307781 -0.917574 -0.034784 0.562370 0.258163 -0.433299
wb_dma_rf/wire_pointer0 0.483503 -1.701279 -1.949378 -2.290243 0.391403 0.222344 -0.798207 0.195397 -4.493976 -1.629594 -0.250332 0.565457 3.478708 -0.511860 0.085239 -1.125856 0.534804 0.968428 -0.168786 3.697088
wb_dma_rf/wire_pointer1 2.421727 -0.527444 -2.208544 0.159834 1.587834 1.387030 -2.027575 0.334847 -1.698205 -0.331458 1.222003 0.353249 0.657312 -0.134088 -0.684384 -1.566170 -0.000213 2.048948 -0.169582 -1.371137
wb_dma_rf/wire_sw_pointer0 1.221262 1.460282 1.525300 -0.634042 -0.833348 -1.294963 0.564363 -0.868091 -0.365414 -0.569504 -0.139884 1.903803 1.236142 0.561173 1.137754 -0.346407 0.902075 -0.384202 -0.462682 1.197875
wb_dma_de/always_21/stmt_1 3.586257 1.148643 -3.508018 1.302416 1.090073 2.276920 -1.376227 1.855920 -2.247109 -0.606111 1.304925 0.288535 0.016754 0.595869 -2.523541 -2.519481 -1.138989 3.949294 2.148527 0.261998
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 4.302862 1.429086 -1.685101 -2.353155 -0.769301 -0.840827 -1.702400 1.917183 0.253946 1.128439 0.082480 -0.948581 -1.738182 -2.449183 -0.030504 -3.860209 -1.068152 2.922197 -2.147430 -3.301033
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -1.800697 -0.475194 -0.924358 0.249251 -0.778095 -1.679918 -1.236202 -1.459154 0.300430 2.413523 -0.754529 -2.693916 -2.640807 -0.379534 -1.527235 -1.979069 1.999332 -1.781089 -0.536575 -3.766157
wb_dma_ch_arb/input_advance 2.239146 -1.755573 -0.379871 -2.157529 1.973961 0.477763 -0.925260 2.767550 1.517384 1.898622 0.231043 -2.419556 -0.725023 -1.168456 2.024614 0.385531 -0.611109 2.323120 -3.606286 -4.692969
wb_dma_de/always_7/stmt_1 1.037307 -1.307764 -0.932379 -3.481263 -0.625372 -2.516188 0.792979 2.184748 0.961224 -0.351838 -1.594683 -4.079093 -0.163039 -2.101754 0.459461 -0.183217 -0.067341 2.576021 -4.350493 -1.260702
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 2.005590 -1.810248 -0.206028 0.398529 2.354526 2.013652 -2.816953 0.247785 -0.638269 2.968862 1.153073 1.201660 -0.383299 0.021099 1.017108 -1.333010 -1.483222 1.011603 0.032436 -4.992632
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 2.435115 0.422013 0.193112 -0.386017 1.635875 2.404897 -1.388685 0.428249 -3.108297 -0.593825 0.797971 1.774522 0.675184 -0.400352 1.022712 -0.166659 1.058321 1.617467 -0.615899 0.791537
wb_dma_de/always_3/if_1/cond -0.316311 1.727334 1.012649 0.895447 -1.842757 0.277383 1.740866 -0.369937 0.673164 1.546234 -0.001154 0.569795 -1.234082 -0.525967 -0.949652 -0.211673 0.812145 -0.494774 -0.526518 0.361178
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.311821 1.149522 1.180765 -0.555528 1.675910 2.240751 -0.434460 3.277225 2.949516 2.754526 -0.082951 -1.434440 -2.826216 0.550362 1.742522 0.932841 -2.195008 -0.048260 0.389532 -4.229938
wb_dma_ch_sel/assign_101_valid -0.794643 2.969315 0.607237 -0.303930 -4.922514 1.231200 -2.115343 5.023168 1.406519 2.149746 -1.957799 -1.175812 0.790589 -0.077482 4.735521 -0.054743 1.440264 -0.087486 2.013826 -1.230505
wb_dma_ch_sel/assign_98_valid -0.812327 3.152215 0.538082 -0.314807 -4.954148 1.302992 -2.208819 5.060190 1.245331 1.959033 -1.934535 -1.001599 0.934921 0.096758 4.742578 -0.140640 1.438118 -0.239576 2.396496 -1.009589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.836227 -0.111827 0.411731 0.513833 0.867619 1.561164 -1.249742 2.696200 0.960500 3.454830 -0.041777 -1.364052 -1.445928 1.391573 1.481475 0.111742 -0.427814 0.534964 0.879584 -4.342005
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.959019 2.860790 2.088370 0.295114 -0.158250 2.397883 1.234923 2.791523 3.317175 4.000660 -0.132406 -0.739813 -3.861585 0.126493 0.666480 0.682621 -1.365672 -0.562348 0.053922 -3.523408
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.230348 -1.799459 -0.551935 -0.054666 1.579137 0.434569 -1.559961 -2.460723 -1.607823 -0.462211 1.282747 2.643474 1.062321 -1.363994 -0.427960 -1.419273 -1.117535 0.527705 -0.874039 -0.702192
wb_dma_rf/wire_ch7_csr -0.856009 3.151615 -0.080241 -4.500860 -3.499818 0.350766 0.918335 2.342193 -1.132557 0.212400 -1.989132 0.481368 2.096016 -0.040476 1.933457 -0.261611 0.394564 -2.150440 1.020980 2.274359
wb_dma_ch_sel/reg_csr -1.349663 1.305409 -0.889460 -5.902534 1.825491 -0.448049 0.735962 -0.421272 -1.729494 -0.349253 -1.290188 -0.977482 -0.045210 1.273789 -0.192643 -0.161619 0.169325 -4.698523 0.676534 0.490633
wb_dma_de/reg_next_state -1.573259 -0.998312 1.239495 -2.956258 -4.088609 -1.931877 -1.297856 0.856130 1.071043 0.678138 -1.816607 0.542365 0.546277 3.052254 -1.046980 -0.126587 -3.845800 -1.205045 1.591886 -0.315396
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -0.747800 -0.568419 -5.314204 -7.236054 4.273620 1.106499 -5.013144 2.481951 1.289639 0.870583 1.669784 -2.277482 -1.891754 2.200691 0.556392 -0.863511 0.454981 -3.975438 0.834183 -6.265759
wb_dma_de/always_11/stmt_1/expr_1 -0.278079 1.693629 0.992114 0.789547 -1.854178 0.218959 1.696475 -0.337099 0.601547 1.480238 -0.016659 0.592146 -1.203615 -0.538740 -0.946158 -0.193325 0.811947 -0.488255 -0.549860 0.448353
wb_dma_ch_rf/input_ptr_set 2.410900 -0.490722 -2.200244 0.131094 1.579878 1.407708 -2.046102 0.356976 -1.701209 -0.293828 1.199517 0.349771 0.657744 -0.116563 -0.645279 -1.576966 0.004100 2.040999 -0.184274 -1.364234
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.236021 1.634218 0.969994 0.901459 -1.719638 0.262051 1.669468 -0.315884 0.666666 1.541717 -0.031461 0.530918 -1.192263 -0.547950 -0.912139 -0.206193 0.783192 -0.458333 -0.509042 0.290909
wb_dma_ch_sel/assign_12_pri3 2.441933 -0.567627 -2.211325 0.175404 1.630085 1.428986 -2.050418 0.352519 -1.670712 -0.281219 1.251320 0.301424 0.663116 -0.148804 -0.672798 -1.546125 0.036577 2.068413 -0.215482 -1.412789
wb_dma_de/assign_65_done/expr_1/expr_1 -0.552779 -2.783910 0.741760 -2.713206 -0.120931 -2.065388 -1.377664 -1.550077 -0.331129 1.008300 -0.995278 -0.539076 0.715287 -1.789015 1.501513 -0.771431 0.107162 -0.767081 -3.360455 -2.938482
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.436218 -0.566915 -2.226475 0.157966 1.588773 1.379346 -2.029302 0.363744 -1.695896 -0.292961 1.222190 0.296391 0.705170 -0.157298 -0.676566 -1.567485 0.018037 2.135853 -0.243846 -1.394894
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.151824 -1.169991 1.600832 -0.209350 -0.059158 -0.903874 0.417628 -2.662065 0.073808 -0.116372 0.019578 2.254010 0.402911 -1.156745 0.202060 0.098003 -1.132881 -1.507467 -0.630428 0.648953
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.233873 1.210299 1.194760 -0.509884 1.700141 2.211638 -0.323627 3.192704 3.025499 2.768511 -0.111722 -1.459353 -3.017153 0.515876 1.645824 0.960587 -2.207180 -0.154445 0.414734 -4.186793
assert_wb_dma_ch_sel/input_valid 1.763927 -1.421497 -1.169536 0.216524 1.794085 0.595104 -0.329013 0.738300 -0.399484 -0.468123 0.679620 -0.902090 0.772290 -0.455942 -0.027985 0.120249 -0.088552 2.494957 -1.576298 -0.986076
wb_dma/input_wb0_stb_i -0.211451 1.542732 0.282526 4.065140 -0.107574 1.802189 0.871662 0.434520 1.812353 5.698506 0.822992 -1.432855 -4.910106 0.631118 -2.441155 -1.057636 1.068540 -0.116305 0.957117 -4.724057
wb_dma/wire_ch1_csr -0.983028 3.787171 -2.173997 -3.321912 -3.615475 -0.213250 1.374882 1.609554 -0.394435 0.203010 -1.426460 -0.868954 2.168453 -0.708380 0.793939 -1.753863 1.136242 -2.869750 1.327694 1.064969
wb_dma_rf/assign_5_pause_req -0.853215 -3.303617 4.245168 -2.252640 -1.852833 -2.108964 -1.461273 -2.957833 -4.217120 1.096463 -2.681120 1.552792 1.920089 3.849984 -0.461696 0.085904 -1.764772 -1.897620 0.172743 -0.797178
wb_dma_de/always_12/stmt_1 -0.551359 -2.868622 0.803398 -2.590091 -0.013368 -2.055681 -1.468036 -1.723565 -0.298599 1.066139 -0.943832 -0.470470 0.697849 -1.793311 1.514490 -0.773370 0.094955 -0.805968 -3.378616 -3.091939
wb_dma_wb_if/wire_wb_ack_o 1.024704 0.652921 1.487117 -2.302608 -1.687024 -2.261429 2.719894 -0.189141 -2.736014 0.426439 -1.444829 1.953920 0.534140 0.879369 -0.367564 -0.370051 -0.480916 1.089448 -0.298360 2.085987
wb_dma_ch_rf/always_5/if_1/block_1 0.047008 2.087874 0.699497 -1.334599 -2.094491 0.539985 0.117174 0.855411 -1.175141 -1.024642 -0.650286 0.647002 0.455232 0.224268 0.233409 0.424223 1.258447 -0.800844 -0.439119 2.428155
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.918508 -1.771108 -0.051029 0.329524 2.245982 1.933093 -2.650259 0.221999 -0.688223 2.866851 1.073344 1.296808 -0.291560 0.068119 1.045823 -1.192662 -1.495727 0.939098 0.017451 -4.730401
wb_dma_ch_arb/assign_1_gnt 4.620117 3.769655 3.188716 -2.161170 0.909250 3.743035 -0.233881 1.915645 1.301215 -0.007368 0.457956 4.513336 0.110637 0.754853 2.151502 0.698905 -4.152180 0.222288 -0.229560 -0.417303
wb_dma_rf/input_dma_err 1.979602 -1.820119 -0.130771 0.251473 2.255709 1.886182 -2.759063 0.262133 -0.602512 2.932204 1.100077 1.163515 -0.378650 -0.020769 1.095651 -1.276903 -1.493435 0.970247 -0.105883 -4.972548
wb_dma/wire_wb0_addr_o -0.330379 1.732617 1.039647 0.882803 -1.846506 0.228091 1.771755 -0.374357 0.681422 1.504618 -0.043604 0.579280 -1.204471 -0.536732 -0.936022 -0.187301 0.830691 -0.526616 -0.530544 0.499789
wb_dma_de/assign_73_dma_busy/expr_1 0.000661 -2.091098 4.463612 -0.820413 -1.755181 -2.268543 -0.766772 -1.642395 -2.790305 -1.380140 -3.248345 -0.913410 0.844918 2.476117 0.652481 1.998318 0.541874 0.777630 -2.238492 -1.014088
wb_dma/input_dma_nd_i 2.252232 -1.885364 -0.418021 -1.979197 2.158925 0.494727 -0.826438 2.645508 1.542168 1.844972 0.315291 -2.438418 -0.776500 -1.210246 1.866899 0.410359 -0.596819 2.348756 -3.620677 -4.659035
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.813302 -0.496152 0.219522 2.429626 -1.182331 -0.744916 -0.131431 -0.543312 -1.359090 0.425364 -1.334911 -1.539987 0.936459 2.257648 -0.438257 0.194658 1.749971 -0.519585 2.157228 0.256220
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.837211 -0.536223 0.227600 2.448589 -1.153604 -0.805384 -0.180674 -0.572733 -1.333354 0.431525 -1.394504 -1.568173 0.984039 2.217642 -0.403611 0.193763 1.735422 -0.452325 2.083006 0.184825
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.143951 -1.189401 1.554322 -0.164800 0.016491 -0.898467 0.418830 -2.669875 0.049417 -0.118017 0.071209 2.293639 0.438562 -1.196983 0.202450 0.088319 -1.136784 -1.497536 -0.620612 0.601204
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.896022 -1.698199 0.001283 0.223319 2.163706 1.859901 -2.642013 0.276381 -0.655474 2.909986 1.054249 1.254903 -0.325463 0.085330 1.107902 -1.205019 -1.527791 0.895369 0.008434 -4.763180
wb_dma_ch_sel/assign_3_pri0 2.320869 -1.879294 -0.458463 -2.076033 2.128308 0.501533 -0.909702 2.719476 1.508744 1.921552 0.328168 -2.408027 -0.760939 -1.222491 1.913819 0.335281 -0.654222 2.371568 -3.648977 -4.772096
wb_dma_de/always_23/block_1/stmt_8 -0.262503 1.691146 0.995995 0.847233 -1.817821 0.231513 1.678875 -0.378544 0.601100 1.500784 -0.045744 0.571907 -1.191341 -0.540286 -0.965650 -0.214382 0.802604 -0.483146 -0.578358 0.393510
wb_dma_ch_arb/always_2/block_1/stmt_1 4.520211 3.629361 3.263910 -2.216035 0.790056 3.585032 -0.438220 1.748301 1.268122 0.002086 0.383478 4.577513 0.158143 0.700431 2.224203 0.561194 -4.176266 0.131005 -0.220496 -0.539436
wb_dma_de/always_23/block_1/stmt_1 -1.770905 -0.930525 1.076815 -3.134843 -4.179958 -1.762403 -1.236678 1.060994 0.905832 0.740634 -1.876784 0.419043 0.592561 3.194725 -1.150468 -0.012955 -3.792156 -1.279124 1.791006 -0.296477
wb_dma_de/always_23/block_1/stmt_2 1.689896 -0.225193 -1.811421 -3.693551 -0.910491 -1.637326 -0.768986 1.971442 -0.185825 -0.133077 -1.123390 -2.768190 -0.266368 -1.792165 -0.046419 -1.763392 -0.093866 2.123962 -2.955797 -1.538191
wb_dma_de/always_23/block_1/stmt_4 2.364915 0.429743 -1.634309 -1.912260 -1.462163 -1.764275 -2.036967 0.885448 -2.640466 0.379942 -1.333794 -1.895727 0.559728 1.964289 -1.286492 -3.084392 0.607646 1.373168 0.225006 -2.260753
wb_dma_de/always_23/block_1/stmt_5 2.829574 -0.344040 -3.852762 -3.796357 3.285418 1.687129 -2.565063 1.856961 1.197593 1.303505 2.125795 -0.928192 -2.713987 -1.379523 -1.332447 -1.940367 -1.285518 1.359821 -2.085378 -5.115049
wb_dma_de/always_23/block_1/stmt_6 -0.232387 -0.568220 -0.476152 0.666381 1.290170 -0.015409 -0.181053 0.114130 2.189420 3.081816 0.564879 -2.255633 -3.749015 -0.917184 -1.001956 -0.648487 0.200846 -0.228187 -1.340091 -4.618587
wb_dma_rf/inst_u25 2.056280 -1.727599 -0.175381 0.280552 2.309791 1.975520 -2.772999 0.272593 -0.683387 3.006172 1.167933 1.254837 -0.374113 0.023321 1.022771 -1.373942 -1.540307 1.037949 -0.014827 -4.967813
wb_dma_wb_mast/input_mast_go -1.177369 -1.248165 1.665200 -0.221611 -0.000409 -0.913803 0.392846 -2.810149 0.062694 -0.095401 0.050383 2.366044 0.410903 -1.262250 0.282687 0.079629 -1.172292 -1.554136 -0.685553 0.576478
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -2.256296 -1.191931 0.598053 0.151535 -0.918008 -2.701111 0.716565 -1.334463 0.647149 0.886960 -1.487809 -2.913393 -1.043453 -0.181129 -0.455388 0.106547 1.864222 -1.272727 -1.460684 -1.367406
wb_dma_ch_sel/assign_125_de_start/expr_1 1.018892 -0.063043 0.873115 2.433331 -4.399575 -3.906182 0.674054 -1.990227 1.545052 2.421910 -1.305330 0.188822 1.896184 -1.975005 -0.073174 -4.367322 -1.414490 0.595636 -0.422688 -0.696288
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -0.688882 -1.343110 4.870437 -1.243776 -3.488847 -2.579860 -0.344244 -1.985900 -2.221733 0.839945 -2.939016 1.200030 0.648469 2.439727 0.006758 -0.038947 -1.849239 -1.356499 0.349096 0.690179
wb_dma_ch_sel/assign_151_req_p0 0.639220 0.479912 -0.135036 0.848333 -1.469208 0.588030 -0.828626 1.333846 -0.722381 3.558307 -0.779013 -1.860427 -0.694057 0.888682 -0.015159 -1.225486 1.987271 0.791211 -0.449495 -3.674805
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.800482 -0.300192 -1.142060 -0.933251 1.248228 1.320814 -1.424245 1.230923 -0.351066 1.610935 0.884583 0.977275 -1.083433 -1.124428 -0.414350 -2.058761 -2.669582 2.295066 -0.238216 -2.631907
wb_dma_wb_mast/reg_mast_dout -0.150678 2.721309 0.291253 -4.903550 -2.359711 -1.733719 1.870276 0.979473 -1.324484 0.852243 -1.671085 1.679293 0.917944 2.893910 -1.096375 -0.409947 1.066729 -1.644434 1.246299 2.711170
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 2.610990 0.287230 -0.001700 -0.190574 1.928887 2.556947 -1.419937 0.509284 -3.079921 -0.570746 0.906509 1.684947 0.654862 -0.378891 1.010683 -0.146242 1.039011 1.829674 -0.623503 0.599103
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.140639 -1.220353 1.658666 -0.216265 -0.006641 -0.921258 0.420456 -2.738418 0.041201 -0.172853 0.065607 2.278039 0.430735 -1.183784 0.221918 0.113273 -1.108141 -1.526099 -0.616506 0.696515
wb_dma_ch_sel/assign_100_valid -0.731987 2.968300 0.501779 -0.135662 -4.596383 1.486614 -2.251786 4.870584 1.206751 2.022113 -1.721596 -0.962329 0.811169 -0.000752 4.629307 -0.090067 1.494587 -0.149378 2.192116 -1.209391
wb_dma_ch_sel/assign_131_req_p0 1.270820 2.349424 2.568616 -0.118818 0.002905 2.524273 0.480997 1.964473 -0.106622 2.583080 -0.891412 -0.700351 -2.117489 -0.091271 1.630938 0.950427 1.340645 0.027241 -1.224482 -1.776668
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.699736 0.345943 -0.193210 0.986420 -1.311098 0.663032 -0.855631 1.325241 -0.716638 3.690661 -0.666656 -1.970251 -0.794870 0.855251 -0.149403 -1.241268 2.045045 0.878608 -0.484061 -3.809486
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.803211 -0.070345 0.377692 0.432678 0.859627 1.519642 -1.202212 2.642797 0.990928 3.462782 -0.040284 -1.397908 -1.563863 1.304723 1.423350 0.109222 -0.434131 0.483348 0.787018 -4.354311
wb_dma_ch_rf/input_dma_done_all 1.470154 -0.242437 -1.712464 -3.744023 -1.076149 -1.806041 -0.776633 1.817753 -0.200994 -0.104493 -1.251510 -2.809119 -0.308413 -1.734434 -0.022338 -1.733809 0.048752 1.827718 -2.909252 -1.544126
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.257318 0.762418 -4.498385 -7.032580 2.308948 0.772219 -1.500509 2.067046 -0.488849 -1.236091 1.585361 -0.180313 -1.795894 0.155996 -3.230067 -1.948505 -2.324990 1.182148 -1.704714 -1.691934
wb_dma_pri_enc_sub/wire_pri_out 1.136133 -1.674353 -0.534556 -0.062882 1.496592 0.457220 -1.471220 -2.309919 -1.526925 -0.397385 1.209105 2.507145 1.016142 -1.324641 -0.424839 -1.371456 -1.046100 0.484393 -0.831148 -0.663821
wb_dma_ch_rf/input_wb_rf_din -4.623710 5.598919 -2.070054 -1.710285 -6.159730 1.095065 -1.166938 2.141134 -0.621195 2.257098 -1.400778 -1.342165 -5.554146 -1.231974 -2.621951 -2.688611 2.274295 -4.401474 4.215483 1.734171
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.522594 -1.622630 -0.431852 -3.622441 -0.698148 -2.492862 -0.431563 -0.805108 -0.145798 -0.228463 -0.957531 -0.684127 0.034292 -2.938239 0.008661 -1.693133 -1.072028 0.685684 -3.605635 -1.120719
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.714668 0.456419 -0.154635 0.927234 -1.328787 0.697702 -0.914320 1.288820 -0.772694 3.575568 -0.658304 -1.791821 -0.803300 0.885516 -0.134122 -1.259700 2.014702 0.766235 -0.381229 -3.712262
wb_dma_ch_sel/assign_139_req_p0 0.692367 0.341457 -0.205566 1.028119 -1.180475 0.669573 -0.852616 1.273065 -0.590419 3.690012 -0.600403 -1.964867 -0.895892 0.794036 -0.145777 -1.260638 2.028203 0.844940 -0.558248 -3.953948
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.155015 -1.088811 1.592049 -0.241692 -0.101816 -0.863710 0.434738 -2.562358 0.082941 -0.136029 0.030910 2.202837 0.373124 -1.137346 0.230321 0.086258 -1.084603 -1.483525 -0.593743 0.630312
wb_dma_ch_sel/always_38/case_1 1.143263 -0.039894 0.852100 2.590097 -4.319735 -3.844450 0.712336 -2.059489 1.485345 2.537322 -1.147606 0.310195 1.807142 -2.019552 -0.173232 -4.499991 -1.433577 0.744440 -0.410888 -0.684126
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -1.282184 -0.011840 2.008267 -2.497613 -4.497614 0.527274 -0.031766 2.562099 0.562121 1.339651 -2.598853 1.531044 2.364343 0.563269 2.519000 0.339653 -4.845425 -0.749443 3.321443 1.248437
wb_dma/constraint_wb0_cyc_o -1.132218 -1.167747 1.577637 -0.253430 -0.026302 -0.885989 0.439214 -2.679043 0.055510 -0.152428 0.045440 2.265347 0.377301 -1.199175 0.227587 0.094592 -1.124959 -1.538854 -0.629808 0.634399
wb_dma/input_wb0_addr_i -1.552466 3.884321 3.044749 -3.866280 -3.368197 -3.671715 1.250112 -2.331504 -1.197931 1.058029 -2.331889 2.824862 -2.755408 1.175853 0.406598 -1.806430 0.306204 -4.951247 2.785898 1.282019
wb_dma_de/input_mast1_drdy 0.202691 -0.565105 1.775881 -2.639039 -0.278279 -0.329982 -1.468557 -1.351646 -0.417769 0.883668 -0.077129 2.972915 0.611463 -1.063801 2.006253 -0.853235 -1.483441 -1.886373 -0.801530 -1.201597
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -2.166020 -0.784558 0.549565 -0.308170 -1.882260 -2.494145 0.552146 -1.277508 -0.571340 -0.754636 -1.780691 -1.695857 1.086536 0.209644 0.002393 0.270238 1.686452 -1.137216 -0.613423 1.090413
wb_dma_wb_if/input_wb_ack_i -0.321641 1.886468 0.757143 -6.123624 -5.278387 -2.761419 3.635027 1.354092 -3.451255 2.791174 -1.926392 3.840960 1.101812 1.723878 -1.400726 -1.062381 -0.012890 -0.093615 0.585271 3.213645
wb_dma_ch_sel/wire_pri_out 1.234196 -1.699681 -0.652878 -0.006276 1.565667 0.506727 -1.592551 -2.359230 -1.628395 -0.375762 1.260467 2.605608 1.054479 -1.312429 -0.454425 -1.481112 -1.074238 0.543753 -0.772616 -0.761214
wb_dma_ch_rf/assign_3_ch_am0 -2.634990 -1.478810 -2.323107 -1.384916 0.049372 1.137388 -0.426727 0.953668 0.976193 -0.313242 0.041667 -1.464042 -0.364255 0.450112 -1.295459 1.501166 -0.647739 -0.517689 0.666169 -0.967868
wb_dma_rf/input_ch_sel 0.921534 -0.588608 1.961276 -1.252995 -1.464087 -1.237982 -1.378199 -1.230131 -5.405321 -2.512734 -2.698749 0.198575 1.112300 5.220057 -2.489630 0.427210 -0.403022 1.044762 1.376146 0.964292
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -2.503096 -1.014154 2.718597 -1.469843 -0.451064 -0.081413 -2.467646 1.558025 -2.524673 0.260099 -1.889298 1.056099 1.130780 3.647848 3.991281 2.390609 1.485338 -1.440862 3.395606 1.345794
wb_dma_de/always_23/block_1/case_1 -1.974046 -0.886282 1.150328 -3.048230 -4.251275 -1.950269 -1.193258 0.903973 0.957843 0.691988 -1.891559 0.452962 0.437249 3.134923 -1.169270 -0.093308 -3.733042 -1.524307 1.907667 -0.081804
wb_dma/wire_pause_req -1.018884 -3.382859 4.327868 -2.141124 -1.855567 -2.217375 -1.552523 -2.933975 -4.212794 1.315428 -2.821164 1.299125 1.784626 4.122600 -0.348046 0.076664 -1.580280 -2.042235 0.294650 -1.052296
wb_dma_wb_if/input_mast_go -1.129673 -1.137060 1.567048 -0.227056 -0.061358 -0.871778 0.427376 -2.580748 0.081948 -0.068132 0.015266 2.210091 0.397632 -1.140092 0.248217 0.073981 -1.083831 -1.489646 -0.607302 0.577229
wb_dma_ch_rf/input_de_csr 3.058774 0.407063 -3.093083 -3.467607 0.824590 0.463587 -1.026034 0.816672 -3.056128 -2.656204 0.708385 0.786871 1.449230 1.048883 -2.528070 -1.636551 -1.234634 2.096920 -0.201156 1.566099
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.265138 -1.626493 -0.625204 -0.129867 1.493710 0.539351 -1.624866 -2.277261 -1.649231 -0.390434 1.236182 2.609027 1.038975 -1.326195 -0.454593 -1.502079 -1.071784 0.502914 -0.764917 -0.738462
wb_dma_de/input_mast0_din 2.940569 1.346194 -5.438125 -2.587257 2.454230 2.211717 -1.705528 0.987451 -2.735655 -2.169401 2.111650 1.098209 -0.562451 2.571894 -5.312757 -2.336457 -1.834451 1.775415 2.628177 0.719601
wb_dma_pri_enc_sub/always_3 1.223556 -1.562363 -0.594560 -0.136986 1.394469 0.548783 -1.613121 -2.249897 -1.577488 -0.324539 1.196122 2.585328 1.039345 -1.274717 -0.386163 -1.477480 -1.078199 0.450130 -0.729344 -0.803835
wb_dma_pri_enc_sub/always_1 1.161069 -1.638674 -0.548190 -0.072980 1.450722 0.510325 -1.524361 -2.368055 -1.596202 -0.431741 1.206644 2.592877 1.070450 -1.320302 -0.409806 -1.413336 -1.097991 0.432840 -0.765083 -0.679593
wb_dma_ch_sel/reg_adr0 0.919945 3.799597 2.921822 1.090492 -0.273679 3.098435 -3.368673 1.769643 -3.169498 1.314248 -0.728620 2.803840 -0.543852 3.199410 3.456811 -0.222424 1.919598 -1.824366 4.975429 1.075480
wb_dma_ch_sel/reg_adr1 -0.246038 1.683256 0.989855 0.815009 -1.852480 0.247195 1.697775 -0.310612 0.633068 1.522423 -0.057201 0.559271 -1.215269 -0.549339 -0.923315 -0.219943 0.790539 -0.440512 -0.541718 0.395105
wb_dma_ch_sel/assign_1_pri0 2.341137 -1.844908 -0.457117 -2.143794 2.104136 0.516827 -0.944340 2.722545 1.407243 1.822158 0.303184 -2.346400 -0.635863 -1.203661 1.908027 0.347344 -0.658992 2.404928 -3.641835 -4.588624
wb_dma_ch_pri_enc/wire_pri26_out 1.135062 -1.592523 -0.541223 -0.139121 1.424943 0.481506 -1.581508 -2.327347 -1.636795 -0.383540 1.173917 2.602192 1.050605 -1.251316 -0.407826 -1.462779 -1.058654 0.392626 -0.676739 -0.714989
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.835610 -0.107258 0.412991 0.341480 0.835807 1.463607 -1.243285 2.628691 0.979823 3.423410 -0.109278 -1.402702 -1.433664 1.257089 1.491543 0.097530 -0.417925 0.552535 0.669175 -4.372261
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.521764 -2.769668 0.729184 -2.619604 -0.138167 -2.047155 -1.464420 -1.635621 -0.326842 1.064426 -0.967686 -0.550017 0.673144 -1.793658 1.468327 -0.861219 0.095774 -0.841984 -3.328958 -3.056322
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -2.678675 4.058268 -4.241301 -0.649170 0.783231 2.930609 -3.073511 0.745596 2.972050 4.476305 1.177425 -2.839920 -8.283054 1.161903 -4.588130 -2.830516 1.159271 -5.131304 3.772829 -6.477719
wb_dma/wire_ptr_set 2.380490 -0.452060 -2.188246 0.079363 1.471721 1.357070 -2.021753 0.313216 -1.731064 -0.281609 1.180736 0.371785 0.659974 -0.140271 -0.677064 -1.600321 0.043819 1.970488 -0.120075 -1.323258
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.114399 -1.639069 -0.419923 -0.117523 1.431982 0.408788 -1.515381 -2.350909 -1.534551 -0.387009 1.175400 2.644140 1.033584 -1.279305 -0.337002 -1.391831 -1.123553 0.363247 -0.777562 -0.687503
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.559389 -1.426016 -0.389879 -3.708067 -0.872653 -2.457866 -0.334295 -0.750399 -0.230183 -0.354549 -0.990570 -0.611788 0.104232 -2.882140 -0.020274 -1.721485 -1.060391 0.669509 -3.510449 -0.870813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.802141 -0.121428 0.422154 0.367809 0.837056 1.481720 -1.214971 2.615802 0.915338 3.379586 -0.116356 -1.328683 -1.411671 1.291227 1.477532 0.148870 -0.399437 0.494025 0.740231 -4.284808
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.508641 -0.426098 0.759000 -2.327784 0.358491 -0.103767 -0.528848 1.996266 1.919028 2.294656 -0.419780 -1.509531 -1.397254 -0.766253 1.990200 0.298785 -0.529448 -0.122633 -2.079339 -3.621487
wb_dma_de/reg_ptr_set 3.233970 1.166319 -2.335646 3.870820 -2.128238 -2.251953 -1.832817 -0.076513 -0.336285 -1.743169 -0.729867 -1.331447 2.889138 0.178472 -0.211199 -3.869605 0.399786 3.579943 1.533837 -0.868619
wb_dma/wire_dma_nd 2.335257 -1.915625 -0.430903 -2.097159 2.153342 0.479070 -0.923922 2.722025 1.506597 1.859802 0.307804 -2.374983 -0.641190 -1.254442 1.983123 0.403148 -0.673089 2.368326 -3.685612 -4.693595
wb_dma_rf/assign_3_csr -1.119155 -1.252882 0.116797 0.090232 -1.465982 -1.735042 0.780253 -1.186195 -0.421999 1.074823 -0.438299 0.194221 1.220599 -0.153463 -0.908776 -1.497821 -1.075874 -0.946451 0.836335 2.067611
wb_dma_rf/assign_4_dma_abort 1.958521 -1.867054 -0.122753 0.424681 2.460952 1.992598 -2.687127 0.235684 -0.545269 3.003193 1.207743 1.158001 -0.473467 -0.033635 1.003954 -1.195483 -1.466036 0.993525 -0.072789 -5.038191
wb_dma_ch_sel/assign_123_valid 0.943554 -1.365805 -1.098114 0.233573 0.545636 0.437167 -2.575224 1.775494 -1.203063 2.386052 -0.686708 -2.671881 0.246812 1.463719 0.878169 -1.001801 1.268970 1.312161 0.026587 -4.521976
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.969697 0.829411 1.345702 -3.077587 1.188198 0.601544 0.275749 2.463303 3.762721 1.632503 -0.349132 -1.544402 -2.854004 -1.515544 1.983738 0.965746 -2.258880 -0.643238 -2.382161 -3.475154
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -2.138931 -0.783701 0.549187 -0.326765 -1.795740 -2.424318 0.568504 -1.199848 -0.532320 -0.742828 -1.755226 -1.631125 1.031227 0.176470 0.051778 0.310798 1.643672 -1.123087 -0.646822 1.024473
wb_dma_rf/wire_ch4_csr -0.569947 3.228109 -0.102378 -4.047087 -3.307731 0.517318 1.051837 2.098908 -1.237387 0.170320 -1.844411 0.611198 2.145722 -0.334793 1.835512 -0.449483 0.444752 -1.906921 0.908588 2.287259
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.837300 -0.517221 0.228606 2.470627 -1.162481 -0.783523 -0.162967 -0.568897 -1.416018 0.408432 -1.367147 -1.530034 1.017799 2.271847 -0.455898 0.186069 1.743627 -0.479459 2.161700 0.319487
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.842411 1.570816 1.621111 -1.367230 -0.243057 1.699964 -2.968783 2.435266 -1.258239 0.724546 -1.383195 0.818279 0.148577 3.245002 4.192456 1.484571 1.411165 -2.758203 4.541026 0.052428
wb_dma_ch_pri_enc/wire_pri0_out 1.118828 -1.701273 -0.461540 -0.085034 1.480887 0.443291 -1.558141 -2.471370 -1.605846 -0.428759 1.213688 2.682855 1.041650 -1.346663 -0.391273 -1.425335 -1.126685 0.392521 -0.841260 -0.683986
wb_dma_ch_rf/assign_10_ch_enable -1.250299 0.066942 1.956749 -2.562712 -4.645428 0.496242 -0.023083 2.598677 0.691800 1.072749 -2.594304 1.476260 2.609532 0.406443 2.679760 0.371286 -4.751171 -0.619687 3.083694 1.276955
wb_dma_wb_slv/reg_slv_we 0.795092 5.354319 3.104187 -3.232621 -4.767030 0.329561 -2.394696 1.128029 -0.050809 -2.983175 -0.377283 3.376095 -1.485224 1.477089 1.466783 1.268813 1.740462 -1.887590 -0.709005 1.037029
wb_dma_wb_if/wire_mast_dout -0.109660 2.911058 0.172877 -5.258506 -2.403286 -1.693954 1.743831 1.056746 -1.584609 0.680976 -1.701558 1.786662 1.007534 3.178673 -1.153901 -0.491301 1.051691 -1.786041 1.457355 2.903666
wb_dma_ch_rf/wire_ch_enable -1.228312 -0.114015 2.017673 -2.241027 -4.633162 0.425448 -0.080002 2.565012 0.255774 1.352173 -2.629081 1.412247 2.511100 0.612195 2.545783 0.250500 -4.591845 -0.510882 3.292801 1.346388
wb_dma_rf/wire_csr_we -0.286533 -2.153523 2.233237 -1.254801 0.185137 -1.367449 -3.386197 -2.779324 -4.226735 1.307245 -0.580812 0.834518 0.664377 4.254136 -0.284411 -0.356793 2.553597 -2.419720 -1.051989 -3.358891
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.199108 -1.167473 1.639182 -0.251300 -0.073635 -0.908486 0.439102 -2.682833 0.065217 -0.129720 -0.001325 2.283283 0.395982 -1.162229 0.224323 0.101783 -1.116198 -1.575371 -0.597428 0.641350
wb_dma_ch_sel_checker/input_dma_busy 0.679637 0.876065 -1.091369 -0.013817 -0.135495 0.886912 -1.705948 -0.337863 -1.272483 0.171593 0.540031 1.172927 -0.059559 0.302165 -0.626627 -1.641432 0.126253 -0.366984 1.377379 -0.411699
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.200610 -1.207769 1.675878 -0.203929 -0.079681 -0.964272 0.441663 -2.791168 0.043269 -0.155096 0.014068 2.298537 0.430929 -1.206996 0.192835 0.112026 -1.133098 -1.567566 -0.611317 0.691268
wb_dma_ch_rf/assign_9_ch_txsz 1.322758 0.947935 0.993195 -1.374774 -4.342435 -4.396928 -0.202475 -3.423965 -0.865346 -0.855496 -1.022527 0.560696 -0.220804 -3.490782 -0.728065 -3.514137 2.093420 0.696762 -3.379815 0.599976
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.417812 0.354495 0.134841 -0.335683 1.642884 2.313561 -1.294295 0.445003 -3.000594 -0.580603 0.782278 1.631813 0.636747 -0.334544 0.987947 -0.133734 1.016782 1.656284 -0.623753 0.745457
wb_dma_de/assign_65_done 0.571934 -1.546571 -0.462304 -3.718655 -0.845534 -2.477341 -0.435905 -0.686017 -0.131680 -0.204383 -1.008318 -0.758869 0.110565 -2.935946 0.067680 -1.702928 -1.087429 0.708733 -3.569968 -1.113278
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 4.102437 1.653249 0.173046 0.386792 -1.647697 -0.778902 -0.959020 -0.318762 0.845485 1.334656 0.389807 2.112351 1.137946 0.112592 0.091427 -3.326615 -1.957108 1.408520 -0.451496 -3.307677
wb_dma_de/always_2/if_1/if_1 -0.858942 1.490152 1.502871 -1.689460 -1.291556 0.873527 -0.673597 2.144808 2.239043 -2.348643 -1.502499 0.915964 3.280556 0.418162 5.497468 2.879976 -0.488475 -1.318749 1.365449 0.775538
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.739314 0.264062 -0.102333 0.899105 -1.249873 0.625517 -0.861678 1.329025 -0.587125 3.672173 -0.700069 -1.974885 -0.782676 0.784211 -0.024168 -1.204453 1.992200 0.862425 -0.659655 -3.926882
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.607738 0.284992 -0.175987 0.937444 -1.206711 0.563207 -0.753540 1.281874 -0.533368 3.621565 -0.703136 -2.080855 -0.891637 0.765270 -0.075438 -1.152041 2.054704 0.793325 -0.682566 -3.887519
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.168607 -1.693577 -0.531692 -0.099549 1.448928 0.388315 -1.479363 -2.369602 -1.641520 -0.450482 1.210438 2.564865 1.116292 -1.296342 -0.434100 -1.415021 -1.081694 0.531927 -0.846415 -0.617509
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.838982 -1.729524 0.048589 0.222268 2.160123 1.892992 -2.677199 0.293059 -0.614742 2.960078 1.007285 1.237109 -0.397454 0.085093 1.128451 -1.190294 -1.471297 0.841513 0.012512 -4.854195
wb_dma_ch_sel/assign_112_valid 0.990859 -1.335842 -1.113898 0.259249 0.560648 0.500665 -2.599233 1.714108 -1.295354 2.321406 -0.655558 -2.555050 0.340332 1.423361 0.882602 -1.026356 1.254128 1.326416 0.090412 -4.364919
wb_dma_de/always_23/block_1/case_1/block_8 4.161366 2.048687 -2.702402 2.490752 -0.523662 0.840845 -1.890818 0.792629 -2.324789 0.086655 0.801458 0.446943 -0.354762 0.221225 -2.266395 -4.230229 -0.437710 3.719629 2.421433 -0.613706
wb_dma_de/always_23/block_1/case_1/block_9 4.027920 2.102489 -2.721072 2.313310 -0.554246 0.787573 -1.828226 0.787596 -2.300004 -0.041477 0.756365 0.461094 -0.391364 0.218335 -2.324932 -4.185684 -0.492989 3.594252 2.423120 -0.498096
wb_dma_ch_rf/assign_28_this_ptr_set 2.157748 -0.974730 -2.104554 -2.236655 1.699379 0.971444 -2.272482 -0.181180 -3.372195 -1.400496 0.864019 1.032224 2.153040 2.247165 -1.261998 -0.936777 -0.084470 0.734143 0.071932 -0.546843
wb_dma_ch_rf/always_22 -2.479355 -1.434124 -2.181935 -1.450610 -0.073795 0.966074 -0.361625 0.865411 0.915712 -0.283905 0.034446 -1.383746 -0.335053 0.413211 -1.301983 1.431918 -0.629485 -0.457616 0.475312 -0.961377
wb_dma_de/always_23/block_1/case_1/block_1 -2.053087 -0.624561 -2.016426 -3.370488 -3.700619 -1.625119 -1.097497 2.193396 2.401718 1.623600 -0.616647 0.010584 1.236873 1.051757 -0.816992 -1.880409 -3.764547 -1.528462 2.304405 0.461798
wb_dma_de/always_23/block_1/case_1/block_2 -0.455078 -1.213942 4.771605 -1.265275 -3.329703 -2.329558 -0.292276 -1.813716 -2.244066 0.760046 -2.861569 1.306605 0.649788 2.465237 -0.012479 0.052432 -1.952888 -1.157772 0.352598 0.744157
wb_dma_de/always_23/block_1/case_1/block_3 -0.990211 0.559808 -0.809995 -5.061721 0.330460 -1.764434 -1.482167 0.716248 5.326025 -0.775400 -0.172282 -0.183158 -1.805285 -1.357469 1.215123 -0.196898 -2.783684 -2.447767 -1.292629 -2.249546
wb_dma_de/always_23/block_1/case_1/block_4 -0.691450 -0.869700 -1.265382 -5.620319 2.002463 -2.125956 -2.981969 0.849090 4.705416 -1.799510 -0.146632 -0.483992 -1.034247 -0.934025 2.230120 -0.138252 -3.535081 -2.252974 -0.724980 -2.698461
wb_dma_ch_rf/always_27 2.237928 0.803917 0.543505 0.323388 -3.018920 -2.703078 -0.605850 -1.503289 0.124715 0.619455 -1.051758 0.756504 2.241914 0.356507 0.068685 -3.031738 -0.386200 0.510797 -0.963053 -2.349679
wb_dma_de/always_23/block_1/case_1/block_7 2.746504 1.574239 -3.680943 -0.636188 -3.946471 1.818069 -1.342989 3.564504 -4.683618 0.392651 0.047021 0.666530 1.998139 1.578559 -3.042886 -3.325873 -0.982151 4.071505 2.726509 1.642940
wb_dma/assign_4_dma_rest 0.015574 -0.419904 -0.202587 -2.266231 0.315149 -0.171790 -0.414400 -0.486750 -1.876553 -1.177140 -0.149732 0.794173 1.599637 2.418755 -0.742301 0.454051 -0.079742 -1.122552 0.395924 0.778785
wb_dma_ch_rf/always_23/if_1 -0.296249 1.610672 0.937306 0.861649 -1.775214 0.264590 1.687139 -0.366966 0.603726 1.489327 -0.036080 0.529354 -1.160596 -0.545637 -0.955289 -0.200952 0.821871 -0.460112 -0.527649 0.376966
wb_dma_ch_sel/reg_ndr_r 2.320246 -1.803240 -0.398221 -2.172077 2.036384 0.488702 -0.942871 2.810728 1.538567 1.966328 0.217515 -2.470038 -0.738723 -1.211035 2.012828 0.358824 -0.629721 2.351562 -3.623778 -4.777297
wb_dma_de/assign_66_dma_done/expr_1 2.416077 -0.485744 -0.232986 -0.449241 -1.585245 -3.005917 -2.082294 -1.011370 -0.258552 -0.597934 -1.191509 0.058313 3.137936 0.910219 1.032288 -2.865010 -1.165245 0.850888 -0.280056 -2.743653
wb_dma_ch_sel/reg_req_r 3.820050 1.705930 -2.674653 0.156093 -0.350864 0.449294 -2.098917 0.288275 -3.912882 -0.980570 0.468934 1.070074 0.960768 2.631800 -2.960765 -3.616641 -0.515208 2.312048 2.772103 0.110284
wb_dma_ch_rf/reg_pointer_r -1.109523 1.327460 0.581628 -4.179174 -3.285748 -0.440678 0.218621 0.916508 -4.079993 -1.688621 -1.951708 1.036663 2.894247 0.125353 0.972822 -0.153936 1.717446 -1.891232 -0.187854 6.047163
wb_dma_ch_sel/assign_105_valid 0.946613 -1.369054 -1.192240 0.325443 0.532011 0.419233 -2.628980 1.705022 -1.259113 2.344058 -0.688509 -2.639876 0.305098 1.435109 0.852107 -1.076309 1.304637 1.319434 0.096520 -4.456501
wb_dma_ch_pri_enc/wire_pri5_out 1.225273 -1.583015 -0.600713 -0.132047 1.430653 0.525738 -1.623121 -2.192634 -1.597395 -0.345289 1.220491 2.531144 1.034331 -1.285587 -0.390177 -1.471174 -1.079429 0.509827 -0.771058 -0.756622
wb_dma_ch_sel/always_39/case_1 2.271474 -1.873955 -0.430173 -2.068176 2.139329 0.497932 -0.900850 2.713102 1.530594 1.872735 0.303428 -2.455166 -0.719810 -1.232780 1.937512 0.407863 -0.601831 2.350105 -3.656743 -4.679094
wb_dma_ch_sel/always_6 4.013522 2.123042 -2.556146 2.433229 -0.538103 0.905146 -1.860512 0.888910 -2.287849 0.098674 0.706904 0.528606 -0.364175 0.403857 -2.190185 -4.077497 -0.508172 3.553720 2.629528 -0.537035
wb_dma_ch_sel/always_7 3.216600 0.873460 -3.090791 -1.182228 0.496534 0.748489 -0.779822 1.226028 -1.496138 -1.651338 0.929721 0.170476 0.018740 -1.246353 -1.954467 -2.304643 -1.129416 3.248066 -0.396370 0.903594
wb_dma_ch_sel/always_4 2.340285 1.279449 0.649047 2.149155 -3.502807 -2.710529 -0.225960 -0.995825 1.750485 1.529580 -1.034869 0.056832 0.871970 -1.925051 0.696856 -3.587971 -0.383983 1.692572 -1.329016 -2.883152
wb_dma_ch_sel/always_5 1.088216 -1.363088 0.095347 1.596976 -2.889715 -4.248632 -0.656513 -1.795565 0.783851 1.132015 -1.349548 -0.167184 2.631061 -1.445999 0.541586 -4.229454 -2.109755 0.812391 0.308832 -0.619871
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.201445 1.460182 4.794333 -2.119755 -2.203994 -1.246295 -2.083040 -0.755001 -0.262346 -1.129716 -3.211340 1.126995 0.596379 2.833393 3.504132 1.302852 -0.567995 -2.674882 1.017173 -1.734358
wb_dma_ch_sel/always_3 3.797601 0.473595 -2.376201 -3.451146 0.898138 0.713266 -1.325335 3.212058 0.392075 0.637219 0.597946 -1.249442 -1.372263 -2.009573 -0.022869 -2.040917 -1.669738 3.170465 -2.401005 -2.658374
wb_dma_ch_sel/always_1 3.844324 1.505095 -2.748614 0.125515 -0.190957 0.471193 -2.143153 0.255917 -3.754563 -0.994643 0.571056 1.013714 0.922568 2.405235 -2.892999 -3.593688 -0.568980 2.405835 2.528925 -0.055145
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.450210 -0.549982 -2.245819 0.201470 1.633464 1.427322 -2.020121 0.319421 -1.684003 -0.294897 1.267610 0.325540 0.646616 -0.168747 -0.654988 -1.546629 0.022583 2.114027 -0.207450 -1.440141
wb_dma_ch_sel/always_8 2.128145 -0.953447 -2.138925 -2.223772 1.790207 1.076203 -2.267292 -0.267175 -3.435854 -1.388523 0.948045 1.071291 2.102080 2.280088 -1.353842 -0.967478 -0.045641 0.679815 0.128715 -0.556557
wb_dma_ch_sel/always_9 2.460773 -0.594371 -2.259753 0.157799 1.655213 1.461240 -2.019541 0.391027 -1.680476 -0.295267 1.249451 0.300555 0.644805 -0.182882 -0.706523 -1.543414 -0.008324 2.162172 -0.252013 -1.458738
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.272805 -1.718095 -0.640253 0.013427 1.560360 0.493443 -1.526421 -2.294221 -1.593193 -0.438990 1.249606 2.460904 1.055810 -1.323430 -0.460173 -1.389991 -1.063345 0.638916 -0.863074 -0.727250
wb_dma_de/assign_67_dma_done_all 1.401693 -0.390355 -1.809905 -3.636470 -0.963674 -1.857174 -0.648730 1.767649 -0.204519 -0.241919 -1.173710 -2.925676 -0.254459 -1.763596 -0.097326 -1.670356 0.088606 1.957530 -2.974649 -1.410550
wb_dma_ch_rf/wire_ch_txsz 1.299319 0.726507 1.107022 -1.290405 -4.250532 -4.535760 -0.261095 -3.652819 -0.952822 -0.965527 -0.998566 0.680309 -0.037929 -3.519345 -0.614314 -3.479647 2.162875 0.643679 -3.476341 0.650091
wb_dma_ch_sel/assign_99_valid -0.710853 3.003082 0.496260 -0.015511 -4.617361 1.530091 -2.132683 5.008791 1.515728 2.101302 -1.731503 -1.150441 0.715692 -0.113326 4.663759 -0.025204 1.404781 -0.044026 2.114430 -1.373254
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.264354 1.690869 0.966549 0.804170 -1.882976 0.197779 1.716684 -0.376081 0.569868 1.477494 -0.040963 0.603524 -1.170723 -0.578422 -0.983806 -0.250593 0.831683 -0.470614 -0.595514 0.452333
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.260594 3.382811 1.737012 -3.844313 -3.785996 0.870994 -1.724555 3.496961 1.243736 -1.110467 -2.467345 0.843735 -1.609750 0.682126 2.329116 1.317138 -2.638140 -1.605492 1.915299 -0.581223
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -2.663201 0.531360 1.183585 3.571353 -2.050681 -0.549828 0.180845 -3.724568 0.027845 4.900396 -0.270560 0.423855 -3.503818 -0.044345 -2.863284 -2.332017 1.677560 -3.006322 1.143261 -3.321995
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 2.613304 0.312397 0.020222 -0.285294 1.838770 2.517777 -1.441140 0.509504 -3.159470 -0.581134 0.858664 1.697455 0.704281 -0.414831 0.985096 -0.198002 1.038855 1.812965 -0.679310 0.614592
wb_dma/wire_ch2_txsz 3.405580 0.940428 -3.280545 -1.197041 0.561732 0.802324 -0.778280 1.295875 -1.585126 -1.767821 1.017518 0.249995 0.075587 -1.347499 -2.127260 -2.416608 -1.202568 3.434671 -0.365653 1.056788
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.803658 -0.619867 -1.256911 -5.633954 1.756923 -1.963030 -2.794414 1.179563 5.002500 -1.898093 -0.287039 -0.660539 -0.836062 -0.906628 2.421494 0.107899 -3.502067 -2.238676 -0.692141 -2.567098
wb_dma_de/always_23/block_1 -1.907966 -1.077852 0.977185 -2.674541 -4.140420 -1.690126 -1.403958 0.931176 1.077045 0.764302 -1.822000 0.387302 0.589599 3.233935 -1.057576 0.027333 -3.717713 -1.273829 1.944273 -0.682284
wb_dma_ch_rf/always_22/if_1 -2.581197 -1.547272 -2.332154 -1.635002 -0.063167 0.956453 -0.428584 0.919497 0.923695 -0.310704 -0.010402 -1.430196 -0.328412 0.366959 -1.366835 1.400068 -0.730552 -0.484367 0.441114 -1.006803
wb_dma_de/wire_mast1_dout 1.026176 1.945208 -3.607117 -3.039461 0.562111 -0.123585 0.967818 0.508247 1.154671 -2.102015 1.253452 0.110656 -2.561075 -1.705836 -4.028532 -1.627645 -2.069949 0.936808 -0.207278 1.922270
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.196111 2.291560 0.788033 -1.434697 -2.196916 0.591208 0.001450 0.913786 -1.123596 -1.080675 -0.650975 0.757651 0.434760 0.315775 0.301555 0.369421 1.198895 -0.816503 -0.408770 2.344541
wb_dma_de/always_8/stmt_1 -0.548501 -2.805938 0.732090 -2.587469 -0.057740 -2.026849 -1.464167 -1.617458 -0.323501 1.058665 -0.904560 -0.553002 0.673004 -1.823650 1.491306 -0.811068 0.092382 -0.778002 -3.344309 -3.092487
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.006512 1.968316 0.636427 -1.231231 -1.972352 0.555498 0.130432 0.828363 -1.200106 -1.089589 -0.586005 0.612028 0.512638 0.251303 0.188662 0.473706 1.230693 -0.744790 -0.372961 2.467660
wb_dma_ch_rf/wire_ch_done_we 0.864431 -1.229134 -0.656782 -1.183259 -0.216696 -0.941290 -1.030948 -0.025827 -0.912831 0.879740 -0.661639 -0.536416 0.018676 -0.998678 -0.305443 -1.781911 -1.072479 1.244579 -0.926276 -1.750285
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.800048 -0.102599 0.469315 0.346905 0.862405 1.502583 -1.201852 2.663674 1.048397 3.442587 -0.095115 -1.403797 -1.464764 1.311929 1.568784 0.213376 -0.436029 0.487936 0.717215 -4.383605
wb_dma_wb_slv/wire_wb_ack_o 0.950094 0.912066 1.635012 -2.322204 -2.006643 -2.328671 2.821572 -0.085335 -2.640369 0.593069 -1.549255 1.868997 0.466934 0.938972 -0.306259 -0.342628 -0.317513 0.991673 -0.261836 2.105128
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 2.479553 0.376073 0.081133 -0.224866 1.796211 2.484459 -1.335781 0.493014 -3.086014 -0.647830 0.847904 1.720526 0.660794 -0.347582 1.004357 -0.085870 1.049222 1.697315 -0.538601 0.731648
wb_dma_de/reg_ld_desc_sel -2.951435 -5.680456 1.387571 -2.730755 1.062518 -3.119308 -3.059006 2.271796 0.160552 1.877506 -2.266450 -3.676179 0.946699 3.742720 3.782422 2.571490 0.850839 -0.069874 -0.374525 -3.729743
wb_dma_wb_mast/assign_2_mast_pt_out 0.856703 0.836076 1.571601 -2.213546 -1.941167 -2.245733 2.786153 -0.154861 -2.465264 0.626876 -1.482416 1.779085 0.303013 0.840490 -0.389301 -0.344775 -0.361492 0.911350 -0.203205 2.014241
wb_dma_de/assign_83_wr_ack 0.289614 -1.536476 -0.209559 -3.788945 -0.917445 -2.668618 -0.228798 -1.002526 -0.143658 -0.374289 -1.069119 -0.538099 0.116282 -2.991784 0.063164 -1.596681 -1.112782 0.441128 -3.553102 -0.741949
wb_dma/wire_dma_done_all 1.720865 -0.417720 -1.942764 -3.585464 -0.735478 -1.701521 -0.748117 1.791725 -0.203983 -0.149604 -1.017303 -2.854847 -0.368338 -1.884169 -0.232128 -1.797534 -0.037655 2.206360 -3.105639 -1.627620
assert_wb_dma_rf/input_ch0_am1 1.283366 1.493278 1.561648 -0.784150 -0.756771 -1.347083 0.611172 -0.846117 -0.355509 -0.602217 -0.167332 1.922611 1.303053 0.537072 1.223700 -0.320618 0.895580 -0.346573 -0.490703 1.150106
wb_dma_ch_arb/reg_state 4.575472 3.511265 3.345960 -2.380754 0.827057 3.573563 -0.384377 1.975771 1.409534 -0.008033 0.374986 4.526989 0.310118 0.836090 2.404626 0.765789 -4.263381 0.233825 -0.313368 -0.583367
wb_dma_ch_sel/input_ch0_csr -0.618663 1.737812 -0.553863 -3.461987 -0.889963 -2.687835 1.481935 -1.408243 0.718710 0.947391 -1.411080 -0.771930 1.836019 0.667752 0.212828 -2.514344 -0.497412 -4.753242 0.909178 0.346681
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 4.172571 1.958899 -2.835687 2.556068 -0.360473 0.898045 -1.978404 0.763758 -2.361858 0.031481 0.900020 0.459519 -0.321981 0.186947 -2.340788 -4.204157 -0.450542 3.822338 2.402846 -0.724022
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.927047 0.710926 -0.410033 -5.172228 0.106375 -1.916307 -1.455689 0.865672 5.548923 -0.516879 -0.330873 -0.136223 -1.973469 -1.294317 1.533476 -0.190881 -2.885728 -2.598326 -1.336986 -2.457930
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.530786 0.275201 -0.116375 1.041059 -1.335058 0.504372 -0.796484 1.174538 -0.671846 3.540579 -0.713399 -1.945804 -0.715088 0.907740 -0.097297 -1.166387 2.051287 0.793935 -0.446776 -3.614473
wb_dma_wb_mast 0.290074 2.949331 1.000719 -5.677498 -5.407665 -1.755742 4.319110 1.694521 -2.241314 3.020073 -1.745839 3.283293 0.760402 1.663977 -1.839281 -0.686933 -0.091097 -0.260400 -0.146039 2.591748
wb_dma_ch_sel/assign_124_valid 0.997034 -1.390810 -1.120018 0.073821 0.546783 0.360092 -2.548759 1.727024 -1.229762 2.262574 -0.713355 -2.662918 0.348778 1.334686 0.907164 -0.972674 1.231891 1.343669 -0.161013 -4.383179
wb_dma_de/always_18/stmt_1 -0.902111 1.877222 -0.779184 0.302983 -5.612007 1.908808 2.283821 3.181615 -0.610621 2.928077 -0.287998 0.160498 -0.089092 -1.560449 -1.622891 -0.523735 0.348696 1.871061 -0.196263 2.059148
wb_dma_ch_rf/wire_ch_csr_dewe 3.103164 0.741020 -4.333358 -7.061513 2.147854 0.686408 -1.384913 2.100606 -0.354026 -1.224331 1.422300 -0.248240 -1.754535 -0.002428 -3.124210 -1.903704 -2.346923 1.106982 -1.824332 -1.651577
wb_dma_ch_pri_enc/input_pri2 2.464430 -0.588856 -2.261574 0.176287 1.618279 1.426456 -2.078071 0.374407 -1.681274 -0.265816 1.245947 0.297126 0.684576 -0.149886 -0.675566 -1.594510 0.046111 2.109387 -0.211356 -1.436232
wb_dma_ch_pri_enc/input_pri3 2.465219 -0.510109 -2.238398 0.167801 1.617197 1.447150 -2.096322 0.309926 -1.733675 -0.266192 1.226097 0.365677 0.644877 -0.148980 -0.678064 -1.599973 0.017118 2.040113 -0.176865 -1.429853
wb_dma_ch_pri_enc/input_pri0 1.800189 -1.506198 -1.156136 0.239136 1.809896 0.587325 -0.361196 0.733905 -0.363528 -0.447875 0.682487 -0.954031 0.739386 -0.451686 -0.018100 0.142204 -0.092234 2.502663 -1.631697 -1.028730
wb_dma_ch_pri_enc/input_pri1 1.156220 -1.621530 -0.481695 -0.098084 1.403972 0.482068 -1.517316 -2.266452 -1.569552 -0.402005 1.180977 2.537105 1.035739 -1.249555 -0.353089 -1.366441 -1.056938 0.418331 -0.736003 -0.619266
wb_dma_wb_if/input_slv_pt_in 1.006436 0.620993 1.442091 -2.168737 -1.664773 -2.237670 2.689979 -0.129452 -2.497000 0.568415 -1.396625 1.736453 0.483719 0.755913 -0.302857 -0.365307 -0.404805 1.136858 -0.398396 1.887043
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.320205 0.254778 -0.326156 2.678521 0.635659 1.634745 -0.734612 0.677885 -0.827293 1.228078 0.346779 0.096182 -0.100690 2.004005 -0.406160 -0.128512 0.095276 0.633900 2.714840 -0.849488
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 2.075430 -1.770183 -0.142603 0.423512 2.398115 2.070039 -2.818846 0.369218 -0.647777 3.101578 1.166978 1.197566 -0.415845 0.084814 1.048993 -1.286371 -1.491157 1.057549 0.039566 -5.138522
wb_dma/wire_de_adr1_we -0.284330 1.621102 0.973468 0.858009 -1.757240 0.244276 1.660747 -0.374583 0.641279 1.470035 -0.037870 0.536610 -1.201756 -0.571811 -0.959987 -0.224492 0.813600 -0.460969 -0.560974 0.377661
wb_dma_ch_sel/assign_6_pri1 1.216200 -1.581551 -0.557353 -0.160920 1.408419 0.527340 -1.598661 -2.205129 -1.595933 -0.368029 1.209152 2.601110 1.042344 -1.283968 -0.382561 -1.453450 -1.062570 0.469331 -0.694556 -0.745968
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.779865 -1.464435 -1.148932 0.252453 1.839367 0.573971 -0.351996 0.723777 -0.365154 -0.442788 0.728769 -0.926609 0.735519 -0.470362 -0.044222 0.124192 -0.070628 2.467987 -1.617416 -0.995085
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.276955 0.360864 1.739945 -2.244540 -0.653882 -0.892055 2.143050 1.640145 3.363882 1.749843 -1.400488 -3.343310 -2.132758 -2.143134 1.118639 1.295298 0.107122 0.191703 -4.836007 -2.825235
wb_dma_rf/wire_csr -1.036260 -1.284084 0.037935 0.037078 -1.480027 -1.722186 0.698498 -1.093953 -0.398643 1.127965 -0.482924 0.080599 1.168836 -0.160827 -0.866045 -1.524244 -1.082507 -0.899320 0.766110 1.892568
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.277092 0.284271 -0.304335 2.684055 0.569479 1.628155 -0.694585 0.691959 -0.874379 1.143382 0.349502 0.096432 -0.100994 2.071068 -0.453491 -0.115296 0.104660 0.608058 2.769322 -0.758703
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 3.050898 0.684348 -1.191155 2.224717 -0.479625 -0.154931 -1.472034 -1.851444 -2.222816 -0.039541 0.803436 2.539157 0.016121 -1.024966 -2.108445 -4.144913 -1.634115 2.403354 1.618660 -0.150943
wb_dma_ch_sel/always_37/if_1 -0.141556 0.721536 4.418012 -2.489572 -1.083101 -1.440464 -2.955479 -0.596533 -0.814169 -2.205099 -3.287338 0.728463 0.825673 3.208914 3.817833 1.510888 -1.099984 -2.537345 1.656778 -1.586763
wb_dma_de/always_6/if_1/cond 1.679692 0.520924 -2.457046 0.137603 -1.485342 -3.015111 -0.794264 -0.944551 -0.031108 1.020937 -0.612256 -3.248507 -2.891675 -2.443600 -2.941369 -4.461068 1.139124 1.916807 -2.068206 -3.067717
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -1.071282 0.562800 -0.665002 -5.127942 0.281354 -1.871322 -1.296458 0.802087 5.588618 -0.593301 -0.229212 -0.393996 -1.901066 -1.427959 1.378101 -0.008828 -2.681381 -2.531552 -1.498567 -2.408282
wb_dma_ch_rf/always_8/stmt_1 -1.353749 -0.838474 5.422242 -1.259750 -3.572371 -2.852337 -0.759165 -2.091622 -2.504860 -0.774811 -3.968488 -0.156218 0.316500 2.942435 0.792487 1.588984 0.490082 -1.268425 -0.894685 -0.471516
wb_dma_ch_sel/assign_108_valid 0.975265 -1.351354 -1.108315 0.249983 0.525737 0.424609 -2.559626 1.694319 -1.242963 2.331234 -0.652538 -2.597235 0.303064 1.449778 0.878265 -1.063201 1.239723 1.344093 0.052868 -4.463891
wb_dma_ch_pri_enc/wire_pri9_out 1.208626 -1.642483 -0.608186 -0.038241 1.488815 0.522181 -1.577082 -2.321020 -1.587767 -0.306899 1.239636 2.544856 0.996846 -1.287482 -0.450926 -1.437086 -1.057062 0.473174 -0.755392 -0.797419
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.494473 0.314360 0.184050 -0.321281 1.721040 2.408061 -1.332839 0.498588 -3.021540 -0.608487 0.775839 1.631978 0.688091 -0.375411 1.072240 -0.080851 1.043586 1.720835 -0.694814 0.717428
wb_dma_ch_sel/wire_pri2 2.392426 -0.508792 -2.228584 0.180800 1.581294 1.401978 -2.055530 0.334606 -1.666272 -0.277276 1.228081 0.318754 0.645602 -0.125331 -0.717116 -1.574884 0.017063 2.047104 -0.183109 -1.389034
wb_dma_ch_sel/wire_pri3 2.434717 -0.535795 -2.255487 0.181537 1.611903 1.436457 -2.068730 0.334431 -1.691065 -0.279260 1.270529 0.311926 0.639469 -0.152877 -0.699280 -1.562267 0.038710 2.089340 -0.191538 -1.409982
wb_dma_ch_sel/wire_pri0 2.251353 -1.866469 -0.497909 -2.008028 2.128492 0.502795 -0.890602 2.631248 1.518349 1.884414 0.308262 -2.452582 -0.820488 -1.212456 1.806510 0.322628 -0.605609 2.362277 -3.588384 -4.694752
wb_dma_ch_sel/wire_pri1 1.167810 -1.614029 -0.624009 -0.054646 1.439447 0.490885 -1.530478 -2.219710 -1.568820 -0.362453 1.216696 2.440521 0.976478 -1.227646 -0.402293 -1.372252 -0.991182 0.522599 -0.753965 -0.714715
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.591945 -1.611457 -0.884654 -2.484095 -0.021833 -1.212160 -1.968964 0.925011 -0.462145 1.147938 -0.968915 -2.744233 0.287131 -0.619788 1.238337 -1.006453 1.272263 0.634530 -2.695154 -3.706452
wb_dma_rf/input_ptr_set 2.398962 -0.459902 -2.165269 0.068417 1.522190 1.361544 -2.036156 0.359120 -1.657636 -0.282118 1.193444 0.320649 0.663242 -0.120880 -0.635141 -1.546829 -0.005764 2.009402 -0.148345 -1.374900
wb_dma_rf/always_2/if_1/if_1 -0.948330 -2.741082 1.962788 -1.229680 -1.028616 -2.465915 -2.503151 -3.242091 -4.119298 2.184812 -0.760294 1.004389 1.452307 3.722144 -1.168306 -1.734830 1.147490 -3.018531 -0.091340 -1.243415
wb_dma_de/assign_77_read_hold -1.126408 -1.263511 1.622230 -0.161228 0.028013 -0.863772 0.420236 -2.771872 0.031636 -0.110244 0.078531 2.340616 0.439437 -1.193888 0.220159 0.066974 -1.153449 -1.493844 -0.680750 0.568874
wb_dma_pri_enc_sub/input_valid -1.115852 -1.246793 1.600915 -0.145827 0.063050 -0.846239 0.395096 -2.739457 0.052627 -0.109654 0.068644 2.283058 0.424374 -1.209575 0.197327 0.070817 -1.129248 -1.482112 -0.639114 0.574386
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.280946 -1.635380 -0.690989 -0.048621 1.523895 0.534902 -1.624522 -2.203809 -1.598038 -0.374567 1.232113 2.455895 1.037377 -1.243369 -0.447228 -1.478904 -1.042761 0.572086 -0.765658 -0.811330
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.708490 -0.565148 0.302379 -2.739892 2.949157 1.237433 -0.126478 3.278416 3.432689 1.195426 0.347226 -2.469622 -2.116343 -1.887194 2.088321 1.198125 -2.302512 1.787510 -3.819208 -4.509996
wb_dma_ch_rf/always_27/stmt_1 2.230074 0.747632 0.384860 0.395371 -2.868510 -2.683843 -0.603504 -1.356615 0.316122 0.642442 -1.032765 0.477395 2.164045 0.332049 0.067235 -2.995083 -0.432561 0.596505 -0.953556 -2.563236
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.359705 3.366038 5.538635 -7.966836 -3.597409 -2.228609 3.563793 1.193295 -1.487618 -0.359709 -3.762749 3.449918 -2.874566 -1.289123 1.157119 0.718063 -4.231979 -2.377615 0.020315 6.151837
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 4.039077 2.156566 -2.654851 2.493922 -0.648691 0.825035 -1.845611 0.891136 -2.254864 0.108272 0.726799 0.439181 -0.465797 0.361584 -2.291536 -4.148160 -0.436159 3.616944 2.596046 -0.589031
wb_dma_ch_sel/wire_valid -1.184005 -0.212381 2.069668 -2.247265 -4.319205 0.362118 0.123634 2.451082 0.327310 1.080443 -2.497260 1.534181 2.475465 0.501420 2.506790 0.415331 -4.699171 -0.388673 3.165952 1.646085
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.077651 -1.176701 1.508342 -0.143860 0.039720 -0.866851 0.377317 -2.627494 0.062292 -0.128754 0.088022 2.156615 0.373318 -1.182988 0.172140 0.080759 -1.062840 -1.425742 -0.617851 0.563546
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.690458 -1.440508 -1.122459 0.235694 1.749026 0.577840 -0.350792 0.685939 -0.361298 -0.457256 0.707741 -0.863682 0.694138 -0.462390 -0.079860 0.105966 -0.066274 2.407112 -1.574269 -0.983131
wb_dma_de/wire_chunk_cnt_is_0_d -0.544821 -2.807279 0.843859 -2.636244 -0.094618 -2.053637 -1.506770 -1.688313 -0.252448 1.181630 -0.958000 -0.468875 0.628560 -1.808451 1.493164 -0.876981 0.050455 -0.875756 -3.325814 -3.180966
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 2.497663 0.330070 0.139515 -0.243481 1.882215 2.582458 -1.305318 0.581823 -3.052379 -0.573666 0.840037 1.670947 0.646726 -0.416899 1.076558 0.015566 1.104930 1.793579 -0.650726 0.747062
wb_dma_ch_sel/assign_109_valid 0.954770 -1.286577 -1.115339 0.182818 0.539975 0.446831 -2.579364 1.703866 -1.178625 2.326188 -0.607604 -2.538572 0.225148 1.377439 0.810450 -1.077696 1.220069 1.317537 0.040976 -4.424041
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.272464 -1.632760 -0.601706 -0.113406 1.491554 0.512144 -1.616133 -2.277740 -1.624064 -0.358084 1.206975 2.520032 1.082494 -1.265446 -0.427654 -1.461089 -1.082722 0.540503 -0.774168 -0.769069
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 0.072942 1.620189 2.148241 4.314645 -0.447544 0.591101 -0.362079 -1.185130 0.182926 5.708869 0.807214 -0.963155 -5.676479 2.265826 -2.663823 -1.128917 3.461687 -1.128403 -0.285170 -5.333647
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.971616 2.866348 2.082492 0.170370 -0.133123 2.419934 1.302907 2.787986 3.475628 4.051386 -0.107614 -0.772507 -4.009546 -0.046853 0.692540 0.684612 -1.399947 -0.576764 -0.162856 -3.571160
wb_dma_de/assign_75_mast1_dout 1.085548 1.903750 -3.597117 -3.019300 0.538141 -0.098239 0.951731 0.588397 1.163945 -2.065810 1.220829 0.086074 -2.534848 -1.703870 -3.932509 -1.634503 -2.077485 0.973213 -0.184347 1.848283
wb_dma/constraint_csr -2.149102 -0.793962 0.585248 -0.312798 -1.784019 -2.437139 0.576288 -1.249588 -0.523225 -0.735693 -1.713186 -1.659125 1.037855 0.208126 0.016658 0.299031 1.651663 -1.093606 -0.652977 1.023058
wb_dma_ch_rf/always_5/if_1 0.051057 2.122181 0.752344 -1.311352 -2.116462 0.550285 0.062783 0.792413 -1.195646 -1.155567 -0.631565 0.714971 0.489931 0.283602 0.226400 0.409021 1.284045 -0.811980 -0.395605 2.505118
wb_dma_ch_pri_enc/wire_pri21_out 1.252470 -1.630036 -0.627030 -0.081781 1.508367 0.579577 -1.671631 -2.255843 -1.648716 -0.357445 1.232350 2.583909 1.056479 -1.265792 -0.389592 -1.487261 -1.075851 0.516375 -0.723982 -0.812933
wb_dma_ch_sel/assign_157_req_p0 0.522041 0.416945 -0.060306 1.032701 -1.419593 0.597031 -0.793193 1.257785 -0.653619 3.636637 -0.716860 -1.899997 -0.781916 0.876761 -0.071613 -1.187522 2.113132 0.718494 -0.470529 -3.675885
wb_dma_wb_mast/assign_1/expr_1 0.213304 3.452340 -0.200598 -2.882956 -0.171918 0.218663 3.503314 -1.742889 3.768926 -1.000769 1.304934 2.733396 -4.808609 -3.960009 -4.263384 -0.928558 -4.015737 -1.510221 -1.599000 2.309161
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.877496 -0.084837 0.340558 0.481122 0.919520 1.592097 -1.277067 2.685747 1.024352 3.504102 -0.010868 -1.441394 -1.536660 1.331625 1.419299 0.080322 -0.423585 0.550046 0.782478 -4.486241
wb_dma_de/reg_mast1_adr 2.541206 0.199589 2.778757 2.177526 0.718680 0.801183 -0.765931 1.454086 1.996260 -0.847300 -0.388574 1.854272 1.663983 2.596651 2.169372 1.441874 -3.808188 2.109885 1.898377 -0.235754
wb_dma_ch_pri_enc/wire_pri17_out 1.245580 -1.754536 -0.605342 -0.006748 1.577438 0.546103 -1.591869 -2.398979 -1.614194 -0.414584 1.283204 2.591279 1.031644 -1.352399 -0.439239 -1.422784 -1.085855 0.492856 -0.796393 -0.784476
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.624844 0.233868 -0.219966 0.980452 -1.290391 0.576332 -0.906067 1.310590 -0.714574 3.622730 -0.718123 -2.065128 -0.744057 0.867327 -0.083531 -1.237195 2.110703 0.837983 -0.514636 -3.846223
wb_dma_ch_sel/input_ch2_csr -0.934327 3.860496 -2.281180 -3.230250 -3.636955 -0.255349 1.489507 1.652813 -0.261668 0.169027 -1.529865 -1.102972 2.181491 -0.797204 0.685382 -1.734017 1.150748 -2.666846 1.232718 0.950293
wb_dma_ch_rf/assign_13_ch_txsz_we 2.349790 0.638611 -1.257921 -2.529866 -2.393871 -3.087720 -1.256912 0.773938 -0.256262 0.441036 -1.536407 -2.657499 -0.754285 -2.256279 -0.067447 -3.586268 0.576920 1.942603 -2.748013 -2.431473
wb_dma_ch_sel/assign_130_req_p0 0.133130 0.469260 1.826295 -2.408230 -0.739575 -0.940505 2.140218 1.619416 3.455384 1.895518 -1.460616 -3.391800 -2.399130 -2.144152 0.993787 1.221296 0.060133 -0.058845 -4.765072 -2.885121
wb_dma_ch_arb/always_1/if_1/stmt_2 4.956697 3.607198 2.793639 -1.956334 1.190736 3.978667 -0.549439 1.958860 1.248654 -0.054616 0.669072 4.456521 0.278053 0.636469 2.144552 0.465624 -4.171251 0.573134 -0.204892 -0.767702
wb_dma_ch_sel/assign_106_valid 0.828568 -1.291220 -1.102346 0.083191 0.439840 0.319061 -2.516061 1.615065 -1.195549 2.270374 -0.731138 -2.611537 0.234892 1.340909 0.850521 -1.054653 1.287093 1.143180 -0.019306 -4.290836
wb_dma_ch_pri_enc/wire_pri28_out 1.131892 -1.654367 -0.540322 -0.111872 1.447807 0.453939 -1.528808 -2.245410 -1.524490 -0.328549 1.209300 2.531670 0.990238 -1.312049 -0.415134 -1.390674 -1.085270 0.433102 -0.786453 -0.746570
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.746703 -1.486709 -1.167073 0.250256 1.828366 0.570220 -0.344940 0.704666 -0.384600 -0.457819 0.722235 -0.939408 0.712592 -0.468036 -0.038884 0.126502 -0.080443 2.490857 -1.637262 -1.005733
wb_dma_ch_rf/always_10/if_1/if_1/block_1 2.009995 -1.621770 -0.094433 0.191976 2.176624 1.963883 -2.759516 0.463601 -0.613380 3.070300 1.050856 1.123797 -0.390219 0.093676 1.168024 -1.241119 -1.459588 0.982206 0.061251 -4.991737
wb_dma_ch_rf/always_11/if_1/if_1 1.104225 -3.035320 1.114684 -2.123178 2.105629 -0.386284 -0.443728 -0.171097 1.462344 1.655091 0.384515 -0.048278 -0.306546 -2.362336 1.963443 0.400753 -1.716892 0.801170 -4.140502 -3.899899
wb_dma_wb_if/wire_slv_adr -2.565079 3.947141 3.584927 -3.046447 -3.348561 -3.056265 -0.835408 -3.114765 -0.277327 1.009341 -2.012873 2.412203 -3.769996 0.722139 0.524029 -2.340882 0.365244 -6.961835 3.228460 0.963266
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -2.479839 -1.501525 -2.283630 -1.565751 0.012050 1.029873 -0.446812 0.961724 0.943032 -0.316828 0.037627 -1.408765 -0.325541 0.425512 -1.324925 1.415643 -0.706036 -0.464029 0.506588 -1.002180
wb_dma_ch_sel/input_ch1_csr -0.891422 3.753787 -2.240577 -3.121752 -3.526615 -0.192886 1.518961 1.513973 -0.295778 0.263594 -1.409726 -0.973984 2.109544 -0.785814 0.574559 -1.772081 1.046730 -2.698262 1.194273 0.951929
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.092926 -1.240323 1.566138 -0.123394 0.043907 -0.856464 0.378885 -2.688059 0.060363 -0.094762 0.073823 2.245894 0.399427 -1.187263 0.195030 0.075902 -1.117984 -1.443800 -0.671698 0.547554
wb_dma/wire_pt1_sel_i 1.426187 3.097201 -2.690702 -3.580260 1.355573 0.689741 1.593605 1.319247 3.150494 -2.387207 1.176984 -0.126738 -3.983503 -2.186168 -3.485432 -0.725498 -3.634108 0.338300 -0.354278 1.557197
wb_dma_ch_sel/always_47/case_1/stmt_1 1.318640 -0.035651 -0.148803 1.625496 -0.005599 -0.721122 -0.531018 0.419257 2.431389 -1.011494 0.092876 -0.207847 2.285591 -0.283125 2.073972 -0.105291 -0.786921 1.047684 -0.301667 -1.280460
wb_dma/wire_pt1_sel_o -0.590423 0.650661 3.470459 -4.454008 -2.662156 -0.080860 0.474221 -0.506576 -2.029186 0.287139 -1.735735 2.837255 1.830106 -1.953740 2.308635 -0.271284 -0.719333 -1.846480 -1.348073 3.632276
wb_dma_ch_sel/assign_127_req_p0/expr_1 2.320778 -1.876984 -0.464562 -2.120935 2.117428 0.476215 -0.897609 2.741438 1.547960 1.895840 0.265167 -2.509599 -0.794691 -1.235201 1.890139 0.355334 -0.641679 2.412767 -3.673350 -4.780664
wb_dma_ch_pri_enc/inst_u16 1.171009 -1.660284 -0.556971 -0.056439 1.476648 0.471261 -1.533724 -2.342333 -1.541337 -0.368573 1.235091 2.534808 1.022199 -1.299796 -0.454084 -1.426407 -1.058241 0.434265 -0.752956 -0.750460
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.246956 -1.656398 -0.596546 -0.149451 1.482939 0.456340 -1.547101 -2.243698 -1.582797 -0.437789 1.172268 2.518724 1.081810 -1.288288 -0.432157 -1.426797 -1.040380 0.563997 -0.810577 -0.703062
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.240304 1.677490 0.994650 0.844729 -1.832591 0.263517 1.708513 -0.361172 0.593499 1.503562 -0.008090 0.595704 -1.179772 -0.590059 -0.993748 -0.234036 0.792715 -0.429010 -0.570502 0.386497
wb_dma_ch_sel/always_48/case_1 4.630962 3.726344 3.306045 -2.371018 0.826968 3.595889 -0.276004 1.806298 1.356765 -0.164399 0.361081 4.630735 0.181204 0.700637 2.178656 0.642362 -4.348703 0.131595 -0.270161 -0.410251
wb_dma_ch_sel/input_ch7_csr -0.714187 2.944769 -0.043734 -3.880457 -2.831536 0.573051 0.959140 1.871311 -1.180236 0.097050 -1.696529 0.608117 1.947081 -0.134391 1.681896 -0.200115 0.498619 -2.034151 0.908359 2.183601
assert_wb_dma_rf/input_ch0_txsz 0.805311 1.667475 0.670804 0.195966 -2.524395 -1.174101 0.171577 -1.522686 -0.699086 -0.873291 0.057925 0.851731 0.186805 -0.515740 -0.573311 -0.887180 2.486711 0.283340 -0.721911 1.415991
assert_wb_dma_rf 1.697348 3.084178 2.109174 -0.883623 -3.340810 -2.324388 0.688968 -2.022747 -1.017468 -1.070611 -0.251042 2.408095 1.080944 0.060161 0.536903 -1.202210 3.232061 -0.256579 -1.078548 2.260230
wb_dma_ch_rf/reg_ch_am0_r -2.565415 -1.542147 -2.289348 -1.563606 -0.064405 0.950685 -0.420639 0.856620 0.942016 -0.332952 -0.002738 -1.389405 -0.266312 0.373617 -1.308174 1.469301 -0.713633 -0.495663 0.501473 -0.952128
wb_dma_ch_rf/always_4/if_1 -1.053185 1.421003 0.557770 -4.388903 -3.291796 -0.513884 0.188225 0.819907 -4.175013 -1.860852 -1.966062 1.201080 2.941604 0.157665 0.899331 -0.217668 1.612659 -1.911321 -0.179257 6.096047
wb_dma_de/always_4/if_1/if_1/stmt_1 0.808235 -1.687634 -0.906944 -2.444417 0.102119 -1.092251 -1.975012 1.083612 -0.366384 1.186646 -0.898389 -2.675279 0.333384 -0.702320 1.338158 -0.937225 1.127140 0.836230 -2.804302 -3.792535
wb_dma_de/always_14/stmt_1/expr_1 1.956816 -1.696454 -0.056477 0.216427 2.207544 1.919510 -2.763689 0.346956 -0.578375 3.037270 1.066723 1.152961 -0.408120 0.037944 1.093693 -1.259564 -1.479715 0.932341 -0.025709 -4.990596
wb_dma_de/wire_use_ed -0.698195 -0.609777 -5.379424 -7.336492 4.226486 0.968864 -4.798405 2.547489 1.454296 0.755638 1.564575 -2.512850 -1.851059 1.940632 0.617838 -0.834699 0.382789 -3.854653 0.559348 -6.266109
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -0.698659 -1.418522 4.772834 -1.264040 -3.430622 -2.593629 -0.284189 -2.004625 -2.251981 0.769910 -2.941743 1.200098 0.774121 2.434671 0.015503 0.003748 -1.955216 -1.286110 0.322889 0.755972
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.164366 -1.525728 -0.532133 -0.091015 1.389584 0.460949 -1.553386 -2.278039 -1.675562 -0.452556 1.174005 2.592539 1.027702 -1.226848 -0.434899 -1.431179 -1.023168 0.404452 -0.665242 -0.556817
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.841356 -0.114850 0.358167 0.456426 0.930132 1.551981 -1.276696 2.671352 1.040115 3.558818 -0.026154 -1.472253 -1.562142 1.320543 1.418591 0.101874 -0.449867 0.553283 0.759287 -4.564402
wb_dma_ch_sel/always_7/stmt_1/expr_1 3.195801 1.027377 -3.155160 -1.280303 0.481677 0.747563 -0.680833 1.298504 -1.407635 -1.673498 0.980901 0.175029 -0.049110 -1.336168 -2.041443 -2.325472 -1.191504 3.246178 -0.372882 1.016340
wb_dma_ch_sel/input_nd_i 2.241246 -1.869276 -0.403403 -2.110174 2.073477 0.456327 -0.859503 2.666678 1.485714 1.826385 0.262558 -2.406922 -0.751669 -1.239610 1.901743 0.353439 -0.606181 2.338945 -3.635529 -4.626719
assert_wb_dma_ch_sel/input_req_i 1.787694 -1.452592 -1.174051 0.237994 1.821777 0.583149 -0.337143 0.709926 -0.411647 -0.468665 0.699430 -0.904935 0.719864 -0.439002 -0.054000 0.106647 -0.091560 2.480416 -1.587257 -1.024169
wb_dma_ch_rf/reg_ch_rl -1.881601 -0.603789 0.264558 2.410716 -1.200056 -0.901517 -0.135816 -0.629640 -1.372336 0.403042 -1.380686 -1.549372 1.018614 2.245893 -0.438380 0.190725 1.782941 -0.528781 2.113324 0.324568
wb_dma_de/reg_paused -1.270406 -1.334911 0.147759 0.084274 -1.574911 -1.802724 0.781891 -1.227751 -0.525048 1.081509 -0.541865 0.165325 1.222404 -0.069725 -0.979794 -1.474185 -1.039052 -1.075875 0.916560 2.200917
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.491760 -1.522455 -0.290219 -3.723597 -0.767310 -2.450426 -0.444144 -0.839017 -0.215861 -0.199318 -0.995574 -0.538801 0.069906 -2.866180 0.108390 -1.707697 -1.096838 0.552675 -3.510898 -1.070124
wb_dma_wb_if/wire_mast_drdy 1.912452 -0.165527 -2.504943 -1.093529 -2.381041 2.871902 -0.585790 4.333896 -1.596578 2.669137 0.708878 0.764588 0.136130 -2.157240 -0.977142 -2.010352 -2.822498 4.341508 0.159187 -0.469010
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.039085 -1.166812 -1.430003 2.922736 2.315150 2.172727 -1.053647 1.404295 -1.288444 0.766923 1.031483 -0.801205 0.666045 1.664533 -0.525811 -0.073355 -0.015676 3.035328 1.246530 -1.786487
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 3.300352 0.994052 -3.229263 -1.257801 0.466428 0.751941 -0.774496 1.248140 -1.540272 -1.765337 0.992958 0.241865 0.047562 -1.308991 -2.143001 -2.431170 -1.176626 3.318361 -0.334853 1.132069
wb_dma_ch_sel/assign_100_valid/expr_1 -0.939612 3.202289 0.471531 -0.180532 -5.022652 1.292625 -2.023785 5.010066 1.557646 2.272257 -1.914045 -1.189551 0.653954 -0.163429 4.631162 -0.158101 1.550453 -0.263585 2.143768 -1.326200
wb_dma_wb_if/inst_u1 -0.813725 2.313585 3.273498 -4.799062 -4.578647 -0.579335 0.601593 1.102615 -2.019218 -0.126949 -1.614946 2.976407 -0.000951 -0.100290 1.381600 0.151851 -0.502229 -1.645250 0.111266 4.602624
wb_dma_wb_if/inst_u0 0.232767 2.920752 0.943487 -5.663253 -5.297261 -1.843929 4.135209 1.449851 -2.142632 2.916358 -1.660423 3.451606 0.767211 1.598769 -1.784010 -0.762237 -0.025812 -0.410406 -0.076944 2.486774
wb_dma_ch_sel -1.101488 1.219067 2.619016 -3.713006 -4.153539 -0.677002 0.594251 0.600060 -2.214810 0.731456 -3.248863 0.456870 2.100201 1.826645 1.084559 0.061014 -1.082886 -2.413302 1.244453 1.687441
wb_dma_rf/input_de_csr_we 3.383070 0.509340 -4.464231 -6.946849 2.459800 0.807248 -1.579395 2.073076 -0.487109 -1.300220 1.603382 -0.174241 -1.532265 0.028204 -3.052946 -1.920721 -2.353756 1.345842 -1.884921 -1.779248
wb_dma_rf/wire_ch0_adr0 -2.333423 2.118737 -2.477597 0.135328 -0.076367 1.382756 -3.213638 2.375750 0.772867 1.455815 -0.426936 -2.138293 -0.627223 2.155447 2.359367 -0.692912 2.174987 -3.510672 5.190948 -3.157290
wb_dma_rf/wire_ch0_adr1 0.627858 3.133510 1.617244 0.536606 -4.394248 -1.107553 1.569766 -1.779784 -0.284471 0.570228 -0.116845 1.425651 -0.653088 -0.948005 -1.267957 -1.215328 3.268254 -0.189694 -1.412938 1.684593
wb_dma_de/always_9/stmt_1/expr_1 -0.677080 0.081783 0.196982 -3.752343 -2.352185 -3.112689 1.222032 1.473067 1.447079 0.086665 -2.242927 -3.149157 -0.908550 -1.747503 0.425152 -0.309803 -0.096685 0.173029 -2.862159 -0.233009
wb_dma_ch_sel/always_42/case_1/cond 0.746942 -1.399366 -0.343341 -3.477472 -0.325020 -1.225862 -1.004466 -0.451439 -3.363861 -1.455828 -1.150746 0.794461 2.920482 1.962950 -0.412973 -0.616939 -0.960606 0.156864 -0.122932 0.887152
wb_dma_wb_slv/input_wb_cyc_i -0.292137 3.883559 3.482173 -4.250029 -2.119555 -0.570444 3.403377 1.676326 -0.795998 2.024531 -2.047520 0.560619 -4.704549 -1.131195 -0.705555 -0.134558 -0.718095 -1.062420 -0.879789 3.018095
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 2.337958 0.380258 0.052069 -0.239476 1.655355 2.361091 -1.346708 0.404005 -2.959272 -0.556016 0.791712 1.641656 0.579195 -0.362003 0.949659 -0.139854 1.080983 1.623932 -0.562461 0.676790
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.155247 -0.892937 -2.220662 -2.112681 1.788280 1.098944 -2.223024 -0.108871 -3.290030 -1.352564 0.962882 0.937500 2.030973 2.237564 -1.306299 -0.895669 -0.021779 0.739504 0.146412 -0.625419
wb_dma_de/reg_tsz_cnt 1.331511 -0.434014 0.178340 -2.802823 -2.480796 -3.776364 -0.889497 -1.520464 -0.322686 0.291889 -1.497010 -0.408837 -0.232437 -3.277854 0.158948 -3.467485 -0.554756 0.674972 -3.225217 -1.731010
wb_dma_ch_sel/reg_ndr 2.167897 -1.883622 -0.480754 -1.939165 2.181308 0.528145 -0.833026 2.603191 1.578751 1.904437 0.335980 -2.420170 -0.848517 -1.254272 1.808590 0.410191 -0.609196 2.339254 -3.620181 -4.681683
wb_dma_de/assign_83_wr_ack/expr_1 0.504024 -1.596241 -0.298507 -3.692677 -0.759212 -2.505111 -0.329958 -0.797062 -0.049804 -0.247847 -0.988334 -0.662247 0.013055 -2.999678 0.043943 -1.596172 -1.201908 0.664996 -3.684756 -1.031883
wb_dma_de/reg_de_txsz_we 0.404909 -1.461065 -2.092842 -0.694880 0.394891 -2.438045 1.178842 0.432240 1.347622 0.467996 -0.631961 -4.787611 -2.471496 -2.297030 -2.401244 -1.110146 0.549866 2.499127 -3.732245 -2.309717
wb_dma_ch_rf/reg_pointer_sr 0.017944 2.023990 0.696565 -1.371655 -2.120451 0.448900 0.151897 0.781311 -1.189118 -1.074617 -0.671857 0.682413 0.464825 0.282767 0.182946 0.384851 1.184641 -0.818732 -0.382382 2.467087
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.816166 -1.493156 -1.234547 0.235808 1.902418 0.592064 -0.364375 0.697130 -0.386914 -0.451273 0.730985 -0.924470 0.717162 -0.501913 -0.078289 0.071495 -0.106697 2.523646 -1.625979 -1.066099
wb_dma_rf/input_de_adr1_we -0.250949 1.710629 0.962432 0.847340 -1.801893 0.286721 1.735120 -0.302360 0.645719 1.497691 -0.000968 0.551304 -1.248785 -0.533899 -0.955655 -0.198258 0.830142 -0.451038 -0.516733 0.417989
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.683899 -0.640071 -1.142521 -5.615911 1.855969 -1.913858 -2.708941 0.949046 4.766818 -1.874768 -0.145165 -0.386264 -0.916254 -0.950287 2.220924 0.081885 -3.479766 -2.235821 -0.788750 -2.346890
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.175493 -1.660483 -0.496351 -0.052744 1.474441 0.457923 -1.622663 -2.413881 -1.659729 -0.372336 1.225127 2.660547 1.044609 -1.324470 -0.433971 -1.485203 -1.088166 0.388828 -0.749797 -0.727564
wb_dma_ch_sel/always_43/case_1/cond 1.266701 -0.568454 0.046982 -2.636511 -2.373955 -3.824537 -0.833106 -1.801531 -0.391093 0.209152 -1.363191 -0.400039 -0.247810 -3.398161 -0.089685 -3.541778 -0.599252 0.699121 -3.262105 -1.634787
wb_dma_ch_rf/reg_ch_adr0_r -2.063559 1.557339 1.648026 -1.563449 -0.336873 1.675766 -2.837606 2.371783 -1.231814 0.590808 -1.479811 0.854172 0.291628 3.228888 4.226232 1.665541 1.393620 -2.924488 4.523088 0.187798
wb_dma_ch_pri_enc/input_valid -1.061114 -1.217780 1.525447 -0.165979 0.075535 -0.831374 0.383480 -2.658340 0.079647 -0.120053 0.079881 2.237374 0.399867 -1.196043 0.176367 0.088160 -1.087846 -1.400981 -0.672693 0.521721
wb_dma_ch_pri_enc/reg_pri_out1 1.196567 -1.631471 -0.562444 -0.092765 1.444621 0.452877 -1.488169 -2.237666 -1.584811 -0.437118 1.192299 2.504143 1.049954 -1.256450 -0.403190 -1.359286 -1.065663 0.507857 -0.772987 -0.671584
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.645974 0.294420 -1.688089 -0.493235 -3.846707 1.643073 0.602683 3.479717 -1.243878 1.368091 -0.257279 -0.326579 1.068306 -0.990782 -0.744384 -0.317657 -0.416944 2.294438 0.457705 1.754447
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.331573 0.319475 -0.318366 2.768597 0.631223 1.711958 -0.747818 0.739962 -0.853223 1.217071 0.393661 0.111173 -0.091984 2.101168 -0.452164 -0.111836 0.084387 0.635815 2.850348 -0.827795
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.071357 -0.489964 -0.218366 -2.313895 0.340470 -0.197284 -0.417051 -0.507305 -1.936280 -1.171911 -0.187173 0.802267 1.628026 2.512652 -0.732218 0.495069 -0.088445 -1.189516 0.386894 0.837325
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.218145 -0.721654 1.760417 -0.605266 1.532382 1.516659 -0.957569 -2.095133 -2.952500 -0.556926 0.785105 3.896045 0.987562 -1.526441 1.273215 -0.023352 -0.056838 0.061914 -1.172189 1.285950
wb_dma_ch_sel/input_req_i 3.788767 1.629373 -2.685318 0.153804 -0.342932 0.489604 -2.046542 0.379713 -3.812283 -0.892456 0.499801 0.996571 0.878195 2.554713 -2.946837 -3.589975 -0.529214 2.383701 2.663816 0.018349
wb_dma_rf/assign_4_dma_abort/expr_1 1.959622 -1.626928 -0.134499 0.340487 2.216835 1.986292 -2.716765 0.366273 -0.688827 2.955857 1.097514 1.187724 -0.422612 0.135104 1.044730 -1.271934 -1.400042 0.918653 0.083869 -4.877066
wb_dma_rf/always_1/case_1/stmt_8 -1.645928 -1.460195 0.798401 -1.175422 1.088336 -3.131299 -2.275286 -0.147052 0.355964 0.952538 -0.557250 -1.242745 -0.013509 1.047256 3.504940 -0.438742 2.125482 -2.498979 0.491553 -1.586298
wb_dma_ch_rf/wire_ptr_inv 1.737190 -1.419222 -1.161471 0.229122 1.802757 0.568110 -0.353189 0.739358 -0.374346 -0.466687 0.704019 -0.917181 0.718922 -0.471281 -0.052782 0.139690 -0.052613 2.448853 -1.564025 -0.977781
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.572033 -0.472996 -0.074193 -0.000071 0.271283 0.181770 -1.614502 -2.789943 -0.208973 1.605656 0.920430 2.407608 -1.428182 -1.397297 -1.006658 -2.085535 -1.015342 -1.927880 0.270530 -2.103631
wb_dma_ch_sel/assign_138_req_p0 0.507075 0.294508 -0.126441 1.120156 -1.170499 0.668660 -0.798928 1.292678 -0.570822 3.653706 -0.651753 -2.027783 -0.841250 0.895249 -0.083830 -1.061597 2.114172 0.742852 -0.473868 -3.791908
wb_dma_rf/always_1/case_1/stmt_1 -1.142080 -1.238324 0.142011 -0.026507 -1.549044 -1.776632 0.758847 -1.125023 -0.417925 1.101172 -0.506038 0.171358 1.173157 -0.155126 -0.887583 -1.465520 -1.066208 -1.008712 0.788010 2.013184
wb_dma_rf/always_1/case_1/stmt_6 -3.096452 0.682838 5.653988 -0.540567 -1.001459 -2.187476 0.700473 -0.314057 0.214796 0.360702 -2.021420 0.625344 -4.346982 1.548211 1.189216 2.479479 -1.033639 -3.150009 0.382877 1.149275
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039706 2.832626 2.101543 0.118516 -0.225501 2.339552 1.221376 2.773249 3.249469 3.982828 -0.177070 -0.695573 -3.783653 0.076157 0.732020 0.656178 -1.362753 -0.522581 -0.048435 -3.473759
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.760213 -1.400325 -1.158339 0.174437 1.727008 0.549574 -0.348938 0.738130 -0.412816 -0.504350 0.656282 -0.882544 0.726867 -0.462335 -0.009065 0.108837 -0.056435 2.453032 -1.558855 -0.925313
wb_dma_ch_sel/always_43/case_1 1.272552 -0.564103 0.243517 -2.772499 -2.317041 -3.748069 -0.825630 -1.704853 -0.352000 0.143348 -1.421942 -0.297131 -0.163719 -3.296727 0.179911 -3.369846 -0.555285 0.617497 -3.272002 -1.584566
wb_dma_ch_sel/assign_9_pri2 2.455920 -0.627149 -2.223643 0.229336 1.651438 1.422350 -2.018378 0.310483 -1.656768 -0.306274 1.244172 0.297473 0.631736 -0.176915 -0.674271 -1.522223 0.001548 2.114340 -0.226636 -1.442366
wb_dma_pri_enc_sub/always_1/case_1 1.153474 -1.627075 -0.524350 -0.114252 1.415021 0.445407 -1.510354 -2.319569 -1.560426 -0.366719 1.174310 2.557262 1.021382 -1.322681 -0.425676 -1.395641 -1.090430 0.439189 -0.804916 -0.655431
wb_dma_rf/always_2/if_1 -0.978194 -2.682705 1.907497 -1.324002 -1.161530 -2.495218 -2.616625 -3.272075 -4.345778 2.270914 -0.848919 1.121938 1.571880 3.838955 -1.196966 -1.872215 1.269406 -3.083762 0.046876 -1.179489
wb_dma/wire_dma_abort 1.855178 -1.583109 -0.002416 0.251277 2.085606 1.915007 -2.730963 0.340480 -0.634916 3.022021 1.021192 1.216713 -0.386458 0.117720 1.145535 -1.248385 -1.478917 0.815659 0.118905 -4.845425
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 4.181335 2.071127 -2.708767 2.428735 -0.509089 0.790147 -1.925733 0.678180 -2.397099 0.020243 0.813622 0.579377 -0.359102 0.192572 -2.286296 -4.326000 -0.443366 3.624518 2.396527 -0.625407
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.487812 0.344159 0.058845 -0.333224 1.701845 2.400205 -1.425855 0.419193 -3.085496 -0.555201 0.815152 1.696380 0.661783 -0.359203 0.958695 -0.159586 1.034681 1.669908 -0.586587 0.705200
wb_dma_wb_if/input_wb_stb_i -0.211422 1.378304 0.179923 4.027100 -0.010498 1.749236 0.859833 0.393710 1.816273 5.526755 0.839661 -1.470111 -4.818813 0.581812 -2.367316 -1.005773 1.075000 -0.115620 0.888411 -4.691826
wb_dma_rf/input_de_txsz 0.966511 -1.109595 -0.827850 -3.660154 -0.760098 -2.527227 0.894923 2.262925 1.036428 -0.346655 -1.637858 -3.979292 -0.258267 -2.070573 0.463644 -0.201056 -0.142943 2.449213 -4.281833 -1.092806
wb_dma_ch_pri_enc/wire_pri3_out 1.176341 -1.589504 -0.546810 -0.126755 1.390155 0.494678 -1.523328 -2.245489 -1.629160 -0.390094 1.170318 2.540892 1.036777 -1.281513 -0.432969 -1.412109 -1.059095 0.483962 -0.725029 -0.674769
wb_dma_ch_sel/wire_gnt_p1 -1.081515 -1.321363 1.570124 -0.116875 0.082214 -0.869510 0.385823 -2.789958 0.018055 -0.167298 0.140143 2.300431 0.421506 -1.258366 0.164314 0.079117 -1.141597 -1.445433 -0.697021 0.579578
wb_dma_ch_sel/wire_gnt_p0 5.683179 4.831573 2.115669 -2.271107 0.698066 4.249510 -0.552539 4.087248 0.998490 -0.122927 0.284564 2.812973 -0.191097 1.810434 1.994459 0.582794 -3.181908 1.527578 0.260817 -0.479564
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.047192 2.812517 2.118574 -0.046757 -0.201681 2.324618 1.182043 2.895873 3.435035 3.953262 -0.190796 -0.763047 -3.801206 0.050362 0.869537 0.709257 -1.475371 -0.572796 -0.171975 -3.604308
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.788216 -1.456672 -1.230069 0.253536 1.854298 0.577379 -0.374880 0.694904 -0.405076 -0.451935 0.706822 -0.900237 0.751497 -0.445888 -0.039874 0.109551 -0.084174 2.489975 -1.606557 -1.004593
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.041373 -1.200060 0.117240 -0.017545 -1.476438 -1.684351 0.644018 -1.002414 -0.404243 1.060593 -0.536237 0.070708 1.157655 -0.118694 -0.769511 -1.419714 -1.049652 -0.941520 0.794686 1.885390
wb_dma/input_wb0_err_i 2.008511 -1.858371 -0.141456 0.424825 2.359618 2.017436 -2.763587 0.299026 -0.629706 3.010193 1.178555 1.226971 -0.336329 0.029939 1.082206 -1.233529 -1.507596 1.028992 -0.040604 -5.007418
wb_dma_ch_sel/always_44/case_1/stmt_4 0.842338 -0.356191 4.676913 -1.641744 -0.210311 0.529208 0.115562 0.278127 -2.462950 -0.977070 -1.096420 3.351320 1.302207 1.364630 2.522621 2.506213 -0.660189 0.818104 -0.564312 3.573541
wb_dma_ch_sel/always_44/case_1/stmt_1 0.414319 4.335000 -1.471345 3.108944 -0.071569 3.023845 -3.605763 1.642234 -1.020816 2.381259 0.399075 -0.307482 -1.643253 2.094009 1.177478 -2.670964 2.660304 -2.416367 5.831714 -2.472751
wb_dma_wb_mast/wire_wb_data_o 1.048505 1.847653 -3.474302 -3.012032 0.580816 -0.115826 0.918656 0.551636 1.116873 -2.049815 1.164796 0.099717 -2.473895 -1.663087 -3.894195 -1.575034 -2.035441 0.897687 -0.232307 1.846666
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.118243 -2.431787 0.671192 -3.693467 -0.652538 -3.367344 1.285360 -0.340603 1.158619 -0.446715 -1.541290 -1.877205 0.136390 -3.266713 0.658873 -0.033878 -1.198742 1.080449 -4.985208 -0.670575
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.074418 -1.236780 1.534361 -0.160386 0.066239 -0.834232 0.371088 -2.678611 0.056961 -0.085698 0.135447 2.259730 0.395313 -1.231225 0.228111 0.079767 -1.113908 -1.421239 -0.672825 0.488109
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.748722 -1.439248 -1.132784 0.170043 1.773808 0.553873 -0.352368 0.713297 -0.354783 -0.449226 0.693087 -0.899727 0.746355 -0.461583 -0.015510 0.131427 -0.107429 2.437875 -1.613570 -1.004308
wb_dma_ch_sel/always_38/case_1/cond 2.297612 1.165521 0.756269 2.279417 -3.370903 -2.724409 -0.151680 -0.981966 1.816814 1.563386 -1.035475 -0.071265 0.828626 -1.956581 0.781615 -3.467185 -0.326908 1.715455 -1.388707 -2.929371
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 3.972810 1.885514 -2.561260 -0.185935 -1.103924 -0.646999 -1.289131 0.131879 -1.644980 -1.146588 0.532007 0.464934 -0.282913 -1.774432 -1.985404 -4.268198 -0.596512 3.178419 -0.195659 0.168047
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.952199 -1.228130 -0.956605 -3.618435 -0.735374 -2.642288 0.902675 2.185667 1.000375 -0.443209 -1.640310 -4.076114 -0.185155 -2.134667 0.389876 -0.184043 -0.075734 2.500030 -4.371625 -1.040078
wb_dma_de/assign_4_use_ed -0.659997 -0.491578 -5.151139 -7.101742 4.061342 1.031974 -4.949286 2.453971 1.024666 0.875118 1.545694 -2.227382 -1.752770 2.218125 0.606047 -0.945297 0.538233 -3.926443 0.817280 -6.094536
assert_wb_dma_wb_if/assert_a_wb_stb -0.344928 1.181292 2.675687 -3.714238 -2.164788 0.372913 0.745512 0.888824 -2.078380 0.067379 -1.717438 1.054586 1.386573 -1.138857 2.067631 0.166807 0.346660 -0.971492 -0.833968 3.929531
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.034995 -2.575846 0.135615 -2.349331 0.283823 -1.919930 -0.285280 1.352531 0.894271 1.003584 -1.432006 -3.907609 0.357075 -0.990170 1.894101 0.698116 1.023746 1.136679 -4.114177 -3.336832
wb_dma_ch_sel/assign_132_req_p0 1.381121 2.379466 2.501721 -0.051332 0.177096 2.689487 0.414724 1.941446 -0.264885 2.580757 -0.741210 -0.566488 -2.322303 -0.108777 1.438810 0.900812 1.326624 0.108091 -1.103210 -1.672835
wb_dma_ch_rf/always_25/if_1 2.162336 1.397475 1.206738 0.698919 -0.978205 -1.874181 0.175399 -0.329252 1.729016 -1.289211 -0.051223 1.589610 3.155068 0.218666 2.830436 -0.516147 0.166797 0.532767 -0.603004 0.114135
wb_dma_de/wire_rd_ack 0.514407 -1.483581 -0.381233 -3.739070 -0.899771 -2.532448 -0.349088 -0.740153 -0.227021 -0.336151 -1.060367 -0.687408 0.216704 -2.895065 0.103010 -1.620809 -1.024204 0.659120 -3.556422 -0.852163
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.881868 -0.141551 0.420606 0.347363 0.884618 1.588783 -1.260970 2.755589 1.017770 3.538921 -0.074193 -1.378252 -1.449637 1.332224 1.581743 0.155712 -0.433259 0.553776 0.709286 -4.497900
wb_dma/wire_slv0_adr -3.257116 3.989813 3.469198 -3.290390 -4.570417 -3.585423 -1.086996 -3.054242 -0.716647 0.857913 -2.998579 1.472174 -3.522914 0.974921 0.336027 -2.458118 1.007962 -7.081563 3.176563 0.991455
wb_dma_rf/input_dma_busy -1.465150 -0.986615 5.488931 -1.288432 -3.549632 -2.986726 -0.604723 -2.167470 -2.404311 -0.784529 -4.021180 -0.167696 0.385126 2.838447 0.823632 1.647312 0.342027 -1.299262 -0.911153 -0.372316
wb_dma_ch_sel/assign_96_valid/expr_1 -2.009859 2.354197 -2.180648 -0.611227 -4.519123 0.654060 -1.978627 2.866871 2.094208 2.211928 -0.996867 -1.545677 1.716905 0.016240 2.560782 -1.574773 0.777721 -2.743045 2.562574 -3.443742
wb_dma_ch_sel/always_4/stmt_1 2.253685 1.368024 0.838171 2.383206 -3.352512 -2.570418 -0.227806 -0.951533 1.892931 1.532191 -0.989830 0.077217 0.811827 -1.860021 0.856457 -3.411637 -0.373886 1.563022 -1.120846 -2.873429
wb_dma_rf/wire_pointer2_s -0.044335 2.061389 0.729138 -1.344575 -2.155898 0.478960 0.223729 0.731067 -1.283404 -1.130691 -0.681383 0.654882 0.564825 0.266356 0.187807 0.442514 1.306325 -0.873291 -0.450847 2.694715
wb_dma_de/reg_chunk_dec -0.336178 -2.789569 0.657607 -2.664393 -0.029350 -1.939526 -1.566186 -1.536604 -0.399370 1.009505 -0.926955 -0.472060 0.739798 -1.802997 1.487805 -0.873035 0.042037 -0.700261 -3.343567 -3.049300
wb_dma_de/reg_chunk_cnt_is_0_r 0.635630 -1.547518 -0.825337 -2.496932 -0.130650 -1.152338 -1.949051 1.036992 -0.393304 1.196690 -1.015820 -2.684178 0.299410 -0.621007 1.309962 -0.976353 1.183224 0.643323 -2.663321 -3.642962
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.122056 -1.261765 1.567729 -0.153141 0.046152 -0.893903 0.413081 -2.741861 0.065939 -0.117140 0.111179 2.292527 0.434877 -1.213109 0.177636 0.119713 -1.125910 -1.485026 -0.681360 0.585372
wb_dma/wire_wb0_cyc_o -1.160658 -1.170756 1.590024 -0.213825 -0.023748 -0.918497 0.446049 -2.668336 0.013681 -0.147693 0.037934 2.272346 0.405597 -1.145155 0.227622 0.090078 -1.080739 -1.500658 -0.640308 0.666750
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 2.584736 0.348422 0.048627 -0.289173 1.803417 2.525859 -1.432471 0.523061 -3.103505 -0.631996 0.875691 1.769941 0.767153 -0.349181 1.047187 -0.151012 0.996033 1.787403 -0.643224 0.700200
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.844406 1.227745 0.903965 -3.127760 -2.707672 1.327055 -0.284638 2.422429 1.126275 -0.468039 -1.519230 1.778157 0.234108 0.689393 1.394499 1.277778 -3.849043 -0.307175 2.693311 0.275372
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.302720 1.665407 2.669688 -4.094264 1.561730 2.589991 -0.911443 1.041101 -1.582630 -1.005739 -0.876721 2.577696 -0.038116 1.565702 1.205557 1.218635 -3.055856 -0.849374 0.127627 0.746024
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.303772 1.649778 0.992713 0.881920 -1.771117 0.256922 1.724499 -0.333797 0.659821 1.486998 0.008696 0.538319 -1.217798 -0.511305 -0.967831 -0.161742 0.783791 -0.478289 -0.509691 0.418404
wb_dma_ch_rf/reg_ch_adr1_r -0.313779 1.666039 0.985652 0.869008 -1.822254 0.254204 1.733162 -0.344512 0.674987 1.527038 -0.040649 0.493327 -1.212361 -0.536545 -0.945842 -0.225262 0.837925 -0.474929 -0.540937 0.354790
wb_dma/input_wb0_cyc_i 0.665035 4.732587 1.416191 -2.392318 -0.273430 -1.137877 4.849749 2.116470 2.474682 2.051305 -0.756691 0.050188 -8.171473 -0.575561 -3.302215 -0.046767 -3.039473 0.168384 -0.142520 0.162749
wb_dma_ch_sel/always_8/stmt_1 2.131272 -0.907552 -2.130627 -2.181578 1.734364 1.044317 -2.239011 -0.217911 -3.348459 -1.336185 0.914683 1.090707 2.076922 2.248325 -1.315478 -0.998053 -0.022975 0.674583 0.149146 -0.541485
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 3.159756 0.436551 -3.336569 -3.491868 0.828082 0.498839 -1.058080 0.746314 -3.146360 -2.816705 0.829925 0.865827 1.506766 1.015399 -2.785885 -1.820767 -1.248942 2.173758 -0.194272 1.726139
wb_dma_wb_slv -0.922235 2.258981 3.326746 -4.821929 -4.647970 -0.853328 0.610773 0.912999 -2.272707 -0.281755 -1.790072 2.985332 0.045395 0.139088 1.311849 0.168425 -0.469784 -1.821878 0.257678 4.634608
wb_dma_de/inst_u0 -0.836604 1.751333 1.331599 -1.622424 -1.271284 1.213201 -0.732938 2.298257 2.270589 -2.261133 -1.426394 0.771163 3.164813 0.337671 5.490314 2.842239 -0.365791 -1.403797 1.477578 0.547781
wb_dma_de/inst_u1 1.702465 1.267682 0.556541 0.855388 0.877293 0.097969 0.199204 1.008000 4.376595 -1.414565 0.211210 -0.354910 0.577551 -0.997351 2.213368 0.676748 -2.453936 0.411872 -0.577817 -1.414610
wb_dma_pri_enc_sub/input_pri_in 1.351199 -1.665593 -0.666824 -0.107694 1.582816 0.582662 -1.672617 -2.296730 -1.657323 -0.393544 1.268704 2.640400 1.069573 -1.304318 -0.446480 -1.508641 -1.124933 0.580270 -0.769500 -0.776745
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 0.274550 -1.587656 -2.101515 -0.682511 0.374932 -2.592599 1.223710 0.312284 1.315899 0.447012 -0.689431 -4.935387 -2.457006 -2.316136 -2.438273 -1.128742 0.629726 2.472702 -3.801136 -2.305887
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 2.449368 0.379756 0.097227 -0.268090 1.762077 2.482170 -1.382209 0.419488 -3.095305 -0.580323 0.828126 1.744928 0.645530 -0.396312 1.037786 -0.150456 1.094142 1.689464 -0.602448 0.727790
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.623034 0.351993 -0.148995 0.971179 -1.322582 0.628127 -0.809709 1.262941 -0.713339 3.599632 -0.691251 -1.899466 -0.798139 0.859701 -0.170542 -1.241576 2.009532 0.822380 -0.466881 -3.705617
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.953946 1.566170 1.742360 -1.247194 -0.268894 1.778630 -2.961978 2.223566 -1.564634 0.684072 -1.404235 0.987484 0.278727 3.236751 4.257729 1.539893 1.682211 -2.860572 4.561066 0.268908
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.737346 -1.405957 -1.153040 0.193778 1.789701 0.584411 -0.358645 0.745607 -0.374087 -0.460863 0.680251 -0.918525 0.718158 -0.469299 -0.034126 0.136178 -0.089740 2.441983 -1.554345 -0.980969
wb_dma_de/reg_de_adr1_we -0.303862 1.651520 0.980244 0.852747 -1.776166 0.254093 1.703050 -0.390631 0.678077 1.533912 -0.016990 0.519598 -1.190440 -0.545830 -0.965460 -0.166940 0.819285 -0.501595 -0.537980 0.305852
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.742666 1.793951 0.477813 0.337991 -1.944077 -0.901869 -0.676223 -0.451855 0.828757 1.363476 0.228946 2.222522 1.001494 0.080395 0.030572 -3.203434 -1.889068 1.150943 -0.439463 -2.905045
wb_dma_ch_sel/always_46/case_1 -2.572846 -1.494815 -2.253829 -1.533861 -0.010299 1.019345 -0.422030 0.929400 0.979332 -0.307131 0.032910 -1.430748 -0.368050 0.443826 -1.264721 1.452708 -0.661883 -0.515994 0.549233 -0.980788
wb_dma_ch_rf/assign_11_ch_csr_we -1.036566 3.636024 1.596674 -3.619462 -3.675557 1.004520 -1.697760 3.542684 1.477239 -1.226519 -2.349961 0.715054 -1.829300 0.507251 2.214817 1.223471 -2.621009 -1.378732 1.896668 -0.793524
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.452283 -0.888990 -1.690440 -1.347691 -0.979384 -2.560250 1.489699 0.303315 -0.750157 -2.718814 -1.264222 -2.780485 1.181665 -1.476860 -1.545184 -0.433848 0.454709 2.688432 -2.510230 2.431944
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.518240 0.433771 0.136326 -0.425128 1.728708 2.491351 -1.366378 0.522558 -3.141146 -0.582278 0.777590 1.774017 0.683716 -0.390408 1.090953 -0.125393 1.027404 1.679828 -0.631504 0.783922
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 0.935219 2.877101 2.100317 -0.044611 -0.384796 2.233940 1.153940 2.791125 3.130757 3.982015 -0.264817 -0.709879 -3.756891 0.142695 0.756824 0.574429 -1.270188 -0.628528 -0.003279 -3.381236
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.846422 -0.108813 0.442635 0.290754 0.811850 1.471383 -1.246396 2.671048 1.007968 3.457091 -0.089296 -1.406114 -1.460045 1.245810 1.519507 0.117050 -0.489295 0.510649 0.681843 -4.414930
wb_dma/wire_de_adr0_we 0.331009 0.264448 -0.334600 2.698930 0.629892 1.632506 -0.724351 0.713090 -0.809873 1.173373 0.363301 0.074024 -0.074048 2.002390 -0.409587 -0.132712 0.110307 0.596828 2.725465 -0.822353
wb_dma_wb_slv/wire_rf_sel -0.210292 0.481538 3.957822 1.586618 -1.518329 -1.939177 4.069125 -0.910660 -2.187769 4.752418 -1.200646 0.769355 -3.800892 2.726637 -2.478252 0.375167 1.153741 0.700144 -0.247209 -0.595298
assert_wb_dma_wb_if -0.143264 1.260598 2.412052 -4.049383 -2.027148 0.353220 0.780618 0.877931 -1.819389 -0.126282 -1.550364 1.141763 1.192486 -1.397607 1.869353 -0.034109 -0.036543 -0.881804 -1.009165 3.919525
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.784508 -1.452658 -1.209600 0.202195 1.811008 0.581141 -0.343385 0.744348 -0.380143 -0.500167 0.695481 -0.950339 0.709356 -0.494459 -0.062249 0.102730 -0.086423 2.533081 -1.633400 -1.006620
wb_dma_ch_sel/assign_120_valid 0.988030 -1.392782 -1.114161 0.197597 0.568613 0.415768 -2.623267 1.656856 -1.221505 2.299540 -0.655114 -2.584919 0.329049 1.349303 0.926985 -1.048928 1.218153 1.337433 -0.022393 -4.460652
wb_dma/wire_wb1s_data_o 0.983290 1.935644 -3.426732 -3.053005 0.409395 -0.182818 1.021457 0.569521 1.088233 -2.096298 1.099621 0.082812 -2.433520 -1.619081 -3.851606 -1.531126 -1.948464 0.873500 -0.163476 1.971318
wb_dma_de/wire_adr0_cnt_next1 -1.015419 1.713274 1.429926 -1.799631 -1.455006 0.887437 -0.583824 2.170373 2.288862 -2.328000 -1.560930 0.837817 3.151466 0.360324 5.379472 2.825908 -0.417589 -1.553866 1.445447 0.817015
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.743257 -1.441698 -1.185655 0.218324 1.816129 0.576726 -0.320120 0.751592 -0.369119 -0.468100 0.686950 -0.936106 0.725341 -0.481795 -0.045725 0.118794 -0.104100 2.500499 -1.632501 -0.974573
wb_dma/wire_pt0_sel_o 1.379897 3.123199 -2.619890 -3.648448 1.359026 0.656980 1.673038 1.166074 3.050600 -2.477885 1.175898 0.003535 -3.993394 -2.215046 -3.584392 -0.707944 -3.611974 0.297272 -0.401844 1.715821
wb_dma/wire_pt0_sel_i -0.705540 0.698899 3.553268 -4.430716 -2.495862 -0.040177 0.706238 -0.491700 -1.661454 0.218068 -1.702137 2.776500 1.503463 -1.977246 2.278515 -0.034592 -0.984727 -1.942172 -1.303547 3.646276
wb_dma_ch_rf/always_11 1.019035 -2.967774 1.281165 -2.368842 1.944613 -0.464890 -0.379249 -0.037553 1.505939 1.617529 0.271236 -0.080770 -0.258348 -2.317206 2.144654 0.547670 -1.725641 0.736187 -4.165762 -3.753161
wb_dma_ch_rf/always_10 1.920878 -1.675520 -0.039020 0.383470 2.233436 2.013436 -2.741543 0.269882 -0.733574 2.905174 1.084965 1.338879 -0.289005 0.111365 1.130256 -1.206966 -1.483535 0.896095 0.157123 -4.769456
wb_dma_ch_rf/always_17 1.096754 -0.327121 0.361007 -2.797966 -2.752602 -3.879366 -0.819681 -1.699752 -0.320661 0.254163 -1.614880 -0.328173 -0.217235 -3.284444 0.202831 -3.464855 -0.538694 0.414503 -3.128088 -1.493629
wb_dma_ch_rf/always_19 -2.249908 -0.739276 0.619129 -0.325591 -1.902072 -2.498657 0.571587 -1.274918 -0.573089 -0.779343 -1.826463 -1.641716 1.082713 0.223178 0.049667 0.341858 1.703072 -1.220184 -0.613930 1.171560
wb_dma_ch_rf/input_de_csr_we 3.212268 0.722698 -4.392606 -6.963666 2.341500 0.736828 -1.466002 2.042152 -0.294604 -1.155941 1.561925 -0.267724 -1.896050 0.000126 -3.160868 -1.935523 -2.335378 1.154010 -1.844052 -1.808376
wb_dma_ch_sel/assign_147_req_p0 0.599771 0.252052 -0.176032 0.769635 -1.410426 0.477632 -0.890851 1.212360 -0.800805 3.512093 -0.766195 -1.918835 -0.616722 0.845009 -0.068634 -1.272587 2.017235 0.772167 -0.552624 -3.649412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.962075 2.816817 1.989756 0.169238 -0.214600 2.349859 1.215572 2.721803 3.282527 4.071657 -0.096875 -0.743625 -3.989587 0.059594 0.558222 0.545350 -1.358163 -0.584344 -0.007819 -3.548583
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.060594 -0.400630 0.027718 0.430599 0.837458 -0.228321 0.139908 -0.100160 1.170347 1.697558 0.253236 -1.278750 -2.076329 -0.347342 -0.445958 -0.175592 0.200830 -0.170922 -0.825288 -2.453859
wb_dma_wb_if/wire_slv_dout -3.757770 4.614882 -0.348069 -1.384892 -6.044331 0.430276 -1.945831 1.249379 -1.483379 3.645560 -0.650016 -0.005106 -5.589532 -0.021722 -2.788471 -3.551546 1.738727 -5.016467 3.947892 2.021811
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.145638 -1.399913 0.149552 0.097655 -2.947691 -3.668612 -0.341468 -2.045315 -1.299313 2.174689 -1.486792 -0.153536 0.668228 -1.407840 -1.242677 -4.433515 -1.550634 0.123857 0.398513 0.183324
wb_dma/wire_pointer 2.149461 -0.825159 -2.172431 -2.169424 1.746114 1.136699 -2.259156 -0.110120 -3.300074 -1.315160 0.945632 1.017206 2.024012 2.231068 -1.276061 -0.910714 -0.051967 0.740213 0.156715 -0.585967
wb_dma_de/assign_75_mast1_dout/expr_1 0.950378 1.894936 -3.494457 -3.048997 0.532044 -0.153415 0.937248 0.479270 1.104747 -2.103199 1.181001 0.142608 -2.472789 -1.595133 -3.912861 -1.553463 -1.957103 0.818640 -0.180892 1.897717
wb_dma/wire_ch3_csr -0.915729 3.764046 -2.428303 -3.076630 -3.487633 -0.221163 1.339580 1.676219 -0.293933 0.290239 -1.453712 -1.115585 2.161764 -0.620541 0.703761 -1.825064 1.153424 -2.730846 1.474101 0.785014
wb_dma_ch_rf/assign_27_ptr_inv 1.774046 -1.474281 -1.215523 0.238053 1.821842 0.618208 -0.342698 0.747840 -0.403230 -0.478565 0.712308 -0.937073 0.751206 -0.454889 -0.032322 0.097093 -0.073887 2.527828 -1.620922 -1.030323
wb_dma_de/reg_adr1_inc -0.283789 1.712334 0.988363 0.857247 -1.816479 0.227245 1.730200 -0.372427 0.579424 1.481281 -0.056929 0.563992 -1.168678 -0.555313 -0.990116 -0.237290 0.816452 -0.474185 -0.516157 0.452956
wb_dma_ch_sel/input_ch6_csr -0.779885 3.094259 -0.199069 -4.487328 -3.100054 0.437957 1.041221 2.119328 -1.102564 0.031920 -1.847241 0.471191 2.068356 -0.288053 1.853685 -0.262359 0.500220 -2.140111 0.764646 2.233042
wb_dma_de/input_mast0_err 1.949936 -1.722923 -0.041978 0.292819 2.180334 1.899792 -2.754973 0.262628 -0.659772 3.023410 1.074165 1.289879 -0.355009 0.022904 1.022917 -1.332311 -1.530964 0.908227 0.056212 -4.903979
wb_dma_de/assign_68_de_txsz/expr_1 1.780515 -0.294923 -0.365122 -2.576929 -2.241016 -3.962299 0.399551 1.154943 0.889491 0.138593 -2.034605 -3.805399 -0.502086 -2.585448 0.474721 -2.076682 0.376076 2.535629 -4.177127 -1.846377
wb_dma/wire_ch2_csr -0.921384 3.713076 -2.273063 -2.992210 -3.570992 -0.266653 1.299248 1.820664 -0.268827 0.284451 -1.475485 -1.073748 2.183995 -0.630705 0.840639 -1.820027 1.093864 -2.594515 1.543827 0.946972
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.273350 -1.703065 -0.602678 -0.064671 1.538511 0.525659 -1.623427 -2.330668 -1.631240 -0.438039 1.250767 2.587261 1.090251 -1.284274 -0.406556 -1.425142 -1.084967 0.535917 -0.763108 -0.734948
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.798805 -1.505224 -1.219649 0.265755 1.855937 0.612892 -0.337895 0.692656 -0.362931 -0.494555 0.725302 -0.914003 0.735558 -0.483956 -0.053231 0.090504 -0.078887 2.530197 -1.615791 -1.049537
wb_dma_rf/input_ndnr 3.677391 0.594898 -2.452271 -3.410605 0.770334 0.692213 -1.342254 3.089381 0.317111 0.623726 0.565940 -1.220251 -1.428628 -2.015085 -0.186394 -2.173495 -1.623116 3.103215 -2.286076 -2.555736
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.703458 -1.414708 -1.152362 0.216752 1.793054 0.562153 -0.337306 0.721833 -0.341131 -0.446653 0.682860 -0.915815 0.701684 -0.429850 -0.028614 0.159897 -0.064969 2.417970 -1.595511 -0.970633
wb_dma_de/always_19/stmt_1 2.543666 0.252328 2.763783 2.146713 0.708921 0.714434 -0.794014 1.431277 2.121333 -0.875978 -0.383813 1.775640 1.701681 2.480239 2.325092 1.396560 -3.821923 2.021183 1.782143 -0.385474
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -1.745015 -0.039089 -1.038259 -0.142191 -1.584589 -1.484580 -1.384439 -1.484846 -0.822023 0.842546 -0.884072 -1.430903 -0.778972 -0.079436 -1.247756 -1.848034 1.805485 -1.691494 0.332071 -1.408442
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -3.110158 0.497311 -4.729784 -1.584393 0.579379 0.162450 -4.994400 -1.817889 2.943362 0.804661 1.125247 -0.598205 -2.048971 -0.452431 -1.346333 -3.042190 0.063125 -5.143142 2.382676 -5.388054
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.658366 0.128188 -0.234177 1.039986 -1.085448 0.594606 -0.872205 1.310652 -0.595082 3.668042 -0.675934 -2.205614 -0.778434 0.808342 -0.098665 -1.180640 2.119797 0.968522 -0.688304 -4.023365
wb_dma_de/assign_78_mast0_go/expr_1 -1.099588 -1.224063 1.577506 -0.166113 0.006336 -0.880765 0.403485 -2.684987 0.038165 -0.088374 0.062409 2.220173 0.409838 -1.149369 0.220735 0.106202 -1.091771 -1.499636 -0.634256 0.575350
wb_dma/assign_6_pt1_sel_i 1.320231 3.176446 -2.656112 -3.681856 1.313630 0.641257 1.682682 1.177441 3.123327 -2.513741 1.135464 -0.046289 -4.010489 -2.286563 -3.553019 -0.737925 -3.669738 0.184789 -0.397207 1.764115
wb_dma/wire_mast1_adr 2.537574 0.296185 2.856603 2.154734 0.780045 0.868367 -0.659037 1.496364 2.125092 -0.896423 -0.341339 1.870029 1.592592 2.520847 2.226305 1.553818 -3.902625 2.057797 1.783712 -0.218352
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.203252 -1.191975 1.659948 -0.220177 -0.071894 -0.888176 0.420373 -2.728473 0.101786 -0.062184 0.050556 2.308439 0.407166 -1.230713 0.243611 0.079066 -1.136059 -1.589778 -0.644073 0.617701
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.912046 -1.652988 -0.084817 0.291356 2.201685 1.917740 -2.748260 0.266732 -0.655210 2.980289 1.094278 1.284433 -0.401250 0.003994 1.024371 -1.304565 -1.495899 0.829237 0.072724 -4.843046
wb_dma_wb_slv/input_wb_stb_i -0.222665 1.516092 0.276917 3.940658 -0.164470 1.773788 0.796076 0.457009 1.751511 5.582477 0.753583 -1.409021 -4.805360 0.659374 -2.338659 -1.001469 1.092988 -0.179412 0.959799 -4.655742
wb_dma_de/reg_adr1_cnt 1.554532 2.680439 1.417750 1.465539 -0.728855 0.326771 1.700573 0.673676 4.867240 -0.079660 0.147642 0.259795 -0.407719 -1.472872 1.357032 0.414663 -1.732019 0.017340 -1.169748 -1.166483
wb_dma_ch_sel/always_42/case_1/stmt_4 3.098483 0.499430 -3.147491 -3.482778 0.768107 0.474788 -1.073205 0.791532 -3.100646 -2.701921 0.734414 0.889482 1.517489 1.064359 -2.561083 -1.742592 -1.222988 2.058445 -0.128034 1.654926
wb_dma_ch_sel/always_42/case_1/stmt_2 2.027012 -0.294156 -1.534143 -1.395718 0.532912 -0.078394 -0.368663 -1.552350 -1.431301 -1.782510 1.063082 2.594209 0.430563 -2.465511 -1.813476 -2.249784 -2.254228 1.681143 -1.006702 1.567380
wb_dma_ch_sel/always_42/case_1/stmt_3 3.237641 0.933276 -3.134744 -1.229315 0.522861 0.759500 -0.800692 1.183107 -1.517412 -1.707115 0.949144 0.279204 0.087074 -1.308942 -2.001677 -2.358589 -1.204911 3.265373 -0.404272 0.976843
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.598678 2.400865 -1.682661 -4.244911 1.663708 -0.191605 0.981796 1.654771 -0.804034 -0.131879 -1.344511 -3.023358 -1.206860 0.435110 0.282001 -0.382593 1.367589 -2.679420 0.869487 0.701089
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.095071 1.382431 0.607098 -4.301140 -3.290586 -0.521552 0.188055 0.878617 -4.017665 -1.688002 -1.967080 1.073315 2.841944 0.195380 0.944955 -0.150829 1.613147 -1.923270 -0.199666 5.892323
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -0.960354 4.451363 0.175465 2.807578 -0.402256 2.423379 1.247497 0.965435 4.296701 4.564101 -0.262309 -3.290281 -5.983698 -0.232456 -1.734077 -0.695431 0.866969 -2.977925 1.296586 -5.147890
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.163450 -1.257048 1.628252 -0.193792 0.006338 -0.891981 0.451013 -2.786138 0.061399 -0.129468 0.092136 2.286922 0.399035 -1.206773 0.188897 0.084871 -1.155020 -1.538321 -0.631598 0.631642
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -2.449459 1.547392 -3.953201 -2.213430 1.446001 0.807075 -4.093052 -1.408590 4.640973 0.262418 1.187213 -0.581700 -3.466939 -1.332386 -1.299317 -2.387504 -1.607172 -5.409440 1.816521 -5.320634
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.750187 0.497051 -2.478472 -3.434361 0.899098 0.667783 -1.183101 3.125353 0.336173 0.419462 0.601923 -1.213228 -1.321263 -2.089273 -0.219274 -2.069705 -1.686742 3.235280 -2.422446 -2.442534
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.586631 0.323842 0.132770 -0.356007 1.810622 2.436960 -1.363241 0.523151 -3.102037 -0.604418 0.803511 1.704925 0.693482 -0.447046 1.103639 -0.094251 1.019748 1.805071 -0.754410 0.702113
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.973798 0.892491 1.428505 -3.176251 1.277516 0.722920 0.363402 2.637022 4.002055 1.601964 -0.332789 -1.570409 -2.976376 -1.581644 2.106809 1.125346 -2.406625 -0.661319 -2.368486 -3.542967
wb_dma/wire_txsz 1.212112 -0.459071 0.101290 -2.461489 -2.525683 -3.964113 -0.708427 -1.834659 -0.197996 0.346415 -1.404681 -0.536645 -0.524909 -3.479862 -0.200694 -3.609873 -0.513188 0.624588 -3.294317 -1.689804
wb_dma_de/always_14/stmt_1 1.920071 -1.648028 -0.121047 0.188977 2.195420 1.881243 -2.660001 0.314286 -0.572667 2.945826 1.057564 1.141345 -0.474132 0.014159 1.019553 -1.294505 -1.415617 0.917262 -0.025434 -4.824345
wb_dma_wb_slv/reg_rf_ack -0.279584 1.361192 0.209477 3.979522 -0.019249 1.712995 0.826488 0.373762 1.836189 5.591496 0.805062 -1.492885 -4.908000 0.596293 -2.365843 -0.977134 1.096034 -0.167242 0.907291 -4.763001
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.286997 1.382807 0.802197 2.518524 -3.473823 -2.671481 -0.213654 -1.106111 1.938307 1.577721 -0.953073 0.155596 0.860296 -1.962537 0.840821 -3.538742 -0.324521 1.603697 -1.236402 -2.952496
wb_dma/wire_de_csr_we 3.285627 0.595511 -4.471751 -6.864773 2.429940 0.759621 -1.509649 2.064008 -0.334212 -1.024403 1.597302 -0.377024 -1.896821 0.045837 -3.215091 -1.949247 -2.340227 1.241695 -1.884583 -2.080513
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994044 2.779332 2.034932 0.154382 -0.094155 2.397017 1.199564 2.881291 3.480302 4.145535 -0.097466 -0.877727 -4.002419 0.026867 0.699031 0.685686 -1.422141 -0.536197 -0.139754 -3.758370
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.215585 0.444384 3.916500 1.686147 -1.642813 -2.009312 4.057345 -1.026869 -2.250347 4.905454 -1.227511 0.758112 -3.840088 2.700747 -2.605544 0.229143 1.129490 0.773339 -0.267749 -0.667757
wb_dma/wire_ch1_txsz 0.410258 1.207479 -0.522350 -1.610715 -1.287186 -0.630814 -0.020587 -2.064146 -1.029613 -1.347389 0.355027 3.307397 -0.287383 -2.040304 -1.821630 -2.415594 -2.195414 -0.576620 0.578322 2.570647
wb_dma_rf/inst_u9 2.089931 -1.758283 -0.214559 0.239932 2.381070 2.079820 -2.796534 0.488753 -0.535334 3.014705 1.174569 1.100368 -0.365788 -0.001617 1.126895 -1.222559 -1.521290 1.104150 -0.094125 -5.082279
wb_dma_rf/inst_u8 1.944882 -1.756493 -0.064872 0.251850 2.283209 1.946536 -2.621308 0.402081 -0.613989 2.884215 1.085424 1.172876 -0.287272 -0.002590 1.153851 -1.149805 -1.472766 0.999026 -0.066749 -4.745109
wb_dma_rf/inst_u7 -0.760628 2.950729 0.104770 -4.084103 -3.238727 0.156256 0.974283 1.800622 -1.371185 0.177369 -1.937348 0.523581 2.078945 -0.211333 1.813584 -0.458669 0.706289 -2.066852 0.806751 2.323586
wb_dma_rf/inst_u6 -0.978149 3.076714 -0.212370 -4.423844 -3.255520 0.401393 0.841954 2.291162 -0.985083 0.230945 -1.888433 0.334371 1.954852 -0.202993 1.922918 -0.282417 0.557782 -2.275468 0.949864 2.099995
wb_dma_rf/inst_u5 -0.790190 3.280883 -0.105818 -4.474294 -3.411306 0.126835 1.029387 1.933443 -1.298186 -0.002841 -2.003157 0.544789 2.134163 -0.245106 1.766326 -0.516982 0.554130 -2.260089 0.890093 2.490341
wb_dma_rf/inst_u4 -0.783823 2.954020 -0.168608 -4.015682 -3.127530 0.398158 1.050100 2.173222 -0.898682 0.266579 -1.832365 0.260568 1.981689 -0.263442 1.863744 -0.235365 0.497604 -1.959342 0.770461 1.933762
wb_dma_rf/inst_u3 -0.938855 3.011436 -0.089034 -4.541271 -3.401443 0.325665 0.872781 2.280500 -1.172283 -0.024567 -1.973313 0.568410 2.302495 -0.046388 2.032272 -0.209112 0.381148 -2.108511 1.021529 2.443622
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.862547 -0.134763 0.361564 0.393201 0.874648 1.505457 -1.210718 2.648180 0.941955 3.407943 -0.042570 -1.409863 -1.412110 1.258560 1.458555 0.100796 -0.434786 0.551628 0.705439 -4.346797
wb_dma_rf/inst_u1 -0.828779 3.045627 -0.246689 -4.070422 -3.340548 0.378317 0.923619 2.031448 -1.224106 0.227884 -1.831065 0.531006 2.040223 -0.165239 1.638417 -0.448135 0.561554 -2.007315 0.955376 2.136467
wb_dma_rf/inst_u0 -1.527795 2.684596 3.286195 -4.427022 -4.976758 -1.624561 0.661836 0.468665 -2.290699 -0.039847 -3.061185 1.099568 0.719015 0.673215 1.637572 -0.227387 0.083624 -3.136949 0.783193 3.476698
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.850582 0.738681 -0.623466 -4.980714 0.364477 -1.594475 -1.384954 0.924869 5.448788 -0.668633 -0.154403 -0.145137 -1.850320 -1.286758 1.412619 0.000959 -2.872832 -2.372494 -1.267808 -2.262983
wb_dma_inc30r/assign_2_out 0.414930 0.130448 1.295009 -0.396480 1.064171 -2.321467 0.583852 0.811110 5.295312 -1.861881 -0.578296 -1.144218 1.623867 -0.966975 4.528220 1.352448 -1.886833 -0.837840 -1.001213 -1.424869
wb_dma/wire_mast1_din 1.005892 1.960852 -3.649108 -3.114682 0.526098 -0.082676 0.981282 0.586240 1.176952 -2.128239 1.230470 0.091011 -2.557950 -1.660242 -4.040664 -1.581637 -2.084407 0.897670 -0.186678 1.934618
wb_dma_ch_sel/assign_2_pri0 2.252302 -1.804453 -0.443918 -2.041146 2.086204 0.484368 -0.936623 2.665440 1.531054 1.947985 0.309499 -2.409832 -0.795198 -1.216654 1.912934 0.338745 -0.603948 2.319394 -3.587934 -4.749990
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.992836 2.905837 2.142905 -0.136564 -0.427751 2.220440 1.162129 2.728003 3.196642 3.988817 -0.262632 -0.585401 -3.752361 0.059408 0.708433 0.533405 -1.379362 -0.676253 -0.050523 -3.382667
wb_dma_rf/input_de_adr0_we 0.253962 0.311693 -0.300542 2.740789 0.569776 1.627163 -0.721197 0.671302 -0.879731 1.177424 0.366315 0.090488 -0.088061 2.106133 -0.427919 -0.084454 0.114100 0.595885 2.810591 -0.759176
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.532770 0.413269 0.162825 -0.236226 1.850348 2.613039 -1.341589 0.491965 -3.140760 -0.608945 0.891338 1.787631 0.701514 -0.349028 1.044865 -0.040939 1.104689 1.717823 -0.555688 0.825490
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.216872 3.119642 0.160191 -5.591257 -2.758811 -1.902196 1.806252 1.111936 -1.637469 0.571457 -1.830051 1.804651 1.052593 3.186741 -1.209496 -0.567179 1.072415 -1.976254 1.505799 3.142919
wb_dma_ch_sel/always_48/case_1/cond 1.260470 -1.722899 -0.577224 -0.078676 1.581663 0.518464 -1.536765 -2.275458 -1.551258 -0.370253 1.240813 2.492659 1.050075 -1.357674 -0.421929 -1.421399 -1.110029 0.610353 -0.878544 -0.805941
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.990100 2.784618 2.095222 0.119257 -0.162117 2.351125 1.234103 2.789672 3.408527 4.011508 -0.125326 -0.765041 -3.867872 0.018174 0.744450 0.689195 -1.404202 -0.563352 -0.136141 -3.589522
wb_dma_rf/input_wb_rf_we 0.004187 5.428895 3.056884 -3.299554 -5.629576 -0.140732 -2.502192 1.136551 -0.110647 -2.996479 -1.111625 2.399261 -1.382654 1.790403 1.326489 1.347357 2.405194 -2.292200 -0.757038 0.872868
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.133621 -1.692675 -0.495012 -0.052580 1.491193 0.476671 -1.537478 -2.363189 -1.543751 -0.393051 1.228606 2.587136 1.030942 -1.274608 -0.400656 -1.411144 -1.065844 0.431263 -0.734943 -0.726396
wb_dma/assign_7_pt0_sel_i -0.584239 0.782074 3.824636 -4.458828 -2.523953 0.027233 0.738823 -0.571946 -1.876146 0.358561 -1.691885 3.044229 1.430418 -2.126569 2.322024 -0.161093 -1.104023 -1.882256 -1.357185 3.731225
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.736347 -1.441122 -1.147693 0.206821 1.761481 0.570911 -0.328404 0.715653 -0.363334 -0.463034 0.698024 -0.911464 0.730135 -0.448385 -0.026645 0.098024 -0.095241 2.450892 -1.595518 -0.977058
wb_dma_wb_mast/wire_mast_pt_out 1.004604 0.718158 1.531556 -2.310505 -1.719640 -2.323566 2.693434 -0.171014 -2.618091 0.592871 -1.458824 1.877481 0.467619 0.909362 -0.287883 -0.360835 -0.363704 1.040421 -0.302545 1.883541
assert_wb_dma_ch_arb/input_state 0.571064 -0.492945 0.733147 -2.349115 0.388264 -0.055810 -0.576685 2.000360 1.867173 2.242441 -0.385548 -1.471528 -1.302747 -0.790634 2.061792 0.314245 -0.560456 -0.039596 -2.100564 -3.612595
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.730607 -1.473560 -1.164924 0.215480 1.799425 0.581697 -0.345566 0.705122 -0.371833 -0.469059 0.706240 -0.906910 0.727971 -0.468995 -0.042692 0.135744 -0.073569 2.456133 -1.588859 -0.990596
wb_dma/wire_ch0_csr 0.654463 2.181109 0.371407 -4.074716 -1.763311 -2.048810 0.641642 -1.544975 -0.038231 0.108327 -2.466469 -0.579025 2.522161 1.292978 0.452873 -2.251558 -1.054032 -4.052965 0.699973 -0.912311
wb_dma_de/assign_69_de_adr0/expr_1 -1.954115 1.473255 1.525379 -1.386843 -0.180687 1.840772 -3.000644 2.371220 -1.343277 0.630484 -1.337500 0.877594 0.284211 3.266457 4.115985 1.629278 1.473275 -2.790279 4.493416 0.139246
wb_dma_wb_slv/wire_pt_sel -1.374500 3.127216 5.455854 -7.963917 -3.578499 -2.248844 3.510947 1.173738 -1.703988 -0.372183 -3.716900 3.440464 -2.565220 -1.311477 1.234318 0.736535 -4.064619 -2.195470 -0.106764 6.259918
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -1.527292 -3.844262 0.407574 -1.940312 -0.615958 -2.166371 -1.155050 -2.288649 -2.843942 2.056644 -1.113876 0.409782 3.076196 2.173876 -0.516808 -1.573571 -1.016918 -2.294263 0.566132 -0.483010
wb_dma_ch_sel/wire_de_start 1.155492 0.166898 0.769555 2.322757 -4.610553 -3.912663 0.595756 -1.954783 1.294547 2.468398 -1.301263 0.392493 1.858628 -1.927340 -0.194126 -4.663204 -1.497657 0.643703 -0.167101 -0.516392
wb_dma_wb_mast/assign_3_mast_drdy 1.771150 -0.158862 -2.547861 -1.155756 -2.574435 2.806334 -0.558896 4.342027 -1.666868 2.745378 0.660763 0.844969 0.154907 -2.130040 -1.106392 -2.104848 -2.942166 4.287797 0.302496 -0.343714
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.592146 -0.179663 -1.844274 -3.680387 -0.918384 -1.652873 -0.695026 1.855569 -0.228657 -0.189165 -1.085606 -2.734774 -0.334098 -1.796043 -0.149442 -1.782699 -0.044153 1.986745 -2.866162 -1.422827
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.782586 -0.111737 0.400726 0.507190 0.897892 1.561271 -1.225744 2.644610 1.001238 3.478328 -0.028978 -1.387417 -1.486323 1.352903 1.461218 0.120387 -0.416121 0.504442 0.846800 -4.392907
wb_dma_de/always_5/stmt_1 0.633765 -1.699052 -0.881785 -2.276371 0.094761 -1.165601 -1.895475 0.931612 -0.343786 1.210491 -0.943455 -2.754848 0.252131 -0.683759 1.223681 -0.910159 1.247268 0.707595 -2.741573 -3.772112
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.092367 -1.155158 1.550621 -0.229237 -0.024541 -0.875347 0.419238 -2.602943 0.074730 -0.121528 0.051687 2.214598 0.391970 -1.144582 0.248196 0.110946 -1.115110 -1.452396 -0.633058 0.571091
wb_dma_de/input_mast1_err 1.928634 -1.792804 0.020212 0.234724 2.267164 1.958571 -2.668071 0.328704 -0.658669 2.865824 1.052362 1.314710 -0.237152 0.069088 1.200428 -1.128623 -1.529748 0.920352 0.030143 -4.786708
wb_dma_de/reg_mast0_adr -0.843628 1.937610 -0.799358 0.323133 -5.708683 1.944878 2.238252 3.284601 -0.629576 2.938834 -0.319412 0.165419 -0.053590 -1.536018 -1.604689 -0.553240 0.311290 1.923427 -0.091693 1.999162
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 3.537964 1.259678 -3.401681 1.189415 0.906491 2.157353 -1.281872 1.950806 -2.295711 -0.708980 1.228857 0.309681 -0.006899 0.583709 -2.495040 -2.434748 -1.153877 3.888903 2.173679 0.469394
wb_dma_ch_rf/assign_15_ch_am0_we -2.452260 -1.468711 -2.236702 -1.476403 -0.026976 1.001585 -0.422933 0.960108 0.929702 -0.287693 0.019901 -1.416296 -0.298568 0.402206 -1.251096 1.402342 -0.666117 -0.458305 0.513210 -1.000519
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.392122 -0.590387 -2.274126 0.256219 1.680742 1.445607 -2.030742 0.311519 -1.643269 -0.256168 1.271123 0.298327 0.608110 -0.154739 -0.682697 -1.541316 -0.003740 2.107778 -0.243733 -1.475108
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.755895 -1.456708 -1.202777 0.190115 1.823406 0.599415 -0.357780 0.725679 -0.385220 -0.472796 0.691073 -0.922944 0.742554 -0.474724 -0.055180 0.134891 -0.103886 2.503247 -1.622604 -1.013930
wb_dma_rf/inst_u2 -0.795201 3.997350 0.016783 -4.667314 -4.012139 1.010958 0.617092 2.470801 -1.400344 -0.637946 -1.839146 0.576934 2.257791 -0.098277 1.898234 0.155004 1.452472 -2.733213 0.201008 3.090183
wb_dma_ch_rf/wire_ch_adr1_dewe -0.292095 1.714269 0.991637 0.742014 -1.878863 0.210989 1.724382 -0.416332 0.556596 1.438579 -0.045615 0.628298 -1.134542 -0.548823 -0.959064 -0.220621 0.785278 -0.499472 -0.526662 0.504825
wb_dma_ch_rf/always_17/if_1 1.164280 -0.502248 0.296362 -2.690568 -2.428538 -3.915533 -0.737476 -1.887947 -0.302277 0.154121 -1.479957 -0.292514 -0.218791 -3.365569 0.068801 -3.429225 -0.549284 0.470957 -3.257039 -1.486381
wb_dma_de/assign_71_de_csr 3.105832 0.408973 -3.267935 -3.414842 0.919423 0.539192 -1.136405 0.666084 -3.260854 -2.786916 0.796973 0.898070 1.560283 1.131891 -2.736401 -1.771455 -1.183563 2.051050 -0.145932 1.660552
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.106388 -1.194131 1.548860 -0.200191 -0.024963 -0.827963 0.383415 -2.632146 0.063519 -0.048724 0.062466 2.261133 0.398420 -1.208699 0.230082 0.100313 -1.134415 -1.485298 -0.627028 0.535289
wb_dma_ch_sel/always_42/case_1 -1.058139 1.233291 -1.110824 -5.794368 1.998032 -0.417856 0.736604 -0.357982 -1.856792 -0.452431 -1.180968 -0.975243 0.038253 1.355052 -0.375837 -0.302601 0.202610 -4.367114 0.661220 0.531791
wb_dma_ch_sel/always_1/stmt_1/expr_1 3.745281 1.648616 -2.520688 -0.049719 -0.344315 0.404047 -2.058636 0.403621 -3.761128 -0.970445 0.411717 1.011030 0.907288 2.634265 -2.813127 -3.438721 -0.600331 2.265328 2.613329 0.028466
wb_dma_ch_sel/always_6/stmt_1 4.128894 2.094916 -2.679066 2.385739 -0.487941 0.787094 -1.781943 0.765860 -2.340835 -0.013034 0.767156 0.494900 -0.404490 0.236687 -2.350112 -4.163586 -0.507778 3.690204 2.407795 -0.490321
wb_dma_ch_rf/reg_ch_chk_sz_r -0.562865 -2.810363 0.717144 -2.541365 -0.048848 -2.042761 -1.465393 -1.770559 -0.315283 1.078385 -0.867793 -0.405049 0.625820 -1.843506 1.362038 -0.904229 0.082696 -0.856890 -3.260975 -3.022707
wb_dma_ch_sel/always_3/stmt_1 3.826556 0.465001 -2.382257 -3.542938 0.836037 0.681224 -1.358400 3.239525 0.362769 0.660775 0.583596 -1.274801 -1.409474 -1.994542 -0.054321 -2.079396 -1.700908 3.186719 -2.440697 -2.756623
wb_dma/wire_pointer2_s 0.003276 1.885513 0.571894 -1.341069 -1.973389 0.497318 0.243889 0.684174 -1.271727 -1.175369 -0.566694 0.692249 0.611302 0.194723 0.075429 0.453898 1.182494 -0.676506 -0.472282 2.653510
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.222710 -1.594177 -0.559546 -0.151208 1.461805 0.518603 -1.617582 -2.362130 -1.671015 -0.392417 1.256586 2.700406 1.042218 -1.290096 -0.424525 -1.480076 -1.128556 0.429621 -0.707739 -0.687120
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.842315 -0.534710 2.832150 -2.099601 -1.682171 -2.811481 4.187182 -0.223723 -2.304948 0.546088 -2.308126 1.951296 0.192833 1.172464 -0.195294 1.090399 -2.185221 0.714435 0.878290 3.601902
wb_dma_ch_rf/input_de_txsz 1.037705 -1.289186 -0.912896 -3.381508 -0.537000 -2.400624 0.836810 2.251906 1.132423 -0.244380 -1.509774 -4.032236 -0.350256 -2.135438 0.430439 -0.143686 -0.132709 2.570896 -4.342270 -1.362946
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.654272 0.283171 -0.038498 -0.200458 1.920696 2.568748 -1.438079 0.492910 -3.065601 -0.596438 0.951689 1.692520 0.713670 -0.393181 0.958269 -0.163099 0.980745 1.863130 -0.611587 0.585913
wb_dma_wb_if/input_pt_sel_i -0.195530 2.859066 2.307059 -6.683916 -2.365697 -0.104463 1.190719 0.085233 -0.504626 -1.453819 -1.604169 2.416535 -0.370967 -2.668205 0.510149 -0.587121 -2.142532 -2.322742 -1.161696 4.982110
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.919479 -0.194397 0.335469 0.386975 0.919662 1.517565 -1.290250 2.684288 1.065843 3.497682 -0.035444 -1.438993 -1.507591 1.224752 1.473324 0.077515 -0.475733 0.617920 0.624294 -4.508177
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.382881 -0.488334 -2.190948 0.164978 1.539199 1.401406 -2.032600 0.336332 -1.710992 -0.304560 1.240655 0.359020 0.662901 -0.117399 -0.698654 -1.577701 0.032775 2.002760 -0.120022 -1.325852
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.427799 1.069947 -4.442384 -1.586853 -3.174726 2.182663 -0.114324 4.477685 -2.549337 -0.354801 0.631994 -0.166479 1.042883 -2.230109 -2.485106 -2.409096 -1.460234 5.279543 -0.121240 2.635538
wb_dma/wire_mast0_go -1.154007 -1.100192 1.554781 -0.213643 -0.074048 -0.869288 0.415613 -2.604415 0.065555 -0.102664 0.018392 2.209925 0.416810 -1.123779 0.230161 0.103417 -1.057385 -1.499004 -0.607024 0.617475
wb_dma_ch_rf/always_1/stmt_1 -1.840366 -0.455440 0.222583 2.389592 -1.218056 -0.810719 -0.130007 -0.572940 -1.425511 0.426176 -1.372247 -1.488003 0.952622 2.247885 -0.486878 0.175700 1.777931 -0.512348 2.175708 0.338617
wb_dma_ch_rf/always_10/if_1 2.005588 -1.744519 -0.103357 0.366968 2.319242 2.058966 -2.874438 0.362702 -0.648208 3.070081 1.135901 1.246577 -0.407010 0.046610 1.088875 -1.325499 -1.522249 0.978221 0.063791 -5.087064
wb_dma_ch_sel/assign_165_req_p1 -1.081542 -1.151511 1.576912 -0.221110 -0.056952 -0.818094 0.415033 -2.617609 0.039537 -0.105743 0.047583 2.249416 0.397726 -1.126722 0.262164 0.083764 -1.084698 -1.458602 -0.609630 0.606057
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.443265 -2.813004 0.720378 -2.624057 0.013316 -1.986578 -1.516793 -1.627041 -0.315995 1.087721 -0.904058 -0.450068 0.664955 -1.823193 1.490946 -0.828672 0.041205 -0.774553 -3.341286 -3.144187
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.780606 -0.136475 -2.296831 -1.111115 0.935659 -0.065408 0.913361 1.641409 -0.213546 -1.951269 0.583007 -1.086198 0.174141 -1.735323 -1.531458 -0.716940 -1.285785 3.992929 -2.008351 1.330168
wb_dma_de/always_23/block_1/case_1/block_8/if_3 4.171127 1.897403 -2.743725 2.429194 -0.317215 0.844011 -1.830099 0.831672 -2.205309 0.052646 0.839741 0.377086 -0.378171 0.152674 -2.279921 -4.122550 -0.530986 3.829138 2.250287 -0.754580
wb_dma_de/always_23/block_1/case_1/block_8/if_1 3.256043 0.850387 -3.173108 -1.238845 0.568492 0.743888 -0.835830 1.225912 -1.473562 -1.647418 0.980684 0.168471 0.054203 -1.322839 -2.014199 -2.364450 -1.139627 3.293276 -0.476484 0.849157
wb_dma_ch_sel/always_2/stmt_1 2.290699 -1.854999 -0.475544 -2.066722 2.140388 0.514187 -0.938870 2.692508 1.545892 1.935186 0.296814 -2.451692 -0.826281 -1.216998 1.854850 0.317758 -0.657799 2.332854 -3.636454 -4.786010
wb_dma_ch_sel/assign_115_valid 0.870007 -1.369316 -1.116816 0.054908 0.536562 0.348720 -2.603680 1.640312 -1.212687 2.271706 -0.663186 -2.567979 0.319696 1.297739 0.905721 -1.057831 1.249871 1.209143 -0.054794 -4.395997
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.968595 -4.623142 -1.572988 -7.267250 1.339645 -4.596022 -3.429979 -0.543326 1.156272 -2.759598 -0.697603 -0.060036 2.385005 2.147426 1.241578 0.542397 -2.263008 -1.666260 -1.229873 -1.319848
wb_dma/wire_de_txsz 1.861087 -0.271605 -0.304255 -2.470710 -2.246909 -3.806616 0.279701 1.186981 0.776351 0.193141 -2.004291 -3.616421 -0.510068 -2.483303 0.475839 -2.091889 0.328584 2.470969 -4.039189 -1.895318
wb_dma_wb_slv/input_slv_pt_in 1.157954 0.955951 1.419135 -2.281286 -1.856234 -2.125167 2.621393 -0.078312 -2.713185 0.625819 -1.366982 1.962876 0.439804 0.867271 -0.441127 -0.550593 -0.360607 1.065832 -0.208537 1.978026
assert_wb_dma_ch_sel/input_ch0_csr 1.787997 -1.462089 -1.226815 0.241213 1.859637 0.606745 -0.362873 0.683593 -0.392181 -0.449053 0.742164 -0.918339 0.717850 -0.483336 -0.062795 0.101001 -0.108250 2.504390 -1.611127 -1.033594
wb_dma_de/always_23/block_1/case_1/block_7/if_1 2.961699 1.907104 -3.701292 -0.751737 -4.587142 0.793613 -0.545043 3.275369 -2.655019 0.123834 0.170518 0.166317 0.751897 -2.683011 -2.350505 -4.037782 -0.914576 4.981814 0.043235 1.961754
wb_dma_ch_sel/assign_149_req_p0 0.628628 0.482329 -0.070484 0.848167 -1.473664 0.604750 -0.857750 1.346717 -0.652560 3.734765 -0.790209 -1.923420 -0.850301 0.893863 -0.046139 -1.273432 2.048667 0.673679 -0.466300 -3.785730
wb_dma_de/wire_adr0_cnt_next -0.918405 1.613715 1.355684 -1.858999 -1.346286 1.003031 -0.693850 2.323654 2.242539 -2.366602 -1.518628 0.777075 3.210507 0.428560 5.442794 2.898976 -0.449067 -1.414483 1.403561 0.673948
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.776883 -0.606401 -1.935309 -3.277689 -3.715309 -1.837077 -1.083038 2.154699 2.348821 1.507661 -0.641735 0.119677 1.401471 0.974993 -0.695664 -1.983943 -3.744981 -1.308270 2.167355 0.550761
wb_dma_ch_rf/always_23/if_1/block_1 -0.296493 1.661313 1.001830 0.850366 -1.744873 0.256600 1.711588 -0.353650 0.664672 1.464828 -0.009606 0.508705 -1.209442 -0.555199 -0.907764 -0.149099 0.784879 -0.481589 -0.547208 0.391859
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.483088 0.362854 0.096170 -0.287280 1.747141 2.389772 -1.357439 0.523025 -2.972753 -0.541848 0.823345 1.621620 0.658081 -0.420927 1.024973 -0.143122 1.010481 1.705470 -0.638028 0.630021
wb_dma_rf/wire_ch0_txsz 2.359497 1.979764 -0.285818 -1.288422 -4.232724 -3.723863 -0.428833 -1.137453 -0.927394 -1.205531 -1.058142 -1.319094 -0.278673 -2.445920 -0.794634 -3.317633 3.152143 2.040888 -2.863630 0.561422
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.211499 2.271529 2.410377 -0.096175 0.086140 2.499601 0.407415 1.878018 -0.158509 2.524147 -0.819958 -0.705335 -2.143445 0.005494 1.458782 0.909306 1.312595 -0.000737 -1.098404 -1.765430
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.983691 0.277111 -1.662208 1.581067 0.614799 1.122244 -3.286813 -0.483950 -4.005185 0.410972 0.670559 1.163397 1.571887 3.764337 -1.503032 -2.749555 0.656202 1.105795 2.961956 -2.195794
wb_dma_de/always_6/if_1/if_1 1.244251 -0.455599 0.127623 -2.703730 -2.488502 -3.818209 -0.879871 -1.747706 -0.385088 0.195642 -1.471193 -0.399836 -0.201810 -3.319083 0.034305 -3.538873 -0.533152 0.567137 -3.202954 -1.645715
wb_dma_ch_sel/assign_128_req_p0 0.203312 0.367306 1.832641 -2.336340 -0.685760 -0.949946 2.088206 1.606848 3.384504 1.859913 -1.479591 -3.390164 -2.208136 -2.125608 1.078847 1.254555 0.118770 0.030716 -4.838864 -2.899352
wb_dma_de/assign_77_read_hold/expr_1 -1.153517 -1.192086 1.640027 -0.242909 -0.077131 -0.924844 0.429172 -2.677584 0.110152 -0.104255 0.019643 2.255026 0.371331 -1.190949 0.284386 0.125133 -1.126223 -1.554647 -0.619813 0.562631
wb_dma_de/wire_de_adr0 -1.971543 1.709456 1.822810 -1.427238 -0.572759 1.727760 -2.839872 2.340330 -1.483240 0.643692 -1.513568 0.991124 0.270783 3.287832 4.104304 1.617427 1.470832 -2.887427 4.617042 0.385674
wb_dma_wb_mast/always_4 -1.068482 -1.271123 1.537009 -0.121572 0.071875 -0.852667 0.396480 -2.772513 0.058910 -0.127452 0.103772 2.285510 0.425849 -1.245136 0.187268 0.053308 -1.161615 -1.431456 -0.682620 0.558539
wb_dma_wb_mast/always_1 -0.103366 2.687386 0.187729 -5.087893 -2.257477 -1.721820 1.771268 0.965213 -1.522436 0.753732 -1.639254 1.710025 0.939548 3.083761 -1.233300 -0.448276 1.046283 -1.687500 1.285252 2.707621
wb_dma_rf/wire_ch3_csr -1.132693 3.827685 -2.492466 -3.234714 -3.646652 -0.176139 1.257780 1.802714 -0.064985 0.295753 -1.396754 -1.057528 1.944910 -0.635721 0.584929 -1.781695 1.052112 -2.788924 1.509426 0.822307
wb_dma_ch_rf/reg_ptr_valid 2.064537 -0.818938 -2.028511 -2.199205 1.600872 1.045490 -2.162456 -0.151572 -3.312340 -1.342534 0.863334 1.060129 2.043733 2.227234 -1.230572 -0.855129 -0.028966 0.633753 0.165697 -0.473038
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.062814 -1.588343 -0.455078 -0.130405 1.316634 0.396163 -1.517052 -2.398867 -1.661495 -0.423777 1.146241 2.656493 1.059580 -1.244056 -0.413902 -1.386506 -1.062161 0.309356 -0.726956 -0.535373
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.077722 2.744424 1.975154 0.081822 -0.081221 2.424871 1.138327 2.877805 3.325544 4.033006 -0.085382 -0.709378 -3.794092 0.009024 0.796475 0.663393 -1.440078 -0.477981 -0.118354 -3.674109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 0.998450 2.842338 2.026279 0.203629 -0.108901 2.437349 1.183319 2.809882 3.438365 4.123893 -0.098683 -0.796610 -4.001879 0.055824 0.681480 0.606193 -1.422790 -0.567464 -0.065291 -3.698019
wb_dma_de/input_mast0_drdy -0.055437 -0.676120 -2.239979 -1.668870 -4.751667 0.917180 -0.443514 3.294814 -3.089679 0.702256 -1.113067 0.247478 2.906646 -1.564897 -0.639601 -1.681674 -1.511383 3.411118 0.439612 2.263356
wb_dma_rf/assign_6_csr_we/expr_1 -0.099454 -1.994608 1.808449 -1.252796 0.334901 -1.145587 -3.380002 -2.568917 -4.139353 1.372497 -0.439278 0.765498 0.487115 4.103624 -0.505180 -0.505413 2.462205 -2.259970 -0.947546 -3.434436
wb_dma_ch_sel/assign_154_req_p0 0.677669 0.400535 -0.173906 0.962241 -1.319335 0.688747 -0.942146 1.311275 -0.771797 3.622821 -0.716157 -1.890638 -0.692916 0.928050 -0.056606 -1.263209 2.014616 0.802669 -0.407074 -3.801560
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 0.123412 -1.433931 -1.979267 -0.645909 0.224834 -2.643193 1.295958 0.332163 1.426419 0.445706 -0.757990 -4.910047 -2.564380 -2.270121 -2.467046 -1.039848 0.613972 2.344245 -3.692564 -2.136268
wb_dma/wire_ch5_csr -0.791278 3.069889 -0.073971 -4.600132 -3.493231 0.331624 1.025728 2.306338 -1.121603 0.122810 -2.015081 0.512867 2.070346 -0.184964 1.756820 -0.303904 0.276314 -1.966200 0.845360 2.340788
wb_dma_ch_pri_enc/wire_pri10_out 1.200389 -1.610315 -0.547170 -0.154895 1.383318 0.464065 -1.547676 -2.247596 -1.607913 -0.387084 1.147447 2.512727 1.061442 -1.274151 -0.373496 -1.414307 -1.063127 0.462137 -0.805129 -0.732108
wb_dma_ch_rf/assign_20_ch_done_we 0.586146 -1.222867 -0.493304 -1.158935 -0.442915 -1.147076 -0.945270 -0.220028 -1.008395 0.846601 -0.813843 -0.555331 0.044560 -0.909424 -0.347360 -1.719616 -0.934410 1.077850 -0.850855 -1.518572
wb_dma_wb_mast/input_wb_ack_i -0.362764 1.750146 0.586855 -5.951573 -5.221927 -2.836134 3.588988 1.289429 -3.411731 2.955637 -1.853726 3.678818 1.121185 1.716505 -1.556279 -1.139416 0.117062 -0.079259 0.563150 3.045310
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.128910 -0.611737 0.215982 -2.533045 -2.348512 -3.889852 -0.754495 -1.850717 -0.226148 0.236158 -1.404705 -0.449234 -0.275530 -3.363175 0.082786 -3.393430 -0.511430 0.587412 -3.286845 -1.660804
wb_dma_rf/input_dma_rest -0.170418 -0.426226 -0.051925 -2.338126 0.232907 -0.263099 -0.356356 -0.515918 -1.755963 -1.091999 -0.231103 0.735753 1.483255 2.470759 -0.700908 0.527383 -0.050548 -1.291997 0.354347 0.767103
wb_dma_ch_sel/always_5/stmt_1 1.387728 -1.328797 -0.152607 1.750345 -2.937580 -4.214093 -0.725306 -1.553213 0.925601 1.059819 -1.279781 -0.315690 2.988690 -1.558179 0.699581 -4.427094 -2.184060 1.197202 0.286625 -0.779514
wb_dma_ch_sel/always_40/case_1 2.132726 -0.942901 -2.254090 -2.168695 1.800000 1.104032 -2.277103 -0.142325 -3.263185 -1.259060 0.952938 0.915089 1.971058 2.266510 -1.365609 -0.970659 -0.028530 0.679193 0.118730 -0.741971
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.823105 -0.104467 0.421023 0.311212 0.842778 1.505726 -1.258942 2.756229 1.013737 3.423236 -0.096320 -1.386457 -1.396607 1.301502 1.612564 0.179272 -0.474411 0.546134 0.733709 -4.405670
wb_dma/wire_de_csr 3.001916 0.468890 -3.047897 -3.605631 0.726601 0.388408 -0.984883 0.757523 -3.126200 -2.789201 0.648084 0.916143 1.522519 1.147005 -2.589314 -1.623136 -1.248936 1.966398 -0.149689 1.771566
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.937957 -0.457374 -1.889051 -3.649970 -3.732779 -1.688594 -1.089015 2.235763 2.524145 1.530046 -0.684457 0.127637 1.382738 1.212975 -0.651681 -1.810041 -3.933044 -1.705200 2.387387 0.437394
wb_dma_ch_sel/always_37/if_1/if_1 -0.168556 0.736695 4.498312 -2.453301 -1.035359 -1.443988 -3.081755 -0.586987 -0.665613 -2.169080 -3.276920 0.829156 0.932293 3.229483 4.129470 1.515392 -0.998277 -2.661451 1.697170 -1.745002
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.146310 -1.149653 1.614855 -0.245735 -0.058675 -0.852695 0.412187 -2.632011 0.068767 -0.067323 0.057559 2.265830 0.388779 -1.150293 0.284277 0.091219 -1.132466 -1.533108 -0.601141 0.576393
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.381707 -0.467553 -2.272004 0.148159 1.572823 1.433309 -2.084315 0.297506 -1.724611 -0.278103 1.264989 0.377032 0.624041 -0.104729 -0.730449 -1.648707 0.046237 2.001724 -0.101788 -1.350429
wb_dma_de/always_23/block_1/case_1/block_9/if_2 4.051499 2.018102 -2.596697 2.333141 -0.488529 0.750466 -1.798237 0.815749 -2.268685 0.003319 0.726550 0.409590 -0.323405 0.277392 -2.195663 -4.048990 -0.502545 3.681307 2.362336 -0.587021
wb_dma_ch_rf/always_10/if_1/if_1 2.020010 -1.721186 -0.069096 0.141145 2.250224 1.907706 -2.758132 0.369991 -0.669012 2.896119 1.074720 1.229771 -0.290209 0.027287 1.118947 -1.267494 -1.512244 0.955655 -0.012741 -4.903150
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.147920 -1.674073 -0.504722 -0.100681 1.439690 0.465254 -1.523675 -2.365562 -1.582815 -0.371210 1.219186 2.628054 1.024774 -1.283520 -0.392346 -1.417799 -1.075208 0.415060 -0.777711 -0.660263
wb_dma_ch_sel/input_ch3_adr0 0.860893 -0.270891 4.780798 -1.710516 -0.271774 0.568516 0.154141 0.319672 -2.616806 -0.885772 -1.187171 3.440073 1.273557 1.385632 2.511725 2.467287 -0.633104 0.829074 -0.595937 3.644694
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 3.674444 1.632082 -2.529820 -0.039440 -0.359686 0.471651 -2.035118 0.287222 -3.918190 -1.024905 0.454181 1.193725 1.087556 2.652807 -2.835358 -3.399431 -0.527080 2.184639 2.756424 0.319264
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.313676 -0.464791 -2.187139 0.155517 1.542914 1.392668 -2.004189 0.307692 -1.665070 -0.292883 1.170064 0.306249 0.635140 -0.129049 -0.654470 -1.544159 0.025770 1.980448 -0.128296 -1.351830
wb_dma_de/wire_de_txsz 1.715378 -0.237112 -0.299097 -2.460097 -2.286291 -3.851103 0.325552 1.112406 0.884995 0.210411 -2.040121 -3.722344 -0.602911 -2.510704 0.472279 -2.055012 0.455814 2.321486 -3.975983 -1.947198
wb_dma_rf/input_de_adr0 -2.633217 -0.871709 2.513826 -1.347945 -0.482737 -0.101856 -2.399295 1.624154 -2.181870 0.332294 -1.815186 0.849897 0.918521 3.578786 3.942570 2.273705 1.503151 -1.558312 3.555924 1.156912
wb_dma_de/always_2/if_1 -0.852070 1.404848 1.509481 0.085630 -0.583636 0.651911 -3.413343 2.333285 0.615871 -0.155660 -1.343693 0.734641 2.197174 2.880982 5.713033 1.120586 0.910902 -1.912984 4.079444 -0.909961
wb_dma_ch_sel/assign_102_valid 0.874968 -1.202406 -1.075126 0.242998 0.425242 0.516151 -2.627640 1.798975 -1.147084 2.449682 -0.726120 -2.700629 0.153816 1.462729 0.907379 -1.047406 1.306082 1.183768 0.151952 -4.568125
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.493199 3.474401 2.043329 -4.041612 -2.818965 1.560468 -1.511018 3.718364 1.645589 -0.979166 -1.646693 2.001229 -2.271356 0.613687 2.289270 1.557639 -3.743345 -1.300907 2.050353 -0.490551
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.532258 0.366944 0.056086 -0.271206 1.805367 2.479495 -1.391757 0.389741 -3.142603 -0.671745 0.866282 1.811344 0.700693 -0.403300 0.965162 -0.152273 1.061921 1.713039 -0.584173 0.782302
wb_dma_wb_mast/assign_4_mast_err 1.997785 -1.804275 -0.065366 0.441484 2.340775 1.997482 -2.823862 0.302929 -0.649302 3.064419 1.108056 1.191908 -0.398746 0.115824 1.071867 -1.249711 -1.481179 1.006078 0.048553 -5.066589
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 3.578217 1.185868 -3.440891 1.429630 1.095644 2.269535 -1.382639 1.934571 -2.342777 -0.584123 1.310656 0.279764 0.038377 0.684965 -2.512925 -2.462873 -1.094237 4.012510 2.247322 0.288112
wb_dma_ch_rf/always_2/if_1 2.134934 -0.914213 -2.176629 -2.291821 1.713458 1.048132 -2.283853 -0.201119 -3.455714 -1.403244 0.885811 1.039281 2.110859 2.346282 -1.328000 -0.971645 -0.034325 0.645934 0.184004 -0.523538
wb_dma/input_wb1_err_i 1.841163 -1.789422 0.037337 0.299895 2.243279 1.842285 -2.656303 0.144914 -0.541830 2.992729 1.085264 1.267137 -0.417950 -0.080317 1.043384 -1.245621 -1.557988 0.830395 -0.084199 -4.912067
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.152015 2.249583 2.595572 -0.010470 0.101801 2.469337 0.542543 1.881205 -0.087514 2.541492 -0.823628 -0.744301 -2.246363 -0.107427 1.536430 1.035410 1.376709 0.003256 -1.256613 -1.639183
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.554942 0.158208 -0.229691 1.180117 -1.151055 0.567400 -0.829984 1.145437 -0.585161 3.693561 -0.634155 -2.086087 -0.929551 0.798959 -0.234950 -1.221491 2.073055 0.865845 -0.580617 -3.927772
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.902388 -0.159708 0.417365 0.370776 0.880367 1.538897 -1.244871 2.750117 0.926099 3.433734 -0.076756 -1.379759 -1.337737 1.328390 1.612587 0.152066 -0.485816 0.583186 0.710729 -4.370445
wb_dma_ch_sel/assign_121_valid 0.960402 -1.244716 -1.116096 0.288813 0.506182 0.492516 -2.615857 1.730702 -1.275467 2.308616 -0.651984 -2.583263 0.306186 1.468578 0.880383 -1.041895 1.268908 1.314073 0.125281 -4.384356
wb_dma_ch_sel/assign_4_pri1 0.573426 -2.618055 0.507213 -0.010705 1.715108 -0.369378 0.093560 -1.956983 -0.308722 -0.565920 0.730646 1.378485 1.118121 -1.607747 0.213087 0.254694 -1.208832 0.908089 -2.204318 -0.324972
wb_dma_de/always_2/if_1/cond 1.574070 0.190966 -0.399272 4.329068 0.539508 0.840350 -1.184593 1.010490 1.480851 0.232463 0.426645 -0.123340 2.159589 1.790043 1.566871 -0.248646 -0.646162 1.658716 2.426586 -2.066536
wb_dma_ch_rf/reg_ch_csr_r -1.462855 0.084592 0.716044 -3.420021 -3.381543 0.348694 -0.085115 2.026407 1.007195 0.562622 -1.738450 1.723887 1.179821 0.601075 0.891298 0.208216 -4.892860 -0.945529 3.272965 1.424678
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.317579 -1.772654 -0.604284 -0.049396 1.567306 0.497899 -1.544047 -2.311230 -1.625745 -0.445572 1.248268 2.559196 1.099998 -1.304525 -0.421098 -1.400338 -1.060557 0.596063 -0.839670 -0.728736
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.995333 2.931591 2.175678 -0.001199 -0.359466 2.310368 1.298273 2.804991 3.366656 3.963926 -0.224450 -0.680464 -3.858461 0.001168 0.704095 0.613335 -1.430003 -0.606793 -0.170737 -3.424113
wb_dma_wb_if/wire_slv_we 0.644761 5.281499 3.010974 -3.245076 -4.537905 0.413952 -2.309304 1.334191 0.181556 -2.664983 -0.300935 3.148522 -1.812630 1.473634 1.445243 1.346770 1.628859 -1.947714 -0.654384 0.879468
wb_dma_ch_sel/always_38/case_1/stmt_4 3.333098 0.849507 -3.218204 -1.195077 0.608198 0.760996 -0.726167 1.244100 -1.464267 -1.721018 1.006716 0.172248 0.073977 -1.323355 -2.097043 -2.345195 -1.168794 3.443154 -0.467487 0.968092
wb_dma_ch_sel/reg_ch_sel_r -0.223851 0.687116 4.335580 -2.225665 -0.959450 -1.573628 -2.911778 -0.825747 -0.816559 -2.049549 -3.150883 0.740666 0.776954 3.105041 3.795098 1.379390 -0.762350 -2.612658 1.612823 -1.663429
wb_dma_ch_sel/always_38/case_1/stmt_1 1.908019 1.084619 -0.344708 2.607994 -4.371280 -3.145673 0.360832 0.255999 1.339318 2.549853 -1.361399 -1.595608 1.430787 -0.722606 -0.326722 -4.416673 -0.430585 1.757011 0.368132 -0.920412
wb_dma_ch_sel/always_38/case_1/stmt_3 3.200333 0.976907 -3.138435 -1.231287 0.509880 0.721556 -0.690953 1.235780 -1.437112 -1.739796 0.981323 0.172514 0.012142 -1.337096 -2.105354 -2.331815 -1.173877 3.295586 -0.416462 1.050607
wb_dma_ch_sel/always_38/case_1/stmt_2 2.151981 -0.273521 -1.634277 -1.338225 0.546217 -0.094840 -0.374217 -1.428094 -1.393428 -1.745021 1.069350 2.405748 0.388873 -2.488695 -1.821428 -2.298480 -2.252942 1.846931 -1.048474 1.455470
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.144198 -1.223725 1.618225 -0.204304 0.018438 -0.853932 0.399329 -2.721370 0.092955 -0.102836 0.093002 2.307110 0.411373 -1.192114 0.219410 0.065926 -1.163934 -1.519894 -0.642071 0.540450
wb_dma_ch_pri_enc/wire_pri30_out 1.246580 -1.722542 -0.573144 -0.081877 1.537273 0.526061 -1.604254 -2.339766 -1.666371 -0.447205 1.263154 2.594435 1.124080 -1.315169 -0.429900 -1.451184 -1.084911 0.570025 -0.821965 -0.688375
wb_dma_ch_sel/reg_ch_sel_d 4.580729 3.700625 3.283060 -2.334026 0.898565 3.667500 -0.222825 1.776713 1.321806 -0.117761 0.442692 4.579792 0.168539 0.520809 2.309975 0.758267 -4.113018 0.159199 -0.411546 -0.367806
wb_dma_ch_rf/assign_14_ch_adr0_we -1.891859 1.602032 1.735476 -1.360247 -0.323392 1.579022 -2.962326 2.159551 -1.515949 0.584857 -1.476288 0.975315 0.307694 3.190582 4.185728 1.387129 1.549882 -2.897185 4.549739 0.290734
wb_dma_rf/wire_ch1_csr -1.072751 3.897035 -2.193012 -3.486899 -3.774930 -0.184692 1.559686 1.739452 -0.202283 0.292197 -1.552041 -1.000688 2.040716 -0.806688 0.707274 -1.734720 0.878228 -2.850720 1.361867 1.013496
wb_dma_inc30r/always_1/stmt_1/expr_1 1.709232 4.549601 -1.554166 2.633695 -1.190905 2.042518 -0.914287 1.495228 2.804771 -0.956637 0.258713 -0.242415 1.586005 -1.006040 2.546089 -1.273072 0.502544 -0.804888 2.359025 -1.505165
wb_dma_rf/wire_pause_req -0.943807 -3.232114 4.368017 -2.326002 -1.973976 -2.140152 -1.529851 -2.914564 -4.166678 1.243946 -2.803106 1.545382 1.886921 3.954569 -0.286575 0.071859 -1.734925 -2.089692 0.281942 -0.916439
wb_dma_ch_sel/assign_95_valid -1.335864 3.764647 -2.761489 0.054799 -5.296575 0.206276 -1.167496 3.924841 3.534112 1.700665 -1.139707 -2.252915 0.040555 -2.745483 2.435745 -2.533082 0.123876 -0.888965 2.335737 -2.211899
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.782753 -1.502605 -1.166926 0.200427 1.830761 0.568478 -0.370418 0.712846 -0.365137 -0.433695 0.706333 -0.922250 0.736957 -0.456083 -0.062241 0.097566 -0.094386 2.516084 -1.613941 -1.063503
wb_dma_ch_rf/reg_ch_stop 1.919080 -1.699741 -0.060543 0.262978 2.248016 1.971176 -2.740200 0.357937 -0.539424 3.047583 1.059816 1.162388 -0.472990 0.082726 1.098936 -1.226707 -1.511655 0.916675 0.019946 -5.038715
wb_dma_ch_sel/assign_146_req_p0 0.647092 0.472757 -0.093605 0.883180 -1.495623 0.603454 -0.834007 1.319903 -0.754895 3.582791 -0.758608 -1.859477 -0.683430 0.880878 -0.006726 -1.239818 2.087083 0.727691 -0.459208 -3.609320
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.298966 1.658540 0.977723 0.916302 -1.754045 0.309791 1.716050 -0.365963 0.687339 1.506506 0.018288 0.520336 -1.261409 -0.547852 -0.941596 -0.166407 0.803223 -0.440955 -0.558107 0.366195
wb_dma_de/input_dma_abort 1.930060 -1.820042 -0.075238 0.188234 2.297035 1.887301 -2.612646 0.239906 -0.618218 2.816606 1.122160 1.237502 -0.310156 -0.078329 1.098286 -1.193916 -1.478182 0.964815 -0.190740 -4.780658
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.281927 -1.718233 -0.682676 -0.004682 1.549221 0.536767 -1.597772 -2.300393 -1.630022 -0.457144 1.250348 2.520790 1.072942 -1.315403 -0.456534 -1.407358 -1.064637 0.629476 -0.828605 -0.713837
wb_dma_de/input_adr1 -0.299022 1.683850 0.965869 0.885117 -1.847953 0.233081 1.728794 -0.353386 0.647654 1.518943 -0.007684 0.544376 -1.210145 -0.554005 -0.969668 -0.256199 0.817478 -0.450728 -0.560328 0.379972
wb_dma_de/input_adr0 0.964611 3.929403 2.889584 1.328654 -0.257613 3.350107 -3.402914 1.799963 -3.263415 1.488676 -0.673448 2.821191 -0.618753 3.241106 3.434686 -0.286208 2.049499 -1.772925 5.082437 0.993546
wb_dma_ch_arb/reg_next_state 4.640003 3.831664 3.188018 -2.219023 0.827586 3.725580 -0.330445 2.075568 1.360803 -0.053688 0.391654 4.457045 0.115968 0.794664 2.237142 0.666090 -4.252592 0.229697 -0.048778 -0.462197
wb_dma_wb_mast/input_wb_err_i 2.019162 -1.815335 -0.132448 0.358871 2.332895 1.985018 -2.780940 0.306575 -0.733318 2.934941 1.121470 1.251253 -0.254836 0.074939 1.061788 -1.256762 -1.515625 1.027928 0.004644 -4.910336
wb_dma_wb_if/wire_wbs_data_o 1.025239 1.926365 -3.447201 -2.904765 0.405959 -0.149667 1.006266 0.539053 1.072553 -2.067154 1.125004 0.124955 -2.441170 -1.594508 -3.869825 -1.582054 -1.978722 0.951392 -0.124271 1.999006
wb_dma_de/assign_73_dma_busy -0.058265 -2.108513 4.471489 -0.865385 -1.885233 -2.422363 -0.654628 -1.623883 -2.715792 -1.455126 -3.334152 -1.045971 0.937723 2.386622 0.687800 2.020505 0.601972 0.835002 -2.359217 -0.884655
wb_dma_de/always_22/if_1 -1.788527 -1.122351 1.374962 -2.954776 -4.328496 -2.137210 -1.407690 0.854349 0.903872 0.668883 -2.025147 0.493481 0.806689 3.166160 -0.810318 -0.063235 -3.713090 -1.245054 1.722033 -0.298745
wb_dma_rf/wire_ch2_csr -0.989513 3.900419 -2.442616 -3.336121 -3.775784 -0.180372 1.403815 1.839561 -0.229954 0.230815 -1.515370 -1.120026 2.108683 -0.683141 0.577757 -1.797065 0.936155 -2.710592 1.471089 0.964558
wb_dma_de/input_de_start 1.114301 0.068472 0.870954 2.333239 -4.444575 -3.929384 0.599585 -1.916692 1.397288 2.461280 -1.331724 0.226684 1.897685 -1.841514 -0.070887 -4.460872 -1.402322 0.676525 -0.308392 -0.670506
wb_dma_pri_enc_sub/always_3/if_1 1.195880 -1.677466 -0.563118 -0.091881 1.517634 0.562248 -1.669753 -2.380227 -1.650811 -0.390386 1.260294 2.681508 1.025064 -1.306928 -0.400608 -1.446036 -1.107035 0.441122 -0.744839 -0.751248
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -2.203704 -1.132834 0.618293 0.091175 -0.977468 -2.664353 0.707620 -1.322252 0.584669 0.854918 -1.525281 -2.826289 -0.950730 -0.132160 -0.388416 0.105014 1.816597 -1.285205 -1.424938 -1.234591
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.978601 2.676222 1.968922 0.152585 -0.062044 2.300685 1.140124 2.817849 3.400383 4.071011 -0.131007 -0.915335 -3.907540 -0.005717 0.715835 0.614274 -1.399132 -0.503918 -0.185356 -3.802655
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.264043 2.256667 2.420287 0.019200 0.154415 2.556933 0.409467 1.890146 -0.160337 2.625633 -0.805723 -0.832052 -2.278064 -0.117481 1.447408 0.896344 1.365325 0.062890 -1.150230 -1.906296
wb_dma_ch_rf/always_25/if_1/if_1 2.013464 1.473640 1.251321 0.501315 -0.982327 -1.652856 0.186608 -0.249846 1.553509 -1.170371 -0.025975 1.604787 2.880790 0.364606 2.664391 -0.419572 0.239885 0.369662 -0.496760 0.246797
wb_dma_ch_sel/assign_98_valid/expr_1 -0.894725 3.124071 0.636885 -0.240961 -5.001791 1.354052 -2.055387 5.110208 1.451402 1.878567 -1.963804 -1.083391 1.012491 -0.018060 4.917143 0.116047 1.424747 -0.159701 2.245086 -1.021100
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -2.105763 0.100780 0.632329 -3.007304 -4.365342 -0.252595 -0.126395 1.564299 0.746705 0.213780 -2.633070 0.676988 1.820790 0.552280 0.866355 0.049404 -3.964781 -1.170239 3.092879 1.350903
wb_dma_ch_sel/reg_pointer 2.167886 -0.895229 -2.239011 -2.143999 1.767043 1.145454 -2.307003 -0.158483 -3.362017 -1.364851 0.982792 1.031009 2.062174 2.322347 -1.355642 -0.946301 -0.015722 0.704939 0.191566 -0.613270
wb_dma_wb_if/input_wb_err_i 2.006613 -1.812231 -0.136371 0.404055 2.331071 1.971569 -2.722317 0.316221 -0.615327 3.069650 1.121723 1.115520 -0.434843 0.064935 1.034087 -1.289825 -1.493150 1.045521 -0.004776 -5.078398
wb_dma_rf/input_de_csr 3.116814 0.478183 -3.237819 -3.515028 0.798105 0.547365 -1.146128 0.794167 -3.224841 -2.732399 0.767394 0.872354 1.522241 1.121246 -2.715611 -1.828528 -1.208888 2.077670 -0.067248 1.595225
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.034105 -1.167300 1.458627 -0.129868 -0.002606 -0.828389 0.384515 -2.546996 0.063464 -0.124341 0.085538 2.154397 0.384277 -1.155798 0.174687 0.074729 -1.076181 -1.362626 -0.637028 0.534238
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.030183 2.148666 0.724205 -1.383634 -2.177866 0.515203 0.127747 0.835535 -1.226719 -1.132865 -0.657266 0.692856 0.532364 0.273902 0.184573 0.449960 1.239944 -0.804642 -0.420142 2.602560
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.214772 -1.567500 -0.587207 -0.077379 1.458955 0.516870 -1.626567 -2.337677 -1.668107 -0.424155 1.208857 2.612221 1.056679 -1.281091 -0.433193 -1.501756 -1.070429 0.450568 -0.679972 -0.702469
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.182268 -1.140499 1.599186 -0.224496 -0.079795 -0.893970 0.453831 -2.645672 0.068114 -0.131456 0.010847 2.252693 0.387057 -1.142289 0.202192 0.125522 -1.091413 -1.533795 -0.615149 0.662833
wb_dma_ch_rf/input_de_adr0_we 0.293707 0.263272 -0.351405 2.807155 0.661674 1.719565 -0.769016 0.700592 -0.873422 1.216401 0.400029 0.101038 -0.112187 2.126660 -0.441012 -0.104494 0.134430 0.623612 2.844025 -0.851220
wb_dma_ch_sel/assign_161_req_p1 -1.163878 -1.254047 1.618060 -0.167424 0.026419 -0.934368 0.449245 -2.831356 -0.000026 -0.168210 0.051309 2.307765 0.469856 -1.204119 0.166824 0.112132 -1.147047 -1.497299 -0.655338 0.686274
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.111137 0.210354 0.755417 -3.240689 -3.369937 0.527864 0.060559 1.976831 0.998671 0.464656 -1.679990 1.920649 1.435893 0.541037 0.884799 0.106647 -5.053587 -0.765723 3.241081 1.592805
wb_dma_ch_sel/assign_129_req_p0 0.239239 0.533017 1.879724 -2.359843 -0.754046 -0.838616 2.111379 1.707288 3.421798 1.874361 -1.472327 -3.292648 -2.287942 -2.088684 1.082447 1.257630 0.057506 0.021956 -4.717335 -2.816391
wb_dma_de/wire_de_ack 3.613761 1.724362 -2.588196 0.028379 -0.422990 0.445615 -1.973068 0.372426 -3.682500 -0.966759 0.445071 0.977021 0.848199 2.589637 -2.848981 -3.441211 -0.506753 2.193576 2.728902 0.168321
wb_dma_ch_arb 3.002873 3.021274 3.117263 -1.994666 -0.397715 2.007725 -0.070819 1.090170 0.901376 -0.375582 -0.823433 2.762656 0.927603 0.840851 2.072275 0.705195 -2.606383 -0.366808 -0.669227 -0.127804
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 2.552853 0.297423 0.119462 -0.268329 1.831949 2.466461 -1.377412 0.489871 -3.002215 -0.554504 0.825739 1.655174 0.650935 -0.426443 1.038290 -0.069868 1.028218 1.770069 -0.687488 0.646630
wb_dma_pri_enc_sub/always_3/if_1/cond -1.117266 -1.249159 1.585549 -0.167295 0.051515 -0.844320 0.395294 -2.734677 0.027965 -0.133840 0.086445 2.320641 0.426016 -1.186390 0.256619 0.112863 -1.147726 -1.487978 -0.650063 0.558211
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.764959 -1.449203 -1.178892 0.205520 1.776427 0.568003 -0.324443 0.719013 -0.394647 -0.503024 0.679630 -0.908991 0.764451 -0.464169 -0.013677 0.120975 -0.100458 2.469846 -1.619816 -0.988390
wb_dma/wire_de_txsz_we 0.150047 -1.387518 -1.971844 -0.711918 0.189399 -2.613868 1.326517 0.371898 1.316285 0.400599 -0.771753 -4.841203 -2.489347 -2.236734 -2.429915 -1.047550 0.668971 2.323511 -3.678394 -2.046806
wb_dma_ch_pri_enc/wire_pri16_out 1.142334 -1.598863 -0.552649 -0.140777 1.415412 0.500957 -1.534567 -2.293956 -1.527617 -0.330581 1.178242 2.537927 1.033601 -1.288079 -0.399770 -1.405962 -1.083750 0.390833 -0.752000 -0.705417
wb_dma_ch_pri_enc 1.335703 -1.708538 -0.635811 -0.079369 1.569564 0.527035 -1.643431 -2.362133 -1.676229 -0.479968 1.302117 2.621763 1.102406 -1.336509 -0.473118 -1.475945 -1.092713 0.581181 -0.803316 -0.757729
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.795357 -1.441829 -1.171154 0.226723 1.813725 0.607747 -0.332827 0.690903 -0.426604 -0.493330 0.720802 -0.893536 0.730233 -0.459874 -0.029092 0.114823 -0.093407 2.454814 -1.570625 -0.952139
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.135806 -3.000529 1.167887 -2.343532 1.984559 -0.397146 -0.488440 0.013307 1.495626 1.688831 0.307489 -0.075609 -0.261165 -2.399955 2.150015 0.450214 -1.790558 0.826991 -4.184054 -3.940666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.026029 2.820107 2.056875 0.313193 -0.098412 2.443862 1.224419 2.823537 3.440709 4.252559 -0.092048 -0.843490 -4.068257 0.015147 0.620338 0.598221 -1.332141 -0.545566 -0.107346 -3.802632
wb_dma_ch_pri_enc/wire_pri7_out 1.186227 -1.553313 -0.585962 -0.116919 1.419950 0.520813 -1.703578 -2.380141 -1.668690 -0.363824 1.243778 2.711404 1.011923 -1.267247 -0.446875 -1.547642 -1.051459 0.363962 -0.620460 -0.703766
wb_dma_ch_sel/always_6/stmt_1/expr_1 4.165680 1.892749 -2.718780 2.504435 -0.358467 0.918289 -1.986496 0.807917 -2.360477 0.020192 0.843638 0.443131 -0.282891 0.282913 -2.186218 -4.080778 -0.396785 3.751678 2.348804 -0.751654
wb_dma_wb_if/wire_mast_err 1.904135 -1.653435 -0.013845 0.125755 2.105368 1.891853 -2.706749 0.394533 -0.592001 2.951782 0.978600 1.206750 -0.308952 0.050611 1.172709 -1.235094 -1.498449 0.907694 0.011224 -4.859591
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.285292 0.576513 -1.290079 -2.559077 -2.538158 -3.175603 -1.239169 0.699441 -0.355277 0.410637 -1.582338 -2.651665 -0.673883 -2.282165 -0.154728 -3.673202 0.643099 1.958973 -2.776730 -2.336158
wb_dma_wb_if/input_wb_cyc_i -0.282711 3.826919 3.415754 -4.278530 -2.077737 -0.559494 3.269710 1.719663 -0.868142 1.854786 -2.080896 0.312950 -4.480454 -1.182044 -0.553765 -0.155175 -0.539794 -1.069731 -0.992072 3.111731
wb_dma_ch_sel/assign_97_valid -1.119580 3.892027 -2.707627 0.816399 -5.330479 0.823678 -2.071919 5.166162 3.189305 2.776739 -1.428901 -3.604653 0.463171 -0.871772 3.470294 -2.051331 1.967858 -0.834585 2.757573 -3.893706
wb_dma/wire_mast0_drdy 0.065855 -0.466150 -2.279782 -1.870248 -4.846070 0.848342 -0.429837 3.351175 -3.016690 0.617207 -1.165611 0.284824 2.832805 -1.593902 -0.668574 -1.775821 -1.575846 3.401808 0.429680 2.367139
wb_dma_ch_pri_enc/wire_pri8_out 1.262560 -1.558505 -0.688095 -0.080659 1.441020 0.562524 -1.596675 -2.168701 -1.685019 -0.413465 1.239637 2.458644 1.066034 -1.210212 -0.453887 -1.443051 -0.987956 0.577434 -0.697767 -0.659713
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.276558 -1.780498 -0.539328 -0.072648 1.581217 0.473332 -1.607085 -2.395745 -1.645067 -0.439154 1.282766 2.611593 1.089894 -1.376500 -0.431161 -1.445407 -1.105136 0.561320 -0.870032 -0.779354
wb_dma_wb_if/wire_pt_sel_o -0.130261 2.620051 2.279524 -6.421306 -2.140463 0.004702 0.906824 0.011262 -0.702991 -1.433474 -1.504647 2.227765 -0.240901 -2.619018 0.661946 -0.675695 -1.851119 -2.213392 -1.135997 4.801710
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.150499 -1.184701 1.624775 -0.217854 -0.070195 -0.886421 0.425202 -2.677276 0.069310 -0.125976 0.012683 2.299007 0.379074 -1.211576 0.239664 0.069305 -1.119674 -1.565042 -0.600735 0.643124
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.495874 0.353352 0.074312 -0.317555 1.732594 2.437841 -1.377055 0.471787 -3.074117 -0.567087 0.850281 1.699775 0.641662 -0.394283 0.965581 -0.177008 1.037371 1.711491 -0.602019 0.691471
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.186822 -1.695118 -0.592467 -0.012937 1.526829 0.476060 -1.603838 -2.335962 -1.592778 -0.358304 1.259401 2.550161 1.010934 -1.329567 -0.411267 -1.402895 -1.079085 0.488729 -0.807371 -0.785980
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.271405 1.619638 0.922755 0.892432 -1.701672 0.291138 1.662179 -0.321634 0.626808 1.527631 -0.018053 0.488735 -1.200708 -0.523369 -0.946812 -0.215500 0.797502 -0.432781 -0.524741 0.324221
wb_dma_ch_pri_enc/wire_pri22_out 1.159820 -1.609773 -0.541804 -0.106220 1.395230 0.440118 -1.555414 -2.309751 -1.632009 -0.411156 1.192376 2.560032 1.041149 -1.259089 -0.454600 -1.412754 -1.054957 0.428469 -0.742294 -0.629977
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.522274 0.351795 0.030179 -0.199126 1.858434 2.537986 -1.368539 0.511126 -3.054257 -0.616103 0.898667 1.725872 0.734789 -0.351829 1.029992 -0.095223 1.015397 1.784784 -0.613587 0.667822
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.854693 -0.138244 0.371782 0.343354 0.892037 1.489232 -1.256497 2.703994 1.006919 3.443684 -0.081333 -1.390559 -1.403673 1.255952 1.530621 0.094762 -0.485848 0.571748 0.689464 -4.404751
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.663720 0.209138 -0.209950 1.088189 -1.174415 0.588201 -0.846446 1.194108 -0.703353 3.573344 -0.641158 -1.943355 -0.746982 0.872548 -0.185587 -1.248915 2.009327 0.846965 -0.494086 -3.737496
wb_dma_ch_sel/assign_135_req_p0 0.623685 0.318796 -0.105598 0.858700 -1.327464 0.610162 -0.886540 1.365708 -0.673163 3.563536 -0.771747 -1.949010 -0.647256 0.865337 0.019586 -1.151865 2.032117 0.792999 -0.529641 -3.737928
wb_dma_ch_sel/wire_gnt_p0_d 5.457836 4.938447 2.067552 -2.022074 0.633806 4.216672 -0.496981 3.990262 1.362309 -0.019081 0.235861 2.574936 -0.302321 1.696030 2.047202 0.565208 -3.121821 1.257269 0.282334 -0.805282
wb_dma_de/assign_20_adr0_cnt_next -2.563160 -1.461733 -2.310059 -1.367852 0.022900 1.133450 -0.465250 0.974872 1.015303 -0.286607 0.064935 -1.436903 -0.326787 0.478795 -1.256218 1.538540 -0.635589 -0.469683 0.607147 -1.048833
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.180127 1.124249 2.428223 -3.818211 -2.162324 0.215625 0.582869 0.763689 -2.023252 -0.137547 -1.633701 1.104724 1.462552 -1.252135 1.969530 -0.043575 0.209361 -0.932593 -0.960811 3.839330
wb_dma_ch_sel/assign_153_req_p0 0.672051 0.237195 -0.217268 1.059013 -1.189667 0.584853 -0.820589 1.224125 -0.744215 3.571438 -0.664491 -1.975713 -0.772754 0.870477 -0.202058 -1.249456 2.066765 0.917390 -0.561875 -3.774381
wb_dma_de/assign_82_rd_ack/expr_1 0.423998 -1.525229 -0.238657 -3.772612 -0.908376 -2.573310 -0.321294 -0.823064 -0.159471 -0.270723 -1.062557 -0.574079 0.148611 -2.965896 0.108235 -1.613323 -1.103068 0.547831 -3.572439 -0.902109
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.753799 -1.306682 -0.594283 -0.940766 -0.169599 -0.927387 -1.007152 -0.128457 -0.917625 0.948640 -0.616763 -0.580195 -0.075270 -0.873272 -0.391478 -1.722098 -0.993410 1.233521 -0.843284 -1.786461
wb_dma_de/reg_de_csr_we 3.321399 0.671247 -4.516623 -7.098042 2.337567 0.774933 -1.517821 2.083721 -0.457584 -1.186616 1.584347 -0.164685 -1.769954 0.059980 -3.237653 -2.010775 -2.399223 1.253958 -1.813154 -1.780836
wb_dma/wire_wb0_ack_o 0.889303 0.777732 1.494807 -1.995853 -1.684298 -2.083589 2.669203 -0.101437 -2.457186 0.570610 -1.350522 1.770517 0.320380 0.812192 -0.384261 -0.315822 -0.350551 1.022858 -0.225884 1.934528
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.409721 -0.466691 -2.220220 0.131351 1.530606 1.434375 -2.060716 0.300154 -1.722004 -0.303899 1.221154 0.375703 0.629695 -0.144145 -0.712961 -1.582612 0.029089 1.997476 -0.067944 -1.388202
wb_dma_ch_pri_enc/wire_pri23_out 1.199109 -1.635848 -0.637714 -0.017398 1.508476 0.537885 -1.588095 -2.306810 -1.648005 -0.429238 1.278247 2.570473 1.038693 -1.272840 -0.481453 -1.461551 -1.047786 0.504592 -0.716665 -0.662317
wb_dma_ch_sel/assign_103_valid 0.872459 -1.234681 -1.085570 0.173166 0.442871 0.393889 -2.562459 1.678686 -1.327933 2.229151 -0.705327 -2.522819 0.373848 1.468291 0.845030 -1.046099 1.303276 1.231823 0.118504 -4.241558
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.706306 -0.463612 0.163519 2.527630 -1.136598 -0.736505 -0.168518 -0.520527 -1.468803 0.485551 -1.327637 -1.488924 0.972625 2.302507 -0.487748 0.120687 1.739431 -0.409723 2.227082 0.252995
wb_dma_rf/wire_ch1_txsz 0.461611 1.245267 -0.586204 -1.651016 -1.289389 -0.737090 0.080479 -2.059466 -1.062854 -1.480412 0.368888 3.287870 -0.290947 -2.115605 -1.917448 -2.414248 -2.204458 -0.440390 0.482610 2.768725
wb_dma_de/always_23/block_1/stmt_13 1.803823 2.498003 -1.467646 3.669895 -3.523322 -2.518639 -1.711416 -0.598193 0.022897 -1.211441 -1.210937 -0.504066 2.075696 0.566375 -0.223067 -4.099073 0.349495 1.434736 3.026424 -0.242902
wb_dma_de/always_23/block_1/stmt_14 -3.347875 -5.915404 1.681522 -4.869441 0.658348 -4.200987 -2.617962 1.793959 0.821441 1.008999 -2.563558 -3.803087 0.881756 2.159646 4.353435 2.841254 0.946863 -0.771879 -2.543751 -3.234815
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.370682 -1.557471 -0.336095 -3.630594 -0.882706 -2.688865 -0.244721 -0.959909 -0.184668 -0.338355 -1.056900 -0.661029 0.081145 -2.995362 -0.057488 -1.678976 -1.006679 0.586867 -3.586794 -0.814353
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.339272 0.246961 -0.346061 2.781671 0.667364 1.660418 -0.753555 0.698433 -0.813227 1.255008 0.367595 0.041464 -0.117673 2.098677 -0.455081 -0.104554 0.110352 0.655309 2.797873 -0.888572
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.270444 1.663007 0.993050 0.732961 -1.868978 0.198096 1.696749 -0.404435 0.538485 1.457082 -0.074988 0.640074 -1.119622 -0.521044 -0.946079 -0.253172 0.815361 -0.479122 -0.547510 0.467881
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.664380 -1.699726 -0.953438 -2.414077 -0.001184 -1.222971 -2.025187 0.935781 -0.436297 1.211599 -0.947985 -2.749371 0.298448 -0.702563 1.213876 -1.079969 1.195547 0.716183 -2.721349 -3.788564
wb_dma_ch_rf/input_ch_sel 1.132503 -0.911039 1.797199 -1.132981 -1.222609 -1.114767 -1.583555 -1.113542 -5.536075 -2.394882 -2.614257 0.007527 1.237950 5.442088 -2.482466 0.408770 -0.443105 1.366149 1.300343 0.532458
wb_dma_wb_if/wire_wb_addr_o 0.250278 2.907625 1.587676 0.014583 -0.726147 1.093212 2.358776 0.345518 2.713099 1.055727 0.097776 0.364248 -2.817612 -1.262849 -0.748648 0.564670 -0.999689 -1.003835 -0.855416 0.060690
wb_dma_ch_rf/wire_ch_txsz_we 2.207991 0.624650 -1.220336 -2.535567 -2.513178 -3.237077 -1.215495 0.645616 -0.302471 0.367353 -1.603395 -2.606431 -0.737551 -2.264662 -0.157851 -3.677414 0.577616 1.876458 -2.714117 -2.226382
wb_dma_ch_sel/assign_116_valid 0.905323 -1.306944 -1.138466 0.068788 0.394589 0.292566 -2.529176 1.639156 -1.283112 2.195177 -0.693433 -2.594026 0.408104 1.322108 0.848847 -1.059557 1.285121 1.251323 -0.022063 -4.284563
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 3.289102 0.776706 -1.760723 3.832250 0.409238 1.454226 -3.131275 -0.070769 -2.529589 1.395527 1.000524 0.638259 0.199506 1.418694 -0.945505 -3.416000 0.722369 2.435648 2.797081 -2.854090
wb_dma_ch_rf/always_22/if_1/if_1/cond -2.652515 -1.536775 -2.319191 -1.569006 -0.055752 1.008542 -0.386499 0.915874 1.018529 -0.343337 0.037625 -1.464002 -0.347307 0.402092 -1.357037 1.509840 -0.703157 -0.500995 0.522160 -0.983200
wb_dma_wb_mast/wire_wb_addr_o 0.230582 2.950665 1.643607 -0.173255 -0.966612 0.962418 2.353098 0.258784 2.570848 0.989042 0.001141 0.498582 -2.695100 -1.255006 -0.797544 0.474059 -1.001227 -1.072144 -0.871184 0.243518
wb_dma_ch_rf/reg_ch_csr_r2 1.125884 -3.095397 1.193115 -2.276928 2.086475 -0.357338 -0.477764 -0.144398 1.462476 1.597771 0.411147 0.064754 -0.133182 -2.426290 2.129482 0.464831 -1.814660 0.870670 -4.233334 -3.839471
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 2.189760 1.388897 1.190606 0.633101 -0.847347 -1.701025 0.186511 -0.309632 1.683881 -1.326172 -0.020852 1.616997 3.098960 0.272036 2.818959 -0.380254 0.184064 0.562969 -0.661669 0.185669
wb_dma_ch_sel/assign_101_valid/expr_1 -0.686147 2.949499 0.442896 -0.083457 -4.634719 1.332173 -2.151653 4.874283 1.461285 2.003537 -1.747932 -1.076548 0.886679 -0.192591 4.689356 -0.134381 1.422251 -0.048703 2.049322 -1.296682
wb_dma_ch_sel/assign_11_pri3 1.745536 -1.449823 -1.153314 0.249091 1.795500 0.556758 -0.308279 0.730162 -0.372204 -0.436329 0.716878 -0.964274 0.715040 -0.491084 -0.024038 0.156764 -0.055101 2.492481 -1.657983 -1.034304
wb_dma_de -1.619452 0.568658 1.806952 -2.829344 -4.635865 -0.649440 -1.127948 1.060839 -0.236775 0.267096 -2.322466 0.974429 0.978679 2.157097 0.447807 0.204823 -2.293548 -1.655536 2.169787 0.797227
wb_dma_wb_slv/wire_wb_data_o -3.546392 0.024106 4.245358 -0.797450 -0.300093 -1.337767 2.281663 1.086590 1.899913 -0.122217 -2.155959 0.077648 -3.311760 0.018273 1.781869 3.171315 -3.390847 -2.060060 1.287216 2.073413
wb_dma_inc30r/always_1/stmt_1 1.061641 4.592911 -0.058517 0.696236 -0.037253 0.491602 0.263668 1.896557 5.668794 -1.836706 -0.338178 -1.110469 1.096801 -1.717705 4.924449 0.209699 -0.719689 -2.360340 1.469357 -1.654823
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.118043 -1.186481 1.592151 -0.158780 -0.007825 -0.918883 0.437342 -2.696071 0.072849 -0.137068 0.044003 2.226473 0.404565 -1.192766 0.212170 0.106512 -1.101056 -1.463864 -0.661203 0.595423
wb_dma_ch_sel/assign_127_req_p0 2.268441 -1.863370 -0.428812 -2.067731 2.102956 0.516385 -0.865600 2.668244 1.503377 1.814397 0.301825 -2.392328 -0.683057 -1.231037 1.916088 0.392815 -0.582222 2.384201 -3.611729 -4.594957
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.232296 -1.653260 -0.624855 -0.070074 1.550112 0.559721 -1.618538 -2.351566 -1.618342 -0.373107 1.260816 2.571507 1.012892 -1.324818 -0.446449 -1.484806 -1.111350 0.518810 -0.772494 -0.825040
wb_dma_ch_sel/assign_94_valid 1.050492 -0.031408 0.890810 2.593333 -4.332462 -3.902767 0.657736 -2.038891 1.439335 2.545811 -1.273369 0.234774 1.812878 -1.905685 -0.159598 -4.434735 -1.391544 0.634911 -0.325685 -0.772219
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.234482 -0.432713 0.102359 -2.525366 -2.441383 -3.765373 -0.833836 -1.704035 -0.269188 0.321999 -1.411083 -0.506151 -0.406000 -3.330165 -0.031143 -3.525904 -0.465122 0.650893 -3.176186 -1.782044
wb_dma_ch_pri_enc/wire_pri12_out 1.195201 -1.587916 -0.598329 -0.051901 1.432408 0.540250 -1.597578 -2.268927 -1.600189 -0.359653 1.225618 2.521535 1.036747 -1.273787 -0.436300 -1.478990 -1.029484 0.472222 -0.712615 -0.787039
wb_dma_ch_rf/always_20/if_1/block_1 -1.898536 1.341507 1.806735 -1.342300 -0.091097 1.742192 -3.057923 2.348658 -1.455191 0.615788 -1.363655 0.997490 0.350347 3.387481 4.386740 1.709149 1.478996 -2.779032 4.535574 0.182289
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.525594 0.295030 0.057496 -0.313964 1.733024 2.404033 -1.384615 0.508470 -3.016204 -0.583769 0.797884 1.663897 0.689563 -0.379886 1.006106 -0.150526 1.012162 1.742137 -0.691518 0.625972
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.693887 -2.101197 0.130529 -2.326488 1.842265 0.440149 -2.078206 -0.343437 0.259219 1.853470 0.858566 1.073489 -0.390214 -2.031094 1.450588 -1.148035 -1.586600 0.392241 -2.776133 -4.305172
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -2.179061 -0.785097 0.597006 -0.277364 -1.810476 -2.464161 0.570489 -1.304608 -0.535200 -0.764369 -1.753004 -1.637282 1.016626 0.177414 -0.005004 0.285266 1.630196 -1.187259 -0.664188 1.078888
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.098099 -0.928692 -2.118515 -2.142103 1.729636 1.059732 -2.233674 -0.126257 -3.289950 -1.325994 0.912058 0.938536 2.023040 2.237310 -1.228457 -0.896304 -0.047732 0.694818 0.144298 -0.620725
wb_dma_wb_if/input_slv_din -3.681217 0.178442 4.283743 -0.752803 -0.421320 -1.367030 2.415328 1.094113 1.945009 -0.074005 -2.204225 0.078570 -3.413234 -0.014336 1.777843 3.213432 -3.247370 -2.229222 1.343154 2.219003
wb_dma_ch_sel/assign_94_valid/expr_1 0.995803 -0.127001 0.933927 2.384641 -4.400026 -4.073532 0.699417 -2.096335 1.370702 2.499947 -1.323783 0.225759 1.818414 -1.900268 -0.178240 -4.488969 -1.442383 0.583302 -0.371979 -0.613724
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.863094 -0.450707 -0.931838 0.262453 -0.721372 -1.710657 -1.216885 -1.601013 0.314513 2.472923 -0.648626 -2.646567 -2.805790 -0.411136 -1.670839 -1.990141 1.995677 -1.856021 -0.500684 -3.748691
wb_dma_de/always_21 3.529111 1.236535 -3.471498 1.551273 1.094621 2.381986 -1.435949 1.973430 -2.228880 -0.445653 1.336810 0.207879 -0.123718 0.738759 -2.493127 -2.452230 -1.047818 3.903656 2.405099 0.103501
wb_dma_de/always_22 -1.931702 -0.945716 0.851775 -2.820944 -4.017191 -1.881982 -1.408979 0.939441 1.083050 0.609185 -1.720449 0.374087 0.673014 3.022002 -0.953726 -0.114634 -3.530001 -1.447209 1.896836 -0.299740
wb_dma_de/always_23 -1.694362 -0.736311 1.093995 -2.931118 -4.296433 -1.920574 -1.229636 0.936693 1.017084 0.767621 -1.837592 0.503509 0.568379 3.105702 -1.110081 -0.239027 -3.715069 -1.333895 1.864945 -0.250457
wb_dma_ch_pri_enc/wire_pri1_out 1.205619 -1.678471 -0.576576 -0.057785 1.529291 0.543943 -1.618234 -2.354412 -1.609311 -0.391504 1.277045 2.595289 1.051445 -1.317601 -0.441546 -1.429223 -1.065514 0.513568 -0.783782 -0.794815
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.156001 -1.265768 1.585290 -0.161328 0.030774 -0.908149 0.408038 -2.775576 0.013340 -0.148818 0.082303 2.339329 0.450997 -1.221131 0.183455 0.107413 -1.133036 -1.513488 -0.673129 0.674110
wb_dma_de/assign_78_mast0_go -1.131545 -1.205633 1.594545 -0.217169 -0.008672 -0.900237 0.443233 -2.715494 0.046423 -0.112852 0.034904 2.273511 0.412642 -1.192323 0.247787 0.085146 -1.117596 -1.536890 -0.644324 0.633843
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.270503 1.688287 0.988663 0.785198 -1.812416 0.204584 1.675832 -0.378792 0.556445 1.475561 -0.048905 0.584883 -1.163817 -0.513669 -0.934410 -0.209397 0.792087 -0.498886 -0.545114 0.436518
wb_dma_de/wire_dma_done 2.589780 -0.660456 -0.513736 -0.683601 -1.480001 -3.154864 -2.037382 -1.119039 -0.455146 -0.891443 -1.114654 0.128347 3.271868 0.748955 0.750735 -2.956611 -1.278898 1.044025 -0.487090 -2.513268
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.659081 0.330181 -0.243077 0.996404 -1.235575 0.621260 -0.903529 1.347271 -0.628290 3.759669 -0.650348 -2.101562 -0.939551 0.873300 -0.194199 -1.268043 2.053663 0.836149 -0.491996 -3.988953
wb_dma_rf/input_wb_rf_adr -2.885620 4.085727 3.590557 -3.030364 -4.128541 -3.473386 -1.205240 -3.244349 -0.343835 0.749895 -2.652758 1.655445 -3.679273 0.916075 0.377437 -2.396372 0.897828 -6.953197 2.975032 0.573914
wb_dma_wb_if -0.840238 2.781270 2.813915 -6.026025 -4.458000 -1.348932 1.341891 1.317810 -1.819172 0.353307 -1.867539 3.242732 0.613385 1.100793 0.949050 0.224530 0.536857 -2.107966 0.459390 4.944688
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.305028 0.584739 -4.292282 -6.923835 2.269202 0.748252 -1.580296 2.077627 -0.586266 -1.177065 1.465953 -0.180114 -1.550078 0.080237 -2.992809 -1.929236 -2.258339 1.245553 -1.805323 -1.745410
wb_dma_ch_pri_enc/wire_pri25_out 1.239058 -1.667743 -0.571243 -0.084934 1.507964 0.504727 -1.633098 -2.364263 -1.657754 -0.428552 1.252185 2.593813 1.087920 -1.301658 -0.421077 -1.465265 -1.048529 0.493669 -0.797526 -0.703043
wb_dma_wb_mast/reg_mast_cyc -1.100062 -1.238227 1.618729 -0.207126 0.050338 -0.874349 0.386953 -2.741991 0.089251 -0.088026 0.094866 2.340358 0.405023 -1.229303 0.275364 0.058999 -1.198604 -1.495055 -0.681220 0.519833
wb_dma_ch_rf/input_wb_rf_we -0.151843 5.553537 2.080564 -3.605529 -5.841814 0.022285 -1.640089 1.834609 0.811935 -3.108952 -1.529611 2.024111 -0.920873 0.602708 1.684089 1.128858 1.241160 -1.576594 0.068607 1.242678
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.913397 1.756625 1.591247 -1.366270 -0.326690 1.764019 -2.861427 2.378275 -1.260419 0.670578 -1.393280 0.817173 0.188130 3.079350 4.201905 1.475758 1.581125 -2.921047 4.526191 0.190178
wb_dma_ch_rf/always_20 -2.038711 1.465704 1.650668 -1.242858 -0.271513 1.614873 -2.914028 2.244235 -1.291462 0.665798 -1.420148 0.836036 0.261857 3.302209 4.184803 1.584482 1.522550 -2.864732 4.597205 0.181304
wb_dma_de/always_6/if_1 1.253374 -0.366297 0.142353 -2.563056 -2.545544 -3.885738 -0.843949 -1.747839 -0.351076 0.232515 -1.444256 -0.416191 -0.298199 -3.335747 -0.009846 -3.578491 -0.480605 0.594460 -3.161481 -1.582629
wb_dma_wb_slv/always_4/stmt_1 -3.844705 4.765760 -0.268008 -1.539124 -6.106000 0.408465 -1.860039 1.124401 -1.451511 3.485449 -0.744775 0.165914 -5.632122 -0.017444 -2.843430 -3.486389 1.563418 -5.264296 4.116535 2.200083
wb_dma_de/assign_3_ptr_valid 2.117829 -0.868057 -2.182048 -2.241143 1.694428 1.137446 -2.318232 -0.144542 -3.444260 -1.336256 0.913737 1.058861 2.113112 2.430989 -1.293482 -0.930350 -0.015332 0.618676 0.231680 -0.557824
wb_dma_wb_mast/input_pt_sel 0.211943 2.135006 -0.888423 -3.870816 1.178799 -0.188851 2.089196 -1.431667 3.209636 -2.523145 1.117553 2.197757 -3.719741 -3.355876 -3.285105 -0.595803 -4.734196 -1.382428 -0.953559 2.324516
wb_dma_ch_pri_enc/wire_pri15_out 1.226565 -1.622400 -0.599982 -0.065841 1.457442 0.504014 -1.575685 -2.284178 -1.595793 -0.409452 1.239729 2.505340 1.040110 -1.276697 -0.458240 -1.448193 -1.024739 0.479847 -0.724847 -0.687594
wb_dma_wb_slv/input_wb_we_i -3.520308 -0.676432 -2.581264 0.742449 1.164902 2.152121 0.650073 -1.704788 3.394284 4.153992 2.035653 -0.270002 -6.269355 -0.511146 -5.726668 -0.170817 -1.485526 -2.296339 0.884809 -4.926201
wb_dma_de/reg_tsz_cnt_is_0_r 0.927297 -1.330155 -0.952495 -3.428981 -0.586824 -2.588581 0.908490 2.099080 1.183107 -0.262670 -1.585571 -4.201427 -0.400962 -2.173397 0.309255 -0.243448 -0.132369 2.466567 -4.428425 -1.369920
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.184993 -3.182357 -3.638460 -5.528196 1.257418 -4.407925 -3.146166 0.017078 3.562788 -1.314218 -0.137472 -2.515747 0.176646 -1.632184 1.608467 -1.249789 -0.943170 -1.693301 -1.904237 -3.702004
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.307244 -1.630723 -0.687997 -0.050720 1.527971 0.578317 -1.665788 -2.288719 -1.636146 -0.430813 1.273436 2.582787 1.040557 -1.294453 -0.461024 -1.522213 -1.078707 0.585366 -0.738835 -0.753310
wb_dma/wire_mast1_drdy 0.207935 -0.466446 1.729016 -2.707026 -0.305027 -0.281504 -1.463970 -1.230217 -0.461948 0.817931 -0.104903 2.931386 0.673846 -0.987750 2.051337 -0.824210 -1.453377 -1.866758 -0.750353 -1.159002
wb_dma_ch_rf/wire_ch_csr_we -1.433880 3.459319 1.673925 -3.804352 -3.977514 0.772790 -1.573956 3.626212 1.508931 -1.398360 -2.536133 0.613591 -1.576667 0.691761 2.303856 1.488775 -2.725339 -1.557351 2.006802 -0.426970
wb_dma_ch_pri_enc/inst_u9 1.191101 -1.587604 -0.516218 -0.129294 1.417249 0.504640 -1.568179 -2.321041 -1.614666 -0.388409 1.200063 2.607718 1.026515 -1.296379 -0.399436 -1.432581 -1.084706 0.389865 -0.756422 -0.705449
wb_dma_ch_rf/assign_8_ch_csr -2.180122 2.019266 3.499613 -4.036463 -4.038906 -0.691229 0.689189 1.835589 -1.406630 0.498831 -3.610298 0.356621 -0.550446 1.481191 1.350950 0.882749 -2.553806 -3.093441 1.667685 1.838364
wb_dma_ch_rf/wire_this_ptr_set 2.112183 -0.885243 -2.180120 -2.175865 1.695737 1.053086 -2.246058 -0.175037 -3.352898 -1.351000 0.932056 1.014691 2.091649 2.290912 -1.286987 -0.962949 -0.049479 0.702370 0.171699 -0.541022
wb_dma_ch_pri_enc/inst_u5 1.186859 -1.590567 -0.557846 -0.139403 1.404020 0.478839 -1.578981 -2.251179 -1.604357 -0.402525 1.209388 2.550957 0.992998 -1.273143 -0.416494 -1.403208 -1.038683 0.445057 -0.751983 -0.734512
wb_dma_ch_pri_enc/inst_u4 1.132434 -1.677845 -0.499145 -0.084492 1.446870 0.437910 -1.498180 -2.454499 -1.586540 -0.432125 1.193890 2.655018 1.076380 -1.319740 -0.418193 -1.420185 -1.081150 0.406087 -0.753756 -0.596856
wb_dma_ch_pri_enc/inst_u7 1.238830 -1.662098 -0.588963 -0.068767 1.501949 0.541322 -1.611447 -2.387267 -1.666729 -0.409062 1.260747 2.691123 1.044545 -1.344279 -0.450039 -1.506040 -1.074668 0.455023 -0.748916 -0.727834
wb_dma_ch_pri_enc/inst_u6 1.154543 -1.582963 -0.536547 -0.145316 1.389655 0.483224 -1.581265 -2.305880 -1.618442 -0.421554 1.196416 2.581446 1.069478 -1.224561 -0.381721 -1.431396 -1.063138 0.429587 -0.697414 -0.675577
wb_dma_ch_pri_enc/inst_u1 1.113530 -1.534276 -0.472015 -0.159545 1.332953 0.493886 -1.593191 -2.308947 -1.589701 -0.342048 1.175380 2.644004 0.978100 -1.245799 -0.376440 -1.436064 -1.091066 0.335819 -0.674447 -0.672093
wb_dma_ch_pri_enc/inst_u0 1.317957 -1.742569 -0.660316 -0.034289 1.578456 0.560192 -1.641887 -2.353250 -1.615212 -0.346294 1.320444 2.611158 1.051237 -1.364882 -0.457058 -1.484588 -1.128791 0.550956 -0.812603 -0.868954
wb_dma_ch_pri_enc/inst_u3 1.274633 -1.697090 -0.668813 -0.070033 1.529216 0.553941 -1.617027 -2.350672 -1.695649 -0.445127 1.272270 2.631008 1.119992 -1.302541 -0.473032 -1.473428 -1.085760 0.562876 -0.775777 -0.706852
wb_dma_ch_pri_enc/inst_u2 1.199269 -1.758929 -0.509732 -0.077564 1.533547 0.470118 -1.524393 -2.297740 -1.578661 -0.400427 1.226580 2.526065 1.036952 -1.366893 -0.369335 -1.384053 -1.083099 0.528779 -0.873139 -0.750194
wb_dma/wire_de_start 0.992094 0.014952 0.863754 2.353455 -4.578208 -4.010059 0.662259 -2.050465 1.359131 2.470274 -1.336530 0.335493 1.911016 -2.062738 -0.178958 -4.547113 -1.472662 0.577711 -0.361088 -0.523616
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.146105 0.461914 1.781157 -2.173777 -0.837668 -0.928129 2.155806 1.551845 3.329171 1.894750 -1.452059 -3.332540 -2.236457 -2.101104 0.963479 1.158920 0.211369 0.064492 -4.722925 -2.799144
wb_dma_rf/wire_ch_stop 2.014898 -1.791469 -0.125286 0.369295 2.366317 1.974348 -2.720800 0.398935 -0.593387 2.985265 1.129014 1.106662 -0.345177 0.076712 1.073409 -1.225454 -1.465070 1.052108 -0.037127 -5.002588
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.785013 -1.471949 -1.170577 0.231670 1.835466 0.595556 -0.368273 0.705173 -0.385158 -0.472442 0.713341 -0.922362 0.740461 -0.468951 -0.052581 0.140659 -0.064972 2.498773 -1.591131 -1.004397
wb_dma_ch_rf/input_de_adr0 -2.730803 -0.945458 2.566068 -1.561668 -0.547090 -0.265253 -2.478332 1.525389 -2.331963 0.239111 -1.893155 0.879597 1.013292 3.619972 3.991857 2.293720 1.534698 -1.672362 3.491170 1.278215
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.172975 -1.208416 1.661718 -0.235070 -0.075477 -0.951848 0.454782 -2.776098 0.056280 -0.086781 0.052264 2.353141 0.401260 -1.191141 0.236210 0.073543 -1.150765 -1.577703 -0.647289 0.650085
wb_dma_wb_if/input_wbs_data_i -0.180952 2.975555 0.140893 -5.335905 -2.298873 -1.664869 1.794462 0.993976 -1.609485 0.613169 -1.644239 1.894103 1.003897 3.230390 -1.141515 -0.393773 1.124126 -1.957989 1.501268 3.024986
wb_dma_de/reg_tsz_dec -0.781603 0.059700 0.159889 -3.693421 -2.403669 -3.163717 1.262769 1.422976 1.441445 0.127892 -2.270761 -3.276485 -0.968225 -1.712037 0.360126 -0.336847 0.012208 0.146850 -2.895403 -0.227992
wb_dma_ch_sel/input_ch0_am0 -2.559565 -1.505522 -2.281765 -1.493919 0.050276 0.992178 -0.440856 0.945339 0.966561 -0.319057 0.034309 -1.454118 -0.357578 0.427852 -1.237774 1.446228 -0.630303 -0.539893 0.565501 -0.998001
wb_dma_ch_sel/input_ch0_am1 1.336692 -0.057462 -0.128547 1.662556 0.022764 -0.672244 -0.553044 0.439004 2.415406 -0.998683 0.119220 -0.175522 2.288193 -0.265750 2.123748 -0.102527 -0.801218 1.074566 -0.287724 -1.383459
wb_dma_ch_sel/assign_162_req_p1 -1.102090 -1.234120 1.579755 -0.172258 0.021816 -0.848368 0.407148 -2.690069 0.015553 -0.160602 0.108125 2.272270 0.443516 -1.172416 0.198327 0.066315 -1.106851 -1.421175 -0.666788 0.622591
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.641591 -0.052496 -2.182203 -1.082721 0.815221 -0.050112 0.853101 1.582381 -0.216665 -1.863237 0.519609 -1.026715 0.133219 -1.622973 -1.442039 -0.710803 -1.249594 3.776994 -1.838562 1.284002
wb_dma_rf/wire_ch5_csr -0.738201 3.109095 -0.004010 -4.579160 -3.347063 0.136906 1.032212 1.968581 -1.327916 0.134882 -1.990411 0.559228 2.075737 -0.219031 1.862184 -0.477693 0.546682 -2.217545 0.722008 2.330364
wb_dma_ch_rf/wire_ch_am1_we 2.100600 1.426741 1.246731 0.618190 -0.929267 -1.878022 0.231000 -0.502594 1.657869 -1.279735 -0.019971 1.679352 3.033337 0.270075 2.704571 -0.484772 0.304853 0.420674 -0.683507 0.216038
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.164601 -1.179334 1.679276 -0.235759 -0.032925 -0.874770 0.392149 -2.721004 0.111638 -0.082484 0.020362 2.310696 0.401459 -1.203480 0.306899 0.085700 -1.151200 -1.595178 -0.636804 0.580496
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.137665 -0.760895 -2.141547 -2.137176 1.595183 1.031786 -2.241264 -0.202092 -3.431168 -1.314295 0.898480 1.140859 2.072565 2.229291 -1.299770 -1.067222 -0.050511 0.677538 0.234003 -0.456188
wb_dma_inc30r/wire_out -0.723498 2.767154 1.936351 -2.481264 -0.529535 1.793767 -0.145277 2.722771 3.993198 -2.599777 -1.404672 0.656272 1.466595 -0.182664 5.305889 3.462738 -2.008147 -2.167126 1.290558 0.464111
wb_dma_ch_pri_enc/reg_pri_out 1.293177 -1.603418 -0.652302 -0.140688 1.457605 0.565640 -1.653337 -2.243745 -1.634456 -0.347439 1.229883 2.568735 1.026887 -1.282221 -0.405282 -1.487861 -1.101274 0.537029 -0.751101 -0.810968
wb_dma/input_wb0_we_i -3.488495 -0.799604 -2.609176 0.722158 1.245267 2.132427 0.746643 -1.729687 3.362779 4.033133 2.080109 -0.259225 -6.185034 -0.599194 -5.696926 -0.120243 -1.521733 -2.200062 0.735434 -4.844719
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.922115 1.875291 1.317427 -1.698796 -1.383786 1.017336 -0.649323 2.194171 2.272559 -2.403327 -1.449745 0.846740 3.188071 0.322403 5.479489 2.744040 -0.300446 -1.563929 1.507952 0.726576
wb_dma_ch_rf/wire_ch_txsz_dewe 0.151034 -1.509145 -2.011153 -0.677518 0.253052 -2.633507 1.291255 0.280699 1.307919 0.399733 -0.730921 -4.852834 -2.481126 -2.257660 -2.414173 -1.030202 0.664651 2.332505 -3.739340 -2.100560
wb_dma_de/always_22/if_1/stmt_2 -1.810566 -1.078860 1.130162 -2.967120 -4.068411 -1.940660 -1.317716 0.945806 0.951804 0.449482 -1.909783 0.407695 0.637640 3.334173 -1.097105 0.138636 -3.733067 -1.173483 1.794066 -0.215004
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.255614 -0.579401 -0.460163 0.688321 1.335176 -0.031492 -0.168443 0.135118 2.241454 3.212387 0.589550 -2.336941 -3.892300 -0.952757 -1.009498 -0.704752 0.168132 -0.251054 -1.331787 -4.772635
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.326049 -1.742069 -0.609114 -0.072417 1.590166 0.504753 -1.632618 -2.285379 -1.600397 -0.389482 1.250131 2.494270 1.053977 -1.325047 -0.435352 -1.478731 -1.103463 0.609224 -0.830564 -0.866675
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 2.012983 1.359877 1.223061 0.532412 -0.907997 -1.756875 0.238369 -0.321844 1.529821 -1.259270 -0.051642 1.672261 2.999933 0.342260 2.663890 -0.397003 0.205620 0.438757 -0.590641 0.343816
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.740294 0.253244 -0.197582 0.998092 -1.223572 0.680046 -0.932144 1.240663 -0.787318 3.526690 -0.621743 -1.868870 -0.631648 0.894139 -0.098115 -1.245985 1.966086 0.920520 -0.508972 -3.708260
wb_dma/wire_de_ack 3.855644 1.598691 -2.705581 0.115282 -0.179970 0.647712 -2.164990 0.451966 -3.740689 -0.912260 0.543760 1.072133 0.920375 2.541899 -2.776414 -3.494162 -0.588776 2.392303 2.678463 -0.061299
wb_dma_wb_mast/always_1/if_1 -0.121670 2.709203 0.211174 -4.913135 -2.484838 -1.803161 1.826669 0.924574 -1.363273 0.818462 -1.663126 1.673279 0.991109 2.803597 -1.097476 -0.580203 1.080279 -1.601814 1.194803 2.747970
wb_dma_wb_if/wire_wb_cyc_o -1.052114 -1.236473 1.517384 -0.138333 0.093281 -0.821311 0.364680 -2.630660 0.084288 -0.120305 0.129815 2.202702 0.409927 -1.179032 0.179599 0.098795 -1.114566 -1.401412 -0.661236 0.512304
wb_dma_ch_sel/assign_143_req_p0 0.686821 0.307065 -0.216326 1.033069 -1.153691 0.699798 -1.012616 1.452059 -0.640575 3.713832 -0.671986 -2.098528 -0.824143 0.975365 -0.006553 -1.216358 2.000848 0.873876 -0.388886 -4.031384
wb_dma_wb_mast/wire_mast_err 1.974684 -1.719854 -0.066147 0.318928 2.223461 1.921439 -2.686462 0.227508 -0.687720 2.897199 1.090576 1.254832 -0.346829 0.018476 0.994035 -1.275968 -1.508662 0.975826 -0.005825 -4.823137
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.019094 2.832922 2.044879 0.136284 -0.178721 2.387824 1.168095 2.805501 3.276388 4.042083 -0.137165 -0.719984 -3.885967 0.088611 0.705798 0.632513 -1.360802 -0.573744 -0.061674 -3.559287
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.838842 -1.447809 -1.189363 0.249504 1.859566 0.617159 -0.375740 0.703258 -0.400626 -0.469506 0.717314 -0.874415 0.750133 -0.455686 -0.050293 0.095027 -0.099875 2.522264 -1.594478 -1.048015
wb_dma/wire_slv0_dout -4.470395 4.726481 -0.292075 -1.379628 -7.121871 -0.275442 -2.160610 1.021378 -1.690683 3.276483 -1.560802 -0.841445 -5.325095 0.332714 -3.054154 -3.541053 2.320548 -5.395630 3.947239 1.948266
wb_dma_ch_sel/reg_am1 1.315415 -0.055179 -0.093979 1.645512 0.033160 -0.699440 -0.522129 0.359759 2.347641 -0.989408 0.120727 -0.193006 2.252260 -0.248149 2.106091 -0.102077 -0.736448 1.067404 -0.330080 -1.339722
wb_dma_ch_sel/input_next_ch 2.368300 -0.529969 -0.278771 -0.388949 -1.487163 -2.938604 -2.036029 -1.112378 -0.315600 -0.754906 -1.069119 0.268682 3.246334 0.818864 1.013004 -2.815966 -1.186816 0.794895 -0.220416 -2.521546
wb_dma_de/always_9 -0.626703 0.061658 0.131495 -3.675292 -2.290675 -3.098417 1.135523 1.528269 1.498782 0.209275 -2.233289 -3.275574 -1.030839 -1.765099 0.418991 -0.381526 -0.097043 0.233960 -2.912496 -0.464475
wb_dma_de/always_8 -0.489104 -2.696189 0.596585 -2.643874 -0.104274 -1.989634 -1.614320 -1.542595 -0.296018 1.177822 -0.977477 -0.712429 0.575711 -1.786596 1.463349 -0.915166 0.186769 -0.789586 -3.267404 -3.290065
wb_dma_wb_mast/always_1/if_1/cond -0.189371 2.881454 0.231024 -5.283665 -2.540031 -1.822947 1.775926 1.046494 -1.613101 0.668269 -1.754731 1.749099 1.049790 3.149320 -1.148015 -0.503652 1.195595 -1.867441 1.368906 2.916944
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.987741 2.891686 2.193564 0.005438 -0.323909 2.263623 1.343430 2.716043 3.200046 3.911706 -0.167035 -0.587287 -3.778232 0.034958 0.657851 0.635709 -1.385538 -0.559543 -0.149691 -3.287191
wb_dma_rf/always_1/case_1/stmt_12 -1.093000 -0.685909 -0.298049 -3.080845 -1.293734 -0.882906 0.396629 0.124102 -3.384928 -1.293837 -1.290328 0.555794 2.893716 -0.113195 0.557331 -0.357673 0.548247 -0.882064 0.143399 4.656159
wb_dma_rf/always_1/case_1/stmt_13 1.046490 1.493312 1.489135 -0.796898 -0.788166 -1.256407 0.670815 -0.767321 -0.337300 -0.487748 -0.177295 1.798059 1.084104 0.559412 1.115173 -0.278748 0.848381 -0.468278 -0.367536 1.214336
wb_dma_rf/always_1/case_1/stmt_10 0.834417 1.779879 0.585578 0.263270 -2.625409 -1.122278 0.091071 -1.410716 -0.699403 -0.786289 0.083405 0.768521 0.115619 -0.522735 -0.575727 -0.954348 2.622351 0.342480 -0.712458 1.332456
wb_dma_de/always_2 -0.901998 1.368038 1.447997 0.061310 -0.502108 0.723406 -3.417589 2.409568 0.440865 -0.024324 -1.329340 0.689111 2.031082 2.988627 5.646451 1.084540 1.038051 -2.010892 4.238661 -0.889825
wb_dma_de/always_5 0.725078 -1.538484 -0.921111 -2.484120 -0.041220 -1.089992 -2.020743 1.066659 -0.462217 1.237534 -0.928967 -2.621255 0.261444 -0.617103 1.226232 -1.040543 1.156132 0.716823 -2.632804 -3.740791
wb_dma_de/always_4 -0.477297 -2.747261 0.644683 -2.576298 -0.059328 -1.988382 -1.496850 -1.476500 -0.255854 1.149602 -0.931846 -0.630201 0.597982 -1.797173 1.439175 -0.863264 0.134032 -0.692574 -3.342788 -3.196567
wb_dma_de/always_7 0.995182 -1.314247 -0.914248 -3.447666 -0.563698 -2.518023 0.886291 2.182066 1.112421 -0.272647 -1.567122 -4.104278 -0.343407 -2.156911 0.321010 -0.214592 -0.121355 2.516485 -4.414525 -1.304676
wb_dma_de/always_6 1.220685 -0.563138 0.151793 -2.532862 -2.291057 -3.828519 -0.790830 -1.728905 -0.221973 0.295523 -1.408458 -0.519387 -0.404783 -3.350171 0.018039 -3.437174 -0.529673 0.641824 -3.294014 -1.776604
wb_dma_ch_sel/input_ch3_txsz 2.467083 -0.509347 -2.260213 0.179964 1.626707 1.458092 -2.086021 0.341729 -1.741692 -0.307261 1.231962 0.352233 0.657057 -0.116064 -0.688584 -1.570767 0.047643 2.073055 -0.151453 -1.374542
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -2.195169 -0.813974 0.594922 -0.314471 -1.831941 -2.498106 0.590721 -1.302669 -0.532849 -0.780493 -1.787331 -1.685397 1.057555 0.206760 -0.013180 0.332900 1.693604 -1.169447 -0.678198 1.061162
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.148663 -1.216737 1.642866 -0.175523 -0.017511 -0.910549 0.444357 -2.795014 0.005147 -0.172393 0.044929 2.316754 0.436372 -1.204910 0.214134 0.069493 -1.124760 -1.519289 -0.668088 0.665337
wb_dma_ch_rf/always_11/if_1 0.964096 -2.954922 1.253648 -2.310156 1.945204 -0.426294 -0.342923 -0.038795 1.622331 1.712791 0.262958 -0.109884 -0.408688 -2.341830 2.117285 0.575075 -1.713276 0.709530 -4.162560 -3.906654
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.612728 0.379895 -0.071463 0.919261 -1.369622 0.538732 -0.771373 1.335313 -0.638947 3.601832 -0.784763 -1.971163 -0.770841 0.892051 -0.059937 -1.143058 2.047532 0.777677 -0.497543 -3.718688
wb_dma_ch_sel/always_45/case_1/cond -0.340105 1.587600 0.940141 0.822266 -1.737312 0.245762 1.652712 -0.381351 0.646330 1.456145 -0.019347 0.547531 -1.147796 -0.540529 -0.922833 -0.173958 0.765848 -0.489823 -0.544131 0.355190
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.302641 1.628045 0.955217 0.904053 -1.721055 0.277417 1.699275 -0.359873 0.633923 1.494789 -0.006147 0.511976 -1.220059 -0.516915 -0.945131 -0.206828 0.809296 -0.444762 -0.535477 0.348361
wb_dma_de/assign_68_de_txsz 1.839429 -0.252028 -0.372742 -2.328779 -2.097410 -3.749666 0.296881 1.141559 0.850846 0.317616 -1.954311 -3.778017 -0.693945 -2.494883 0.346393 -2.118051 0.425251 2.514565 -3.988426 -2.168021
wb_dma_de/always_23/block_1/case_1/block_10/if_2 4.194050 2.034654 -2.750542 2.446495 -0.461248 0.753740 -1.856896 0.772755 -2.283699 0.008695 0.819468 0.425866 -0.370593 0.204443 -2.326047 -4.211072 -0.503668 3.780952 2.359729 -0.633498
wb_dma_ch_rf/always_20/if_1 -2.001016 1.682901 1.707342 -1.630142 -0.506025 1.640404 -2.906898 2.400705 -1.381348 0.628564 -1.547606 0.859144 0.288210 3.202399 4.188095 1.552914 1.480368 -2.945353 4.492591 0.291433
wb_dma/input_wb0s_data_i -0.127109 2.990033 0.271875 -5.198521 -2.705825 -1.887880 2.022630 1.070259 -1.395358 0.856683 -1.755649 1.767906 0.865084 2.895145 -1.217210 -0.597181 1.020002 -1.670652 1.341619 3.004742
wb_dma_de/reg_dma_done_d 1.311865 -0.639763 -0.230687 -2.264354 -1.534285 -2.533468 -1.569622 -1.530704 -2.766333 0.069792 -1.298254 0.358042 1.168946 0.986077 -1.085894 -2.887709 -0.541238 0.044381 -0.276542 -1.316325
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.284468 0.296973 -0.331064 2.720037 0.571608 1.666773 -0.716567 0.691981 -0.883108 1.183260 0.356609 0.084585 -0.079889 2.090849 -0.425355 -0.122432 0.106332 0.636028 2.818143 -0.813865
wb_dma_wb_slv/assign_1_rf_sel -0.069260 0.538862 3.840197 1.671577 -1.549725 -2.009362 4.179110 -0.964520 -2.324079 4.857823 -1.193634 0.785110 -3.857232 2.744832 -2.660556 0.235519 1.181496 0.834152 -0.204878 -0.673330
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.214366 0.752987 -4.266426 -7.043972 2.245195 0.747647 -1.473190 2.076046 -0.470764 -1.263533 1.495631 -0.140789 -1.707902 0.071791 -2.998195 -1.865022 -2.345393 1.137894 -1.746050 -1.573305
wb_dma_de/always_4/if_1/if_1/cond -0.496139 -2.746811 0.744209 -2.653352 -0.096855 -2.034710 -1.491504 -1.622229 -0.294103 1.163513 -0.946333 -0.457568 0.647532 -1.839711 1.482103 -0.877616 0.053595 -0.850416 -3.319497 -3.139532
wb_dma_ch_sel/assign_376_gnt_p1 -1.105621 -1.171429 1.533643 -0.141864 -0.002521 -0.855288 0.394858 -2.616580 0.058355 -0.115915 0.090194 2.183834 0.383573 -1.135649 0.210958 0.071296 -1.078014 -1.443197 -0.618450 0.583061
wb_dma_de/wire_wr_ack 0.515112 -1.537029 -0.377652 -3.778599 -0.786243 -2.533736 -0.360728 -0.752924 -0.051324 -0.173806 -1.030232 -0.785368 -0.050402 -3.010412 0.013489 -1.704046 -1.090844 0.646710 -3.663469 -1.186875
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.755693 -0.087917 -2.243585 -1.101766 0.898735 0.008451 0.827675 1.584656 -0.283769 -1.928717 0.568832 -0.977247 0.205966 -1.649356 -1.471126 -0.746357 -1.305930 3.851385 -1.870794 1.305245
wb_dma_ch_arb/always_1 4.611067 3.564999 3.098500 -2.204234 0.979898 3.563226 -0.354051 1.666773 1.422080 0.022492 0.543459 4.520401 -0.050654 0.460855 1.969217 0.469363 -4.342598 0.266746 -0.353740 -0.658596
wb_dma_ch_arb/always_2 4.475234 3.587503 3.267865 -2.017240 0.994401 3.683582 -0.289814 1.660623 1.409326 0.029574 0.526324 4.522174 -0.023161 0.641927 2.154816 0.692695 -4.105229 0.140611 -0.303796 -0.616974
wb_dma/wire_ch0_txsz 2.310812 0.634022 -1.298675 -2.587895 -2.340863 -3.031504 -1.256372 0.727310 -0.505345 0.273835 -1.522720 -2.457822 -0.567011 -2.179033 -0.141625 -3.552315 0.555480 1.916675 -2.647176 -2.122910
wb_dma_de/always_19 2.522973 0.206406 2.670781 2.115882 0.923704 0.880574 -0.864775 1.504677 2.230459 -0.874717 -0.274561 1.735479 1.538523 2.500722 2.274559 1.482351 -3.852997 1.963785 1.825686 -0.507915
wb_dma_de/always_18 -0.869399 1.847517 -0.681280 0.367831 -5.631642 1.937493 2.266473 3.257612 -0.634145 3.017185 -0.295158 0.151044 -0.061228 -1.581607 -1.593492 -0.487186 0.356196 1.955310 -0.201192 1.961272
wb_dma_de/always_15 1.696724 -0.442545 -1.913876 -3.520079 -0.661521 -1.656370 -0.720129 1.830291 -0.061880 -0.118917 -0.974017 -2.900238 -0.417557 -1.899063 -0.169923 -1.713044 -0.088651 2.179538 -3.086631 -1.706504
wb_dma_de/always_14 1.960714 -1.787500 -0.174099 0.452704 2.336140 2.039782 -2.774656 0.226658 -0.681275 3.000345 1.173199 1.283413 -0.395524 0.067893 0.967725 -1.302036 -1.515277 0.925200 0.122725 -4.951111
wb_dma_de/always_11 -0.324463 1.665142 0.943478 0.921297 -1.794220 0.267024 1.733125 -0.375596 0.619160 1.493653 0.006327 0.575441 -1.205455 -0.535442 -1.003561 -0.184079 0.812187 -0.492732 -0.529147 0.413876
wb_dma_de/always_13 2.562343 -0.566826 -0.384108 -0.336222 -1.462889 -3.022691 -2.119301 -1.098042 -0.251552 -0.650891 -1.051723 0.130114 3.207968 0.789813 0.925898 -3.037495 -1.207231 0.982419 -0.316089 -2.841822
wb_dma_de/always_12 -0.457109 -2.849040 0.607277 -2.509078 0.016109 -2.014983 -1.535690 -1.710784 -0.388286 1.035173 -0.842930 -0.473959 0.718183 -1.819346 1.386074 -0.888261 0.113940 -0.769232 -3.322160 -3.112356
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -2.133631 -0.705548 2.133380 3.036214 -0.760247 -1.796824 -2.755150 -4.841990 -2.114369 3.524235 -0.230001 0.379697 -3.404216 2.107519 -2.268535 -2.203123 3.238454 -3.520607 0.571996 -4.456563
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.743047 0.272498 -0.227804 0.885949 -1.211654 0.673627 -0.932770 1.312247 -0.795280 3.588313 -0.690275 -1.948669 -0.684503 0.891260 -0.084358 -1.218749 2.038152 0.889661 -0.507072 -3.821545
wb_dma_ch_pri_enc/wire_pri13_out 1.249201 -1.727822 -0.604840 -0.022928 1.594042 0.520984 -1.567971 -2.318019 -1.591569 -0.394424 1.276022 2.497225 1.070521 -1.348253 -0.427862 -1.403460 -1.085702 0.595656 -0.852456 -0.801864
wb_dma_de/reg_read_r 1.540830 -0.448652 -1.913434 -3.662455 -0.793039 -1.818682 -0.726102 1.725670 -0.162397 -0.149874 -1.109253 -2.897710 -0.281634 -1.900754 -0.159208 -1.816035 0.021973 2.070398 -3.139056 -1.670614
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.629811 -0.767047 -0.830939 -3.442249 0.983531 -0.115156 -0.897370 0.455664 0.369143 0.451625 0.704363 0.926507 -0.909902 -3.090322 0.090674 -1.920597 -2.713895 1.787010 -3.022873 -2.041919
wb_dma/assign_9_slv0_pt_in 0.920730 0.838761 1.634792 -2.118143 -1.868157 -2.228622 2.765769 -0.186459 -2.588222 0.582464 -1.474830 1.868401 0.381869 0.895655 -0.303262 -0.328903 -0.336766 0.914226 -0.212868 2.033994
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 4.045669 2.122888 -2.648185 2.287187 -0.511053 0.816200 -1.814803 0.814695 -2.221458 -0.030850 0.739096 0.463350 -0.455622 0.223902 -2.238152 -4.076877 -0.523752 3.570335 2.409922 -0.527366
wb_dma_ch_rf/always_17/if_1/block_1 1.157860 -0.569564 0.159234 -2.697754 -2.354745 -3.850837 -0.850919 -1.874942 -0.351007 0.221829 -1.412169 -0.341716 -0.276705 -3.380515 -0.007935 -3.515065 -0.584512 0.523144 -3.237400 -1.645669
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -1.257196 -0.196473 1.958530 -2.461326 -4.516058 0.399054 -0.077786 2.297956 0.235747 1.199344 -2.547218 1.679208 2.709520 0.524299 2.521796 0.224896 -4.682291 -0.609054 3.154450 1.376433
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.727261 -1.679555 -0.955537 -2.351571 0.159694 -1.050946 -1.901095 1.041349 -0.329683 1.225921 -0.865734 -2.764434 0.208570 -0.695338 1.196236 -0.929243 1.174688 0.845999 -2.758690 -3.818085
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -2.612314 -1.480740 -2.307670 -1.427292 0.003967 1.068720 -0.392105 0.963225 1.039827 -0.286257 0.069012 -1.510873 -0.361487 0.454671 -1.321546 1.518067 -0.632397 -0.537891 0.563756 -1.034942
wb_dma_ch_pri_enc/wire_pri2_out 1.214818 -1.600336 -0.604734 -0.103996 1.405947 0.480336 -1.558160 -2.167303 -1.586090 -0.370633 1.167642 2.481240 1.058101 -1.240467 -0.408110 -1.421979 -1.041422 0.525616 -0.734698 -0.709794
wb_dma_de/always_11/stmt_1 -0.318545 1.684123 0.958724 0.817862 -1.821704 0.180949 1.681070 -0.361478 0.616993 1.460673 -0.038653 0.564146 -1.174003 -0.528606 -0.952504 -0.206894 0.775541 -0.470662 -0.520873 0.456411
wb_dma_ch_rf/wire_ch_adr1_we -0.251626 1.690030 0.968319 0.861147 -1.763246 0.263577 1.683492 -0.352666 0.656538 1.505846 0.008140 0.522137 -1.210884 -0.533835 -0.945253 -0.198802 0.815602 -0.456712 -0.535937 0.375129
wb_dma_ch_sel_checker/input_ch_sel 0.693871 0.980922 -1.134338 -0.053534 -0.209158 0.898079 -1.798090 -0.373760 -1.408093 0.171923 0.553765 1.273758 -0.068635 0.370510 -0.682402 -1.770545 0.129969 -0.440126 1.518168 -0.423455
wb_dma/wire_slv0_pt_in 0.877486 0.620151 1.568676 -1.886814 -1.670570 -2.217462 2.739739 -0.237554 -2.484371 0.649115 -1.381307 1.797699 0.274203 0.898228 -0.404880 -0.299619 -0.336082 1.030787 -0.236309 1.846421
wb_dma_rf/always_2/if_1/if_1/cond -0.164501 -2.177862 2.128469 -1.287873 0.167611 -1.350812 -3.359284 -2.766001 -4.177265 1.364621 -0.593378 0.825576 0.594194 4.054440 -0.406306 -0.475898 2.404092 -2.291771 -1.068093 -3.377873
wb_dma_pri_enc_sub/reg_pri_out_d 1.332027 -1.745895 -0.663918 -0.018452 1.573124 0.548805 -1.623109 -2.338519 -1.620297 -0.419840 1.320979 2.578747 1.066918 -1.332654 -0.441764 -1.478366 -1.096873 0.616802 -0.844446 -0.803089
wb_dma_ch_pri_enc/always_4/case_1 1.148910 -1.583420 -0.525472 -0.142177 1.383934 0.481016 -1.587182 -2.272858 -1.621733 -0.401520 1.173105 2.559710 1.013993 -1.238090 -0.432082 -1.451605 -1.041274 0.411794 -0.695656 -0.690536
wb_dma_ch_pri_enc/wire_pri29_out 1.235322 -1.532729 -0.645855 -0.109338 1.448127 0.533646 -1.587572 -2.221137 -1.555045 -0.359858 1.229734 2.521222 1.014740 -1.233880 -0.400645 -1.454028 -1.009153 0.486342 -0.710767 -0.737815
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 3.266270 0.872847 -3.167965 -1.215623 0.585363 0.773375 -0.816512 1.212207 -1.509326 -1.687207 1.021746 0.223148 0.068307 -1.288650 -2.040627 -2.360647 -1.168821 3.271134 -0.428807 0.939677
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.179310 -0.493678 0.284487 -2.686218 -2.544158 -3.904957 -0.816453 -1.807260 -0.327183 0.242933 -1.534550 -0.404315 -0.228438 -3.327839 0.113744 -3.485909 -0.504140 0.477866 -3.254050 -1.662432
wb_dma_de/wire_read_hold -1.121501 -1.182543 1.567807 -0.174676 -0.010925 -0.891305 0.400162 -2.634900 0.048425 -0.095510 0.050603 2.210244 0.386985 -1.165310 0.221084 0.108060 -1.099064 -1.465573 -0.623323 0.587259
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.282580 1.699145 0.993986 0.796234 -1.830859 0.205971 1.699078 -0.361220 0.625220 1.489419 -0.023776 0.579854 -1.210199 -0.546422 -0.974626 -0.256028 0.802974 -0.469579 -0.561529 0.436622
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.774145 -1.464928 -1.182201 0.172035 1.799592 0.573494 -0.344228 0.753983 -0.375834 -0.503015 0.691332 -0.907978 0.755792 -0.446782 -0.025339 0.133988 -0.073622 2.484065 -1.599890 -0.971230
wb_dma_ch_rf/wire_sw_pointer 2.859741 1.962705 1.462651 0.046724 -3.057340 -3.332595 0.381147 -2.137400 0.078096 -0.002971 -0.739834 2.193198 2.992592 0.783137 0.726059 -2.769493 0.594506 0.143559 -1.248695 -0.930230
wb_dma/wire_slv0_din -4.865022 -0.753540 5.417763 -3.786986 -2.246055 -5.535948 -1.346135 -0.218590 -2.513932 1.396474 -3.161604 0.754235 -2.024712 2.175368 3.599900 -0.404899 -0.107497 -6.151813 2.392923 4.498361
wb_dma_ch_rf/input_dma_err 1.906934 -1.759810 -0.003884 0.161474 2.200924 1.896808 -2.703926 0.307883 -0.664863 2.867907 1.043953 1.292235 -0.252178 0.015926 1.147068 -1.182907 -1.481786 0.897481 -0.000296 -4.764908
wb_dma_ch_sel/assign_158_req_p1 -1.069485 -1.257852 1.556987 -0.120702 0.053828 -0.841386 0.372172 -2.703450 0.034226 -0.145450 0.133412 2.277943 0.407306 -1.189850 0.199296 0.077423 -1.144682 -1.407737 -0.666189 0.567871
wb_dma_ch_rf/assign_17_ch_am1_we 2.072216 1.357383 1.294038 0.555554 -0.914399 -1.725772 0.171064 -0.313563 1.603648 -1.313592 -0.067584 1.645969 3.073361 0.318282 2.819183 -0.372445 0.187423 0.481009 -0.635818 0.232267
wb_dma_ch_rf/assign_7_pointer_s 0.055206 2.095484 0.684781 -1.350099 -2.127062 0.493854 0.127247 0.804602 -1.167547 -1.077854 -0.653855 0.658495 0.491517 0.227725 0.185924 0.376696 1.209352 -0.811482 -0.430856 2.451515
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.191248 -1.609882 -0.572273 -0.093403 1.403855 0.448989 -1.575189 -2.294680 -1.595127 -0.388589 1.170463 2.540441 1.030613 -1.292326 -0.423404 -1.456903 -1.035813 0.433788 -0.719043 -0.697384
wb_dma_wb_slv/always_5/stmt_1 -0.139359 1.426226 0.144684 4.037170 0.030835 1.817139 0.775255 0.385591 1.787293 5.620571 0.870438 -1.453809 -4.938590 0.572147 -2.443271 -1.087194 1.073886 -0.058746 0.935167 -4.817404
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.065029 -1.237676 1.536942 -0.144154 0.056114 -0.859519 0.398927 -2.746042 0.004493 -0.130880 0.114823 2.253696 0.436794 -1.178943 0.173936 0.095751 -1.115084 -1.419138 -0.651819 0.538743
wb_dma_ch_rf/input_dma_rest -0.140326 -0.406648 -0.108547 -2.306430 0.203065 -0.232557 -0.322356 -0.508834 -1.855380 -1.112448 -0.222333 0.761550 1.545764 2.500462 -0.747967 0.510989 -0.061628 -1.279193 0.418407 0.825660
wb_dma_ch_sel/input_de_ack 3.702037 1.582823 -2.433005 0.023921 -0.361404 0.379001 -1.971098 0.267007 -3.771645 -1.021856 0.422246 1.113543 0.997109 2.493340 -2.710874 -3.375063 -0.541367 2.249151 2.553897 0.199517
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.054713 2.844352 2.135022 -0.063577 -0.184272 2.295930 1.206155 2.803524 3.303917 3.923307 -0.181880 -0.680826 -3.850629 0.059321 0.717316 0.644024 -1.543642 -0.572710 -0.125964 -3.500837
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 2.301040 -1.855557 -0.500649 -2.040739 2.145144 0.474877 -0.920722 2.657058 1.498287 1.903397 0.292826 -2.389281 -0.774472 -1.244782 1.853432 0.298900 -0.631481 2.347738 -3.619696 -4.707385
wb_dma_ch_sel/reg_valid_sel 0.933783 -0.080424 0.896151 2.545511 -4.569551 -4.114190 0.618396 -2.258525 1.286870 2.407502 -1.355608 0.408299 2.013364 -1.901473 -0.202099 -4.575397 -1.390309 0.552505 -0.221331 -0.469059
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.512100 -2.907057 0.682788 -2.530669 0.035776 -2.036117 -1.469477 -1.717091 -0.294912 1.039512 -0.903707 -0.561031 0.694350 -1.840534 1.437951 -0.811577 0.116019 -0.764239 -3.368706 -3.064432
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.535500 -1.448390 -0.373702 -3.815235 -0.895171 -2.497750 -0.296201 -0.728551 -0.122606 -0.320755 -0.992182 -0.569899 0.086546 -3.032215 0.050095 -1.636769 -1.181316 0.663445 -3.617556 -0.855006
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.103265 2.297891 0.784831 -1.408710 -2.268806 0.538825 0.068776 0.837427 -1.214302 -1.140612 -0.688039 0.755504 0.480612 0.299222 0.272794 0.377629 1.293575 -0.842996 -0.439764 2.535956
wb_dma_wb_mast/always_4/stmt_1 -1.130039 -1.249816 1.560551 -0.133316 0.090311 -0.856860 0.385171 -2.747200 0.050779 -0.145439 0.106016 2.296362 0.441931 -1.217837 0.201649 0.086152 -1.159287 -1.464572 -0.691602 0.549143
wb_dma_ch_sel/assign_375_gnt_p0 5.624300 4.879466 1.856397 -1.818634 0.816759 4.390343 -0.629030 4.116385 1.359208 -0.016808 0.440083 2.567393 -0.282299 1.828471 1.871512 0.557541 -3.117873 1.521850 0.346356 -0.898179
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.120392 -1.181448 1.564246 -0.208859 0.006359 -0.865111 0.401477 -2.618212 0.070369 -0.124729 0.062781 2.208038 0.389112 -1.151619 0.223346 0.090961 -1.097465 -1.480988 -0.647060 0.544530
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.999173 2.739743 2.074928 0.098752 -0.185722 2.271657 1.215548 2.793329 3.260584 3.965101 -0.143699 -0.761488 -3.804650 0.024488 0.706839 0.628604 -1.368471 -0.481210 -0.158620 -3.464452
wb_dma/inst_u2 -1.496274 0.310796 1.680112 -2.616457 -4.108183 -0.733438 -1.052355 0.953365 -0.045272 0.166962 -2.104952 0.818209 0.826324 1.926708 0.381595 0.244839 -2.277635 -1.412296 1.815135 0.653300
wb_dma/inst_u1 -1.324154 1.298763 2.398327 -3.725696 -4.155828 -0.698847 0.669722 0.709037 -1.937633 0.556040 -3.180226 0.265902 1.886502 1.772176 1.057732 0.247526 -1.105842 -2.484982 1.294592 1.744302
wb_dma/inst_u0 -1.315148 3.112598 3.049730 -4.182651 -5.322759 -1.013835 0.031909 0.777209 -2.281909 -0.791273 -2.799709 1.113459 0.710954 0.905027 1.335057 0.079352 0.601860 -3.181531 0.221152 3.662461
wb_dma/inst_u4 1.243144 2.299640 2.706650 -4.900281 -1.507936 0.238402 2.873202 0.303616 -2.066633 1.612492 -1.093045 2.761308 -0.879714 -1.626485 0.065174 -0.656603 -0.769421 -0.249441 -1.652517 3.279299
wb_dma_ch_rf/assign_2_ch_adr1 0.505366 3.005581 1.556882 0.650785 -4.133165 -0.912563 1.561214 -1.732571 -0.159191 0.679578 -0.036613 1.345562 -0.781725 -0.907675 -1.319742 -1.124255 3.105089 -0.215862 -1.326916 1.528557
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.426439 0.375496 0.071555 -0.203781 1.706148 2.441065 -1.397293 0.428317 -2.971745 -0.536527 0.853163 1.668712 0.610876 -0.333522 0.966582 -0.180081 1.016565 1.629273 -0.539559 0.672199
wb_dma_de/wire_de_csr 2.897576 0.462835 -3.058120 -3.486643 0.723538 0.432204 -1.105678 0.682569 -3.163790 -2.635151 0.703684 0.882625 1.478604 1.199260 -2.621368 -1.688164 -1.204321 1.840116 -0.060190 1.565364
wb_dma_ch_sel/always_40/case_1/stmt_1 2.435019 -0.574779 -2.245497 0.150681 1.627378 1.413489 -2.017089 0.358011 -1.660831 -0.344954 1.232974 0.286843 0.699160 -0.143277 -0.700701 -1.499689 0.022094 2.132216 -0.248218 -1.398589
wb_dma_ch_sel/always_40/case_1/stmt_2 2.391975 -0.513074 -2.242814 0.108012 1.589683 1.396628 -2.033154 0.339190 -1.655451 -0.273972 1.223192 0.305488 0.665999 -0.160325 -0.657076 -1.540793 0.038923 2.065959 -0.195340 -1.373779
wb_dma_ch_sel/always_40/case_1/stmt_3 0.667729 0.908798 -1.039492 -0.055142 -0.167575 0.851089 -1.651159 -0.379642 -1.288989 0.180608 0.507672 1.203002 -0.041538 0.294357 -0.615739 -1.637312 0.111687 -0.355939 1.384092 -0.366079
wb_dma_ch_sel/always_40/case_1/stmt_4 2.114352 -0.912861 -2.209429 -2.128176 1.752864 1.116882 -2.317786 -0.201496 -3.364184 -1.300656 0.947152 1.038727 2.039781 2.267989 -1.334876 -0.989731 -0.032221 0.666441 0.191967 -0.634664
wb_dma_pri_enc_sub 1.212165 -1.717157 -0.562013 -0.061370 1.529834 0.465092 -1.563617 -2.394735 -1.594174 -0.426209 1.241339 2.567575 1.085153 -1.310983 -0.415119 -1.433545 -1.100814 0.534604 -0.824808 -0.724510
wb_dma_ch_rf/reg_ch_am1_r 2.203955 1.326973 1.173647 0.752065 -0.804706 -1.714460 0.162206 -0.381726 1.643114 -1.188326 0.069165 1.652817 3.047578 0.269675 2.739666 -0.469899 0.194898 0.617505 -0.660644 0.051301
wb_dma_de/assign_72_dma_err 1.976185 -1.783072 0.034323 0.185571 2.232867 1.858062 -2.665168 0.263296 -0.616610 2.932802 1.049701 1.302971 -0.294390 0.009466 1.161767 -1.201386 -1.561416 0.906491 -0.063293 -4.837887
wb_dma_de/reg_ptr_adr_low -0.594130 0.362421 -1.637440 -0.521641 -3.880496 1.600525 0.653878 3.553101 -1.238016 1.406586 -0.308823 -0.312511 1.055588 -0.983549 -0.672124 -0.315816 -0.427820 2.294876 0.467634 1.761114
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.583628 0.327011 0.083107 -0.265918 1.877670 2.499993 -1.411886 0.537051 -3.065109 -0.607329 0.873392 1.716466 0.696405 -0.381693 1.048451 -0.092951 1.011163 1.809926 -0.649556 0.670558
wb_dma_de/reg_state -1.859833 -1.215572 1.301955 -2.975240 -4.218678 -2.233017 -1.285382 0.731085 0.917553 0.823220 -2.030205 0.412740 0.818834 3.221047 -0.894614 -0.091151 -3.790703 -1.364029 1.751082 -0.343495
wb_dma_ch_rf/always_26/if_1 2.863600 2.125264 1.507721 0.095128 -3.177920 -3.367826 0.386730 -2.138381 0.006332 0.071932 -0.758787 2.222583 2.909123 0.930905 0.646645 -2.852256 0.631872 0.128150 -1.095334 -0.876056
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.760316 -4.553373 -1.579624 -7.089934 1.418756 -4.672398 -3.353862 -0.569487 1.316826 -2.712367 -0.612057 -0.182969 2.295788 1.947561 1.260104 0.433654 -2.229431 -1.588460 -1.387508 -1.463622
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 4.055260 2.019275 -2.641531 2.461163 -0.448450 0.837892 -1.809411 0.797879 -2.253209 -0.054995 0.786459 0.445328 -0.361211 0.240056 -2.237697 -4.023304 -0.478325 3.676496 2.414490 -0.541085
wb_dma_ch_sel/assign_113_valid 0.960020 -1.395039 -1.123963 0.281923 0.628073 0.377871 -2.508057 1.709300 -1.170006 2.318393 -0.639723 -2.700544 0.229966 1.374097 0.822487 -1.018744 1.250360 1.377225 -0.060920 -4.413237
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.274617 0.277363 -0.291254 2.852093 0.666215 1.675241 -0.762241 0.704008 -0.823228 1.243299 0.396436 0.063395 -0.120865 2.103274 -0.429223 -0.117864 0.081679 0.628361 2.825688 -0.882598
wb_dma_inc30r/always_1 1.044656 4.594580 -0.037177 0.617217 -0.067886 0.346331 0.330575 1.865980 5.738027 -1.878722 -0.403169 -1.184436 1.136985 -1.809534 5.002841 0.226151 -0.664798 -2.393620 1.338273 -1.672875
wb_dma_de/always_23/block_1/case_1/cond -1.798099 -0.957010 1.139416 -2.890808 -4.263478 -2.075346 -1.361698 0.920203 1.108829 0.701283 -1.959150 0.403947 0.794825 3.181940 -0.873462 -0.192934 -3.732069 -1.413803 1.924856 -0.294805
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.105833 0.417532 1.779352 -2.253785 -0.751807 -0.979355 2.103723 1.577856 3.360422 1.783749 -1.506730 -3.418861 -2.264401 -2.048177 1.001716 1.260529 0.108076 -0.032781 -4.641150 -2.797617
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.683378 -1.660253 -0.896802 -2.300977 0.114475 -1.079066 -1.964792 0.930448 -0.314823 1.266129 -0.865851 -2.729432 0.164998 -0.715500 1.190735 -0.992338 1.132267 0.673642 -2.712040 -3.899842
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.336097 -0.495305 -2.226240 0.178606 1.548025 1.389716 -2.024549 0.339526 -1.659041 -0.244774 1.206240 0.307821 0.615265 -0.151706 -0.659517 -1.530621 0.035238 1.990243 -0.143812 -1.371844
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.392218 0.669792 0.498321 -4.328115 -3.575182 -3.012752 1.344949 1.433947 -0.689358 -2.902372 -2.722478 -1.080846 2.676675 -0.831969 1.333647 0.286849 -0.279134 0.470647 -1.581152 4.147610
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 3.152255 3.042287 2.119199 0.000612 1.560928 4.634911 -0.092372 3.042550 0.414433 3.258885 0.709325 0.866609 -3.203826 -0.309276 1.616932 0.586750 -0.249986 0.965744 -0.615610 -2.704773
wb_dma_ch_sel/assign_148_req_p0 0.581533 0.351388 -0.175195 1.003744 -1.353894 0.559040 -0.873170 1.260234 -0.689774 3.696534 -0.755755 -2.068221 -0.822930 0.902606 -0.146974 -1.259880 2.153711 0.759275 -0.470188 -3.856037
wb_dma/wire_ndr 2.277928 -1.899250 -0.400056 -2.142578 2.111601 0.500476 -0.907683 2.707374 1.470296 1.825752 0.265916 -2.395803 -0.648150 -1.196867 1.985865 0.398066 -0.613838 2.350021 -3.630776 -4.620486
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.370260 -0.449065 -2.183948 0.107493 1.523659 1.399977 -2.007640 0.342227 -1.691135 -0.267257 1.187601 0.336722 0.658840 -0.126805 -0.654381 -1.579569 0.026572 2.000635 -0.118980 -1.331566
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.110584 -1.605191 -0.450716 -0.115555 1.383789 0.468918 -1.550660 -2.356013 -1.589195 -0.365036 1.153810 2.622563 0.997744 -1.312569 -0.339925 -1.385693 -1.079094 0.384223 -0.765915 -0.675685
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.240585 -0.963856 -2.258977 -2.048808 1.862013 1.170902 -2.333823 -0.157542 -3.385361 -1.363820 1.002486 1.013217 2.058239 2.205417 -1.316581 -1.004943 -0.040464 0.834488 0.125623 -0.665259
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 2.601851 0.331086 0.089675 -0.214333 1.911622 2.545166 -1.357518 0.522303 -3.094916 -0.644693 0.908889 1.760859 0.723450 -0.357489 1.044804 -0.070003 1.047901 1.842965 -0.642243 0.754835
wb_dma_rf/input_dma_done_all 1.604867 -0.297589 -1.933248 -3.657455 -0.824460 -1.722073 -0.706046 1.802972 -0.194707 -0.207423 -1.047935 -2.813564 -0.370215 -1.862595 -0.253226 -1.803271 -0.042718 2.041159 -2.986917 -1.410715
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.090848 1.998350 0.620848 -1.282802 -1.970197 0.512080 0.141719 0.751434 -1.230962 -1.127469 -0.553767 0.692300 0.552798 0.229665 0.152607 0.408574 1.230212 -0.715950 -0.458863 2.522521
wb_dma_de/assign_66_dma_done 2.448233 -0.708827 -0.369003 -0.530829 -1.455073 -3.073889 -2.104346 -1.154058 -0.418621 -0.751610 -1.106414 0.096060 3.232194 0.748304 0.875633 -2.926402 -1.190891 0.919334 -0.476668 -2.663097
wb_dma/wire_ch4_csr -0.711311 3.063892 -0.056154 -4.342800 -3.340518 0.327515 1.031572 2.039072 -1.297859 0.226954 -1.942163 0.543128 2.115849 -0.136865 1.745331 -0.456696 0.502279 -2.038812 0.869216 2.256354
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.083116 -1.164197 1.517282 -0.149900 0.001578 -0.849187 0.417517 -2.637735 0.072497 -0.102774 0.066991 2.192031 0.378300 -1.165205 0.191448 0.092951 -1.111045 -1.416576 -0.615678 0.544913
wb_dma_ch_sel/input_ch3_csr -1.004789 3.800228 -2.266951 -3.432850 -3.467259 -0.301219 1.307031 1.626989 -0.247209 0.132547 -1.496304 -0.875603 2.236858 -0.591728 0.904726 -1.760480 1.000486 -2.956427 1.501362 0.999084
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.525474 0.375259 0.176871 -0.299130 1.760325 2.470584 -1.371988 0.452258 -3.096168 -0.542830 0.847534 1.753713 0.644747 -0.429458 1.025848 -0.134647 1.040282 1.718954 -0.664410 0.702101
wb_dma_de/wire_adr1_cnt_next 1.730175 1.185977 0.506816 0.826898 0.900132 0.148300 0.170171 1.059706 4.342155 -1.337803 0.184772 -0.422570 0.514621 -0.989946 2.151947 0.632166 -2.407081 0.465983 -0.566962 -1.519515
wb_dma/wire_de_adr0 -1.940934 1.575999 1.629864 -1.217867 -0.299534 1.937542 -2.978165 2.318784 -1.478725 0.612789 -1.377363 0.969778 0.305704 3.316561 4.085864 1.577731 1.483580 -2.781525 4.635582 0.229287
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.197750 -1.698069 -0.595377 -0.025021 1.523970 0.516548 -1.572588 -2.376456 -1.663926 -0.417817 1.278456 2.613748 1.056263 -1.324607 -0.489873 -1.433186 -1.060562 0.486911 -0.772279 -0.702913
wb_dma_de/reg_adr0_cnt -0.938015 1.453398 1.420327 0.007214 -0.607731 0.803245 -3.364552 2.392836 0.578468 -0.096026 -1.304708 0.694479 2.070080 2.876402 5.598329 1.166820 0.991669 -2.014049 4.089681 -0.909351
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.163029 -1.564458 -0.528887 -0.120672 1.395172 0.492256 -1.568811 -2.268731 -1.618893 -0.375064 1.203043 2.585554 1.012378 -1.271762 -0.391667 -1.405603 -1.028751 0.428240 -0.676782 -0.646897
wb_dma/wire_am0 -2.457075 -1.474698 -2.220914 -1.481742 -0.035133 1.019539 -0.383307 0.879849 0.930730 -0.289858 0.032267 -1.371023 -0.293552 0.382515 -1.304375 1.435735 -0.690678 -0.443369 0.512113 -0.957039
wb_dma/wire_am1 1.253296 -0.035576 -0.096734 1.541067 -0.062045 -0.733150 -0.486149 0.389330 2.340746 -0.975330 0.065610 -0.190610 2.216674 -0.266428 2.032819 -0.081748 -0.714210 0.985603 -0.305528 -1.245917
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.645975 0.418772 -0.148344 1.020496 -1.246717 0.717806 -0.864192 1.362342 -0.619510 3.690444 -0.713667 -1.983209 -0.836103 0.908007 -0.058321 -1.205879 1.998390 0.751664 -0.404345 -3.880491
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.771447 0.362631 -0.200722 0.995065 -1.204244 0.767965 -0.833514 1.398727 -0.723965 3.565506 -0.638097 -1.900566 -0.683045 0.880346 -0.024529 -1.137136 2.016044 0.919342 -0.481900 -3.676732
wb_dma_ch_rf/always_22/if_1/if_1 -2.572870 -1.497826 -2.319090 -1.566403 -0.044551 1.049078 -0.423893 0.982504 0.959327 -0.337399 0.005385 -1.423955 -0.303827 0.419257 -1.308528 1.472703 -0.692792 -0.488730 0.527384 -0.966234
wb_dma_de/assign_69_de_adr0 -1.880118 1.478225 1.783836 -1.521476 -0.308479 1.572170 -2.883629 2.411804 -1.279639 0.695144 -1.485949 0.908918 0.267476 3.230281 4.250592 1.595887 1.325450 -2.762781 4.395648 0.161014
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.883610 -0.147494 0.358718 0.359857 0.958399 1.576190 -1.280600 2.714168 1.036098 3.424016 -0.037443 -1.424384 -1.426849 1.324189 1.580161 0.139533 -0.468417 0.575084 0.737898 -4.441053
wb_dma_de/wire_mast0_go -1.191102 -1.178626 1.629187 -0.201086 -0.054981 -0.911117 0.419805 -2.704787 0.038072 -0.132357 0.037883 2.291906 0.425463 -1.191499 0.216125 0.116869 -1.096838 -1.516374 -0.640885 0.660495
wb_dma_wb_slv/input_slv_din -3.469007 -0.066544 4.163543 -0.589051 -0.190710 -1.383950 2.198389 0.896895 1.792268 -0.126132 -2.071308 0.078901 -3.227253 0.014527 1.673653 3.094100 -3.197409 -2.038858 1.149971 1.998475
wb_dma_de/always_3/if_1/if_1 1.408149 2.804658 1.529428 1.402130 -0.871633 0.347045 1.800213 0.669753 4.750115 -0.031890 0.130100 0.304127 -0.475325 -1.459558 1.322619 0.465485 -1.645509 -0.076516 -1.102502 -0.946240
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.490134 0.339736 0.102871 -0.306570 1.740720 2.429842 -1.397254 0.434131 -3.070605 -0.561745 0.824287 1.686478 0.692332 -0.432573 1.031033 -0.121889 1.052160 1.703021 -0.684029 0.717850
wb_dma_ch_sel/always_47/case_1 1.387155 -0.063217 -0.112091 1.704115 0.066332 -0.683639 -0.566927 0.395825 2.451167 -1.001192 0.150152 -0.207549 2.268335 -0.248953 2.143945 -0.080360 -0.760346 1.080211 -0.314534 -1.378664
wb_dma_ch_sel/assign_152_req_p0 0.611324 0.479446 -0.024909 0.819912 -1.518606 0.506742 -0.767652 1.288011 -0.737468 3.540598 -0.826104 -1.854172 -0.753291 0.913503 -0.083565 -1.251451 1.991210 0.684367 -0.440802 -3.536611
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 4.104569 2.048940 -2.774072 2.390257 -0.372485 0.970369 -1.853738 0.943523 -2.147268 0.008679 0.859924 0.398711 -0.457991 0.190349 -2.216129 -4.049309 -0.527130 3.712018 2.388107 -0.673165
wb_dma_de/reg_de_adr0_we 0.288985 0.294028 -0.310964 2.690494 0.528669 1.596261 -0.689804 0.679798 -0.864524 1.164172 0.334240 0.090011 -0.077053 2.035788 -0.468979 -0.183156 0.065364 0.613171 2.762729 -0.767714
wb_dma_ch_sel/assign_114_valid 0.891993 -1.405877 -1.064201 0.121440 0.431727 0.273979 -2.568787 1.682708 -1.231540 2.321296 -0.770203 -2.669938 0.365378 1.348974 0.931656 -1.052327 1.287479 1.291032 -0.047904 -4.392619
wb_dma_ch_rf/assign_4_ch_am1 1.995592 1.362968 1.161617 0.556763 -0.911469 -1.648497 0.150751 -0.200503 1.548679 -1.217103 -0.004973 1.594604 2.949676 0.346481 2.711274 -0.327947 0.232032 0.450536 -0.535214 0.282734
wb_dma_de/wire_dma_done_all 1.476953 -0.196756 -1.876840 -3.706051 -1.011396 -1.795858 -0.749648 1.779934 -0.244179 -0.240473 -1.157589 -2.828762 -0.311035 -1.748984 -0.193003 -1.803588 0.048057 1.926666 -2.899029 -1.372981
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.054203 2.769660 2.056325 0.083478 -0.145151 2.286891 1.063298 2.781829 3.301009 4.148175 -0.158800 -0.816766 -3.923125 0.075102 0.712414 0.496568 -1.390184 -0.548877 -0.112608 -3.790379
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.037691 -0.142065 0.790847 2.452898 -4.362201 -4.036986 0.702591 -2.041403 1.448087 2.472745 -1.281463 0.186768 1.888562 -2.003479 -0.129906 -4.467762 -1.412153 0.697193 -0.488887 -0.687423
wb_dma_wb_slv/input_wb_data_i -3.460057 4.728165 -0.302631 -1.290392 -5.888967 0.344045 -1.886539 1.015005 -1.419334 3.552127 -0.651559 0.111499 -5.662088 -0.180482 -2.910223 -3.736422 1.488395 -4.964761 3.882796 1.886517
wb_dma_de/input_nd 2.302828 -1.881664 -0.457900 -2.010015 2.142183 0.517128 -0.894643 2.620124 1.486498 1.873606 0.313051 -2.350199 -0.709519 -1.201837 1.862646 0.353606 -0.614229 2.374966 -3.599851 -4.671180
wb_dma_ch_sel/assign_126_ch_sel -0.363964 1.600522 4.865123 -2.255664 -2.419493 -1.324108 -2.014874 -0.908158 -0.388727 -1.142428 -3.334859 1.074853 0.275570 3.023932 3.039713 1.356452 -0.486128 -2.839768 1.050634 -1.721483
wb_dma/wire_mast1_err 2.046111 -1.834035 -0.138641 0.224076 2.367306 2.027619 -2.750332 0.365889 -0.568239 2.942639 1.166726 1.216165 -0.308925 -0.067570 1.161411 -1.187088 -1.565109 1.038272 -0.115099 -4.972032
wb_dma_de/wire_ptr_valid 2.114932 -0.824358 -2.114680 -2.166403 1.636056 1.071844 -2.256638 -0.182924 -3.376612 -1.368438 0.909701 1.093121 2.051664 2.275937 -1.311597 -0.956281 -0.031242 0.639076 0.186886 -0.469968
wb_dma/wire_ch_sel 0.839885 -0.598649 2.042661 -1.286602 -1.507143 -1.262955 -1.494927 -1.147939 -5.285340 -2.521157 -2.764135 0.078523 1.100577 5.421245 -2.398039 0.503956 -0.528580 0.983827 1.465294 0.764861
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 2.543541 0.376946 0.096411 -0.242992 1.794457 2.551480 -1.399383 0.534910 -3.119766 -0.547622 0.849816 1.704352 0.655856 -0.373205 1.041733 -0.134239 1.084883 1.746894 -0.593822 0.632936
wb_dma_de/always_12/stmt_1/expr_1 -0.480182 -2.959583 0.712109 -2.573692 0.048419 -2.084463 -1.478776 -1.764791 -0.360375 1.094176 -0.898357 -0.463270 0.728680 -1.882720 1.447560 -0.849422 0.054421 -0.755605 -3.418057 -3.140814
wb_dma/wire_dma_req 3.739552 1.663684 -2.583868 0.001587 -0.333632 0.475995 -2.084359 0.286800 -3.854063 -1.024414 0.491393 1.172833 0.970115 2.560398 -2.834503 -3.497594 -0.591073 2.255795 2.691533 0.218287
wb_dma_ch_sel/assign_136_req_p0 0.663489 0.330497 -0.161982 0.775208 -1.371328 0.566774 -0.919731 1.346181 -0.752997 3.516345 -0.771888 -1.949811 -0.639344 0.892103 -0.051388 -1.202378 1.992469 0.789625 -0.521026 -3.695409
wb_dma_ch_rf/assign_5_sw_pointer 2.665044 2.056603 1.575526 0.111398 -3.275235 -3.383522 0.338190 -2.049363 0.071618 0.222041 -0.931385 2.110351 2.763765 0.726114 0.777323 -2.858749 0.547459 0.038753 -1.044152 -0.962059
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 3.289363 0.860750 -3.185921 -1.252650 0.569689 0.763353 -0.802480 1.199240 -1.501727 -1.734872 1.005220 0.190866 0.062182 -1.323376 -2.025101 -2.325464 -1.181781 3.331674 -0.444356 0.992793
wb_dma_ch_rf/always_25/if_1/if_1/cond 2.175652 1.445989 1.312755 0.787959 -0.895793 -1.816626 0.079875 -0.516527 1.717686 -1.243406 0.022761 1.733388 3.020941 0.290087 2.828810 -0.455999 0.309224 0.457880 -0.615131 0.068757
wb_dma_ch_sel/assign_97_valid/expr_1 -1.094679 3.853727 -2.567152 0.720221 -5.136481 0.823919 -2.178300 5.192291 3.169167 2.786078 -1.398109 -3.622585 0.355610 -0.900934 3.614231 -1.927555 2.031929 -0.947924 2.716485 -3.948012
wb_dma_de/always_9/stmt_1 -0.763233 0.091224 0.206169 -3.686005 -2.333587 -3.108994 1.190075 1.454700 1.542108 0.236922 -2.237471 -3.269183 -1.116619 -1.705708 0.410387 -0.315149 -0.041132 0.081046 -2.872507 -0.420335
wb_dma_de/input_pause_req -0.677894 -3.452223 4.192948 -2.108896 -1.672039 -2.054823 -1.680570 -2.844710 -4.270963 1.165526 -2.658803 1.501064 2.032243 4.052036 -0.302673 0.046924 -1.812559 -1.777274 0.311649 -1.023752
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 4.120425 1.975122 -2.751905 2.325238 -0.491648 0.719384 -1.815949 0.793426 -2.188638 0.005999 0.747295 0.380485 -0.379493 0.129046 -2.290304 -4.145284 -0.559412 3.742368 2.227887 -0.634219
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.163413 0.424951 -3.305636 -3.491230 0.942665 0.616225 -1.225947 0.717085 -3.338372 -2.844530 0.807458 1.000683 1.593602 1.134138 -2.729576 -1.799870 -1.253483 2.103670 -0.061500 1.674301
wb_dma_de/wire_dma_busy 0.118347 -2.210563 4.547720 -0.878538 -1.703505 -2.236342 -0.745861 -1.466792 -2.561826 -1.352878 -3.277770 -0.928299 0.884261 2.376653 0.822241 2.061700 0.222915 0.985914 -2.336038 -1.129917
wb_dma_ch_sel/always_37/if_1/if_1/cond 3.289315 0.823426 -3.216330 -1.162588 0.617922 0.803863 -0.814413 1.191517 -1.530374 -1.689516 1.051202 0.193999 0.083743 -1.295076 -2.037544 -2.327635 -1.116164 3.380057 -0.494297 0.925163
wb_dma_ch_pri_enc/always_2/if_1 1.321429 -1.770007 -0.707226 0.020879 1.597233 0.537112 -1.581301 -2.378310 -1.639697 -0.431249 1.329824 2.568625 1.047830 -1.319905 -0.545544 -1.460335 -1.063031 0.624690 -0.792406 -0.763237
wb_dma_de/always_6/if_1/stmt_1 1.748928 -0.272887 -0.208095 -2.431606 -2.174465 -3.856774 0.391285 1.067795 0.855485 0.124825 -1.986023 -3.666218 -0.533917 -2.495746 0.514799 -1.988806 0.402150 2.327421 -4.009091 -1.870050
wb_dma_ch_rf/input_de_txsz_we 0.336753 -1.211802 -2.062245 -0.706809 0.247618 -2.385365 1.271063 0.567993 1.484309 0.485779 -0.643615 -4.763839 -2.710230 -2.307277 -2.473376 -1.059658 0.475769 2.413167 -3.573925 -2.106784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.139105 -1.202902 1.636756 -0.191534 -0.041084 -0.905582 0.420998 -2.711325 0.060002 -0.148006 0.024898 2.308920 0.400428 -1.172888 0.223992 0.124404 -1.097849 -1.544402 -0.624709 0.682498
wb_dma_wb_if/input_wb_addr_i -1.455728 3.870284 3.080449 -3.905357 -3.371024 -3.505282 1.293962 -2.359883 -1.321540 0.986694 -2.287221 2.874802 -2.686159 1.184991 0.335048 -1.731511 0.376425 -4.861860 2.609303 1.359424
wb_dma_ch_sel/always_7/stmt_1 3.254246 0.949235 -3.177178 -1.310213 0.435113 0.731963 -0.773473 1.266877 -1.559387 -1.769802 0.940250 0.246784 0.079464 -1.273086 -2.058306 -2.365221 -1.188513 3.313242 -0.381497 1.095034
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -1.200870 -0.290406 1.861222 -2.113012 -4.377396 0.504306 -0.037210 2.460046 0.490434 1.354262 -2.358983 1.440588 2.445902 0.353406 2.465280 0.238035 -4.678217 -0.367698 3.021515 1.220556
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.258660 -0.447354 -3.010756 -7.322793 2.276501 -0.006694 -1.187860 -0.376140 -0.368068 -1.363994 1.663406 2.057934 -1.340127 -1.168887 -2.922994 -1.898820 -3.558557 -0.135418 -2.384592 -1.176406
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.901331 2.860429 2.049817 0.270215 -0.219853 2.335568 1.226964 2.780609 3.367312 4.163028 -0.170490 -0.837404 -4.065881 0.055197 0.573148 0.590014 -1.292553 -0.586125 -0.042302 -3.650754
wb_dma_ch_rf/always_4/if_1/block_1 -1.120756 1.257626 0.433139 -4.113664 -3.135883 -0.416622 0.268750 0.839233 -4.152762 -1.847208 -1.824185 1.027833 2.936040 0.171731 0.845116 -0.091111 1.769991 -1.824951 -0.233937 6.189281
wb_dma_de/reg_dma_abort_r 1.918621 -1.707694 -0.098445 0.318854 2.236459 1.992349 -2.683614 0.370221 -0.570616 3.019149 1.104240 1.142824 -0.406736 0.021490 1.059892 -1.258419 -1.500033 0.946119 0.013782 -4.970272
wb_dma_ch_sel/input_ch2_txsz 3.236348 0.859365 -3.051870 -1.171599 0.570008 0.810462 -0.883375 1.228317 -1.513892 -1.626393 0.978847 0.243249 0.066160 -1.220294 -1.924298 -2.319590 -1.127326 3.210563 -0.380689 0.869432
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.171502 -1.219000 1.621139 -0.182937 0.023358 -0.913254 0.406182 -2.766531 0.066954 -0.087057 0.067632 2.313343 0.415815 -1.221842 0.267588 0.108433 -1.161237 -1.544812 -0.651912 0.576916
wb_dma_ch_sel/input_ch5_csr -0.866996 3.084327 -0.050634 -4.346360 -3.309454 0.442097 1.078395 2.345345 -1.124888 0.319555 -1.894986 0.406523 1.884813 -0.310409 1.936474 -0.227975 0.577823 -2.003962 0.804163 2.287475
wb_dma_ch_sel/assign_150_req_p0 0.639136 0.340946 -0.251721 1.095185 -1.305864 0.633683 -0.857015 1.243910 -0.743841 3.625772 -0.674232 -2.008638 -0.745280 0.878509 -0.190052 -1.268762 2.087894 0.891295 -0.468707 -3.765292
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.119188 -1.174391 1.598626 -0.207721 -0.045530 -0.919187 0.455360 -2.702133 0.039705 -0.152285 0.055937 2.253879 0.395008 -1.171552 0.200056 0.080969 -1.067676 -1.473592 -0.642834 0.626229
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.298166 0.302662 -0.298261 2.681462 0.562963 1.606044 -0.746997 0.697249 -0.842801 1.202145 0.347762 0.103337 -0.091584 2.049562 -0.446964 -0.113853 0.090160 0.598277 2.759601 -0.840858
wb_dma_ch_sel/assign_155_req_p0 0.557960 0.343202 -0.127455 0.906371 -1.391332 0.537568 -0.857122 1.230727 -0.668705 3.649832 -0.741847 -1.938709 -0.763132 0.894060 -0.082690 -1.249446 2.055639 0.714061 -0.440253 -3.796624
wb_dma_ch_sel/always_43/case_1/stmt_4 2.453567 -0.585350 -2.294973 0.206723 1.659502 1.463180 -2.035072 0.339792 -1.717609 -0.294972 1.269208 0.340139 0.655983 -0.173081 -0.692110 -1.599632 0.011169 2.150092 -0.200970 -1.446099
wb_dma_ch_sel/always_43/case_1/stmt_3 3.218801 0.901820 -3.106108 -1.264544 0.545492 0.792313 -0.785054 1.235499 -1.468960 -1.664839 0.957376 0.179258 0.084000 -1.280580 -1.957381 -2.278701 -1.114986 3.238611 -0.423782 0.925315
wb_dma_ch_sel/always_43/case_1/stmt_2 0.544985 1.047935 -0.630721 -1.496390 -1.102443 -0.671388 -0.001581 -2.101879 -1.117185 -1.381305 0.442322 3.235893 -0.233030 -2.090829 -1.931199 -2.427359 -2.196400 -0.364287 0.444717 2.512143
wb_dma_ch_sel/always_43/case_1/stmt_1 2.274139 0.626646 -1.145432 -2.638449 -2.421430 -3.038277 -1.276171 0.810051 -0.258440 0.478068 -1.591075 -2.550486 -0.694066 -2.202966 0.028160 -3.530405 0.509535 1.857892 -2.720082 -2.416088
wb_dma_de/always_19/stmt_1/expr_1 2.547947 0.148610 2.758108 2.101226 0.918734 0.853541 -0.789608 1.449955 2.158953 -0.894044 -0.319876 1.794608 1.590502 2.528744 2.261463 1.462841 -3.936160 2.024498 1.754140 -0.456112
wb_dma_ch_rf/wire_ch_err_we 1.926890 -1.787086 -0.040009 0.282040 2.200975 1.888530 -2.688795 0.252659 -0.653555 2.991336 1.059083 1.279035 -0.348517 0.008809 1.097040 -1.276045 -1.514024 0.930675 -0.024590 -4.882499
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.096355 -0.764785 5.105270 -0.998429 -1.773443 -1.251787 -0.718316 -1.498938 -2.157283 -0.390390 -2.536883 1.100540 -0.173133 2.740493 0.783325 1.694051 -0.745600 -0.449890 -0.620000 -0.833824
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -4.051572 -0.684862 -4.630211 -4.755997 -1.877179 1.341814 -2.251114 2.819863 -0.268626 3.120511 0.363162 -1.408744 -0.029676 1.583552 -1.070252 -0.663364 1.084734 -3.250636 1.806707 -2.926979
assert_wb_dma_wb_if/input_pt_sel_i -0.149748 1.278778 2.572852 -3.850763 -2.281404 0.224366 0.813435 0.868365 -2.027585 -0.003737 -1.722983 1.151859 1.313377 -1.167447 1.862708 -0.037187 0.130592 -0.876192 -0.844455 3.931457
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.270072 1.235312 1.178104 -0.752636 1.622320 2.131799 -0.376888 3.201653 2.950027 2.649959 -0.162207 -1.370824 -2.869940 0.505937 1.674378 0.869884 -2.319002 -0.105669 0.364969 -4.102929
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.114169 -1.198425 1.585838 -0.207230 -0.012529 -0.863047 0.399487 -2.646575 0.029241 -0.096724 0.032219 2.246393 0.431969 -1.179713 0.198310 0.077708 -1.114401 -1.493340 -0.611630 0.584853
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.403063 -0.489611 -2.247125 0.148057 1.563941 1.455798 -2.044755 0.325128 -1.705438 -0.282459 1.239510 0.384888 0.619698 -0.139343 -0.692474 -1.596684 0.049007 1.983185 -0.108426 -1.402535
wb_dma_rf/input_paused -1.136642 -1.331496 0.005841 0.034263 -1.593769 -1.781290 0.643960 -1.095112 -0.416735 1.295554 -0.529363 0.066698 1.214210 -0.171974 -0.903974 -1.679427 -1.154020 -0.969077 0.851007 1.825976
wb_dma/wire_mast0_adr -0.883783 1.804511 -0.795592 0.298540 -5.496927 1.887168 2.170589 3.172050 -0.649199 2.819930 -0.240543 0.183342 -0.072421 -1.549786 -1.650396 -0.540666 0.307576 1.835728 -0.047207 2.044756
wb_dma_ch_pri_enc/inst_u8 1.248850 -1.657578 -0.613451 -0.091367 1.501957 0.550756 -1.589912 -2.253341 -1.582305 -0.344017 1.237270 2.490224 1.036488 -1.310263 -0.398328 -1.430056 -1.055415 0.517900 -0.779765 -0.788957
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.623911 0.455297 -0.048163 0.827187 -1.447442 0.622215 -0.785938 1.334776 -0.728018 3.534198 -0.789748 -1.839563 -0.714527 0.945015 -0.038263 -1.179493 2.031445 0.740745 -0.445794 -3.606460
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -2.334398 -1.145307 0.703276 0.101789 -1.046191 -2.754141 0.757494 -1.366565 0.676088 0.887918 -1.558604 -2.912383 -1.046498 -0.157168 -0.399229 0.159170 1.891054 -1.352327 -1.465503 -1.241263
wb_dma_ch_arb/always_2/block_1 4.647584 3.720137 3.134241 -2.316825 0.859772 3.723272 -0.356971 1.790119 1.174530 0.045932 0.525536 4.720271 0.106243 0.818558 1.974087 0.540179 -4.262406 0.162540 -0.144692 -0.506211
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.667071 -0.407999 -1.878533 -3.511629 -0.791482 -1.641790 -0.951302 1.815607 -0.301387 -0.032787 -1.033353 -2.823827 -0.315433 -1.731710 -0.109196 -1.861037 0.005379 2.070567 -2.963660 -1.813866
wb_dma_ch_sel/always_40/case_1/cond 2.032915 -0.821170 -2.009857 -2.148693 1.601676 1.019926 -2.220771 -0.191432 -3.355602 -1.347128 0.866940 1.077814 2.082049 2.286597 -1.290735 -0.930663 -0.007307 0.597327 0.221966 -0.477276
wb_dma_ch_rf/assign_22_ch_err_we 1.897802 -1.794964 -0.054063 0.414329 2.254353 1.930877 -2.679875 0.192019 -0.640912 2.956025 1.100219 1.288201 -0.315527 0.064847 1.067650 -1.210676 -1.475628 0.908058 0.086891 -4.827774
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.004427 2.813148 2.069114 0.155587 -0.169644 2.361795 1.220939 2.752360 3.263407 4.070546 -0.142283 -0.710641 -3.939189 0.030894 0.642468 0.565746 -1.344233 -0.538325 -0.062082 -3.561930
wb_dma_ch_rf/wire_pointer 0.417358 -1.713142 -1.950801 -4.328240 0.516588 0.054898 -1.164046 -0.226394 -5.751345 -2.445451 -0.410000 1.184647 4.432555 1.767314 -0.598860 -0.732709 0.474703 -0.291183 0.215509 3.953914
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.215915 -1.681337 -0.657674 -0.021659 1.521936 0.546658 -1.579803 -2.289441 -1.582749 -0.410055 1.267716 2.510879 1.049294 -1.280619 -0.448314 -1.446278 -1.066600 0.516240 -0.763865 -0.765471
wb_dma_ch_pri_enc/wire_pri19_out 1.151713 -1.672706 -0.509874 -0.110163 1.478031 0.481304 -1.554386 -2.347184 -1.559884 -0.365259 1.229223 2.576814 1.010128 -1.324295 -0.379404 -1.378700 -1.082186 0.459247 -0.797371 -0.754362
wb_dma_ch_sel/assign_5_pri1 0.543439 -2.625159 0.477232 0.045841 1.699522 -0.352653 0.130768 -2.004582 -0.296131 -0.585586 0.720332 1.383197 1.099940 -1.616127 0.188266 0.252672 -1.180857 0.873241 -2.208140 -0.306836
wb_dma_rf/inst_u26 1.894204 -1.582485 0.041880 0.228540 2.117149 1.986619 -2.708467 0.448720 -0.653534 3.020711 0.988622 1.248123 -0.399875 0.146072 1.163240 -1.220793 -1.482413 0.848636 0.155630 -4.813510
wb_dma_rf/inst_u27 1.968179 -1.802656 -0.027624 0.229139 2.221553 1.856284 -2.624216 0.203080 -0.580686 2.982380 1.077913 1.238539 -0.352975 -0.045838 1.064127 -1.240625 -1.519892 0.942585 -0.109958 -4.863225
wb_dma_de/always_23/block_1/case_1/block_10 4.220236 2.115661 -2.738549 2.543014 -0.508170 0.835120 -1.902724 0.844768 -2.369454 0.020852 0.808101 0.488610 -0.352750 0.254833 -2.312296 -4.304471 -0.462311 3.779472 2.476535 -0.649009
wb_dma_de/always_23/block_1/case_1/block_11 3.388227 1.128082 -3.308150 1.479559 1.146165 2.305803 -1.438085 1.863966 -2.211926 -0.460391 1.301192 0.286269 -0.063834 0.761308 -2.380141 -2.332204 -0.989750 3.721854 2.301063 0.078007
wb_dma_rf/inst_u22 2.019618 -1.674163 -0.152069 0.398352 2.305713 2.051807 -2.736306 0.390558 -0.644418 2.916119 1.107633 1.128520 -0.375270 0.098534 1.074850 -1.200147 -1.407835 1.029404 0.001643 -4.876589
wb_dma_rf/inst_u23 1.978556 -1.820901 -0.185933 0.248576 2.276310 1.890365 -2.695841 0.260024 -0.604071 2.926747 1.127529 1.153198 -0.386453 -0.084039 1.019123 -1.252513 -1.479718 0.986368 -0.139033 -4.935144
wb_dma_rf/inst_u20 1.881757 -1.620054 -0.002345 0.167114 2.070679 1.858747 -2.688846 0.287168 -0.611995 3.112680 1.033515 1.187359 -0.518065 0.044015 1.043853 -1.294691 -1.475466 0.809990 -0.005283 -4.970838
wb_dma_de/assign_86_de_ack 3.614381 1.644554 -2.531750 0.109934 -0.333380 0.498201 -1.971251 0.381491 -3.652288 -0.926268 0.462955 0.998079 0.839086 2.545437 -2.797323 -3.389169 -0.565207 2.233162 2.697976 0.152875
wb_dma_rf/inst_u28 1.951542 -1.829908 -0.021641 0.303889 2.280586 1.896636 -2.633610 0.259755 -0.604487 2.883132 1.089720 1.224867 -0.267262 -0.004181 1.157710 -1.177606 -1.535604 0.995441 -0.096277 -4.811463
wb_dma_rf/inst_u29 1.915552 -1.846151 -0.088689 0.269226 2.278470 1.835151 -2.629368 0.220182 -0.635788 2.835467 1.094768 1.203498 -0.288336 -0.021751 1.016801 -1.201590 -1.515067 0.968194 -0.150516 -4.727029
wb_dma_ch_sel/always_1/stmt_1 3.643798 1.633353 -2.464780 -0.101437 -0.448291 0.285371 -1.964248 0.318012 -3.693966 -1.004950 0.359888 1.072730 0.944296 2.469687 -2.746772 -3.436947 -0.588935 2.129771 2.509671 0.216988
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.197929 0.527205 -0.552854 -1.580178 -2.735268 -3.096265 1.762385 -0.399545 -0.377006 -2.151749 -1.912586 -1.835054 0.481453 -1.013973 -1.459846 -0.582842 0.498798 0.288267 -0.980263 3.270911
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.695233 0.358410 -0.202567 1.143800 -1.207927 0.680247 -0.846029 1.177231 -0.675936 3.596567 -0.590943 -1.933235 -0.861676 0.804790 -0.235539 -1.260055 2.050068 0.855857 -0.487999 -3.814787
wb_dma_rf/inst_check_wb_dma_rf 1.818849 2.913898 2.150668 -1.134641 -3.178064 -2.338332 0.630791 -1.971469 -1.117737 -1.114999 -0.326305 2.570953 1.351300 0.158814 0.712993 -1.133605 2.949936 -0.172523 -1.107754 2.282335
wb_dma_rf/reg_wb_rf_dout -3.126736 1.497953 6.332051 -3.624046 -4.470041 -7.272750 -0.638234 -1.945188 -2.263551 0.759732 -2.912812 2.321887 -1.280576 1.742370 3.785462 -1.573045 2.256242 -5.688793 1.450837 5.071311
wb_dma/input_dma_req_i 3.673199 1.764935 -2.382911 0.053034 -0.460374 0.352465 -1.909339 0.319626 -3.698429 -0.989814 0.367507 1.063484 0.901996 2.535885 -2.754650 -3.406790 -0.529047 2.156777 2.608687 0.238143
wb_dma_de/input_am1 1.278779 -0.067336 -0.112033 1.590911 -0.019970 -0.704686 -0.503086 0.393959 2.311770 -0.985304 0.089535 -0.198572 2.221876 -0.242534 2.040033 -0.101131 -0.720340 1.028611 -0.265788 -1.247277
wb_dma_de/input_am0 -2.480102 -1.446836 -2.255840 -1.543649 -0.009769 0.994917 -0.431423 0.904082 0.899371 -0.294870 0.027015 -1.395062 -0.302670 0.382973 -1.307017 1.393669 -0.666621 -0.499491 0.543519 -0.963512
wb_dma_ch_sel/reg_next_start 1.353056 -1.041932 0.051109 1.839174 -2.995370 -4.143496 -0.674027 -1.589047 0.984747 1.055799 -1.287775 -0.122615 2.774012 -1.461593 0.749225 -4.361181 -2.142853 1.037033 0.429257 -0.615049
wb_dma_ch_sel/input_ch4_csr -0.862033 2.928017 -0.273082 -4.350616 -3.194321 0.244504 0.908546 2.185825 -1.100690 0.069998 -1.883073 0.386035 2.075105 -0.211126 1.825597 -0.330140 0.474115 -1.999855 0.873688 2.189672
wb_dma/wire_mast0_dout -0.170460 2.791126 0.537622 -5.011611 -2.570645 -1.839534 2.067479 1.007376 -1.309651 1.098366 -1.736355 1.825233 0.922044 2.815393 -1.000332 -0.403131 1.045936 -1.688258 1.146534 2.781425
wb_dma_ch_sel/assign_107_valid 0.908494 -1.361685 -1.154164 0.332541 0.571218 0.365251 -2.548259 1.643414 -1.167721 2.378018 -0.665119 -2.679904 0.209019 1.335889 0.776110 -1.062216 1.272286 1.284874 0.010479 -4.489255
wb_dma/wire_next_ch 2.429275 -0.547481 -0.419967 -0.637894 -1.467958 -2.991756 -2.041817 -0.891704 -0.270431 -0.673733 -1.137108 -0.028858 3.098103 0.784337 0.947702 -2.842018 -1.221727 0.941429 -0.405476 -2.705754
wb_dma_rf/wire_ch2_txsz 3.307061 0.865540 -3.241387 -1.267783 0.568587 0.784968 -0.770278 1.262215 -1.527673 -1.770772 1.039990 0.211171 0.117633 -1.337575 -2.089961 -2.340038 -1.182787 3.385500 -0.453724 1.024815
wb_dma_ch_rf/wire_ch_am0 -2.523350 -1.523767 -2.324520 -1.510265 0.020407 0.989888 -0.460126 0.933886 0.976558 -0.284189 0.058749 -1.444779 -0.343402 0.419445 -1.312133 1.395815 -0.678930 -0.482738 0.537125 -1.039327
wb_dma_ch_rf/wire_ch_am1 2.115639 1.452479 1.255000 0.702300 -0.930488 -1.754694 0.117482 -0.412937 1.629991 -1.224863 0.036708 1.644888 2.941398 0.304148 2.710559 -0.479112 0.357222 0.403470 -0.568721 0.174230
wb_dma/wire_ch6_csr -0.910156 2.970231 -0.077659 -4.276566 -3.120845 0.518247 0.907961 2.117940 -1.265258 0.203190 -1.867267 0.483985 1.948866 -0.034934 1.772560 -0.177405 0.442437 -2.171202 1.021598 2.164189
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.171424 -1.659482 -0.531546 -0.086579 1.403075 0.418162 -1.512369 -2.318887 -1.567735 -0.402009 1.179109 2.509786 1.033125 -1.285044 -0.394078 -1.382837 -1.047974 0.460512 -0.764277 -0.678239
wb_dma_de/input_csr -0.285742 0.821742 -4.015451 -6.787344 4.230243 1.491786 -3.213655 1.978799 2.395169 -0.047656 1.509154 -0.466556 -3.155972 1.258653 -0.650447 -0.846125 -3.252189 -3.805146 2.046700 -4.062810
wb_dma_de/reg_read 0.432883 -1.556023 -0.323953 -3.702337 -0.831936 -2.608382 -0.341725 -0.845952 -0.162084 -0.297073 -1.048928 -0.664452 0.147192 -2.962678 0.058930 -1.604763 -1.040881 0.625025 -3.598202 -0.910021
wb_dma/input_wb1_cyc_i -0.285820 0.891390 2.435708 -3.612568 -1.890450 0.197639 0.572401 0.650934 -1.793033 -0.157063 -1.543274 1.020276 1.440491 -1.233566 2.023598 0.083936 0.184298 -0.890937 -0.978629 3.653287
wb_dma_ch_rf/wire_ch_adr0_we -2.032133 1.472412 1.476846 -1.451440 -0.109640 1.687133 -3.073788 2.337179 -1.206264 0.665431 -1.319657 0.796210 0.148593 3.194462 4.221760 1.553266 1.515145 -2.926959 4.509490 -0.005163
wb_dma_ch_sel/assign_140_req_p0 0.721641 0.279584 -0.185303 0.896765 -1.277420 0.603845 -0.838384 1.366223 -0.624434 3.608287 -0.721704 -2.041451 -0.766628 0.793805 -0.046729 -1.223547 1.961477 0.912382 -0.619206 -3.842212
wb_dma_rf/wire_ch3_txsz 2.457066 -0.519943 -2.258065 0.146545 1.572155 1.417693 -2.063922 0.397183 -1.721100 -0.285827 1.222801 0.277366 0.643608 -0.134233 -0.655190 -1.527309 0.022363 2.101954 -0.183947 -1.410645
wb_dma_rf/input_wb_rf_din -4.378860 4.932303 -0.460277 -1.528362 -7.198542 -0.263230 -2.108341 1.173716 -1.551982 3.296740 -1.608300 -0.899485 -5.328337 0.405277 -3.009809 -3.592153 2.202824 -5.260634 4.045964 1.819535
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.926234 1.535627 1.707190 -1.514384 -0.442724 1.500000 -2.935505 2.233327 -1.517200 0.609529 -1.495308 0.952459 0.322630 3.229220 4.134701 1.409496 1.450767 -2.829656 4.502048 0.348956
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.275872 1.677901 0.977992 0.902166 -1.766167 0.262129 1.720467 -0.345619 0.676949 1.521671 0.000572 0.544402 -1.213969 -0.580321 -0.966613 -0.188557 0.806833 -0.485833 -0.544008 0.377517
wb_dma_pri_enc_sub/reg_pri_out_d1 1.187566 -1.610889 -0.541104 -0.186456 1.371982 0.465799 -1.539422 -2.245730 -1.606465 -0.378900 1.165192 2.512973 1.037283 -1.263683 -0.384750 -1.419343 -1.049280 0.483831 -0.791041 -0.691619
wb_dma_ch_rf/always_19/if_1/block_1 -2.197835 -0.828703 0.537431 -0.329478 -1.778455 -2.509855 0.552792 -1.317017 -0.533865 -0.788498 -1.761260 -1.711488 1.076471 0.202278 0.004759 0.313653 1.692947 -1.160000 -0.698917 1.077352
wb_dma_ch_rf/always_2 2.098264 -0.945648 -2.114895 -2.234916 1.695073 1.016827 -2.210044 -0.124908 -3.294570 -1.327911 0.899282 0.981571 2.094561 2.229392 -1.231601 -0.870602 -0.050098 0.707183 0.043535 -0.579653
wb_dma_ch_rf/always_1 -1.839354 -0.563982 0.195660 2.448388 -1.151195 -0.812728 -0.139094 -0.582939 -1.378901 0.412107 -1.356854 -1.606426 0.972888 2.232762 -0.482549 0.153120 1.763752 -0.468829 2.064018 0.243654
wb_dma_ch_sel/always_9/stmt_1 2.373705 -0.441302 -2.217156 0.114193 1.516852 1.441437 -2.031016 0.353930 -1.663870 -0.265269 1.218276 0.353824 0.628775 -0.093809 -0.669348 -1.605335 0.040529 1.962970 -0.086884 -1.423283
wb_dma_ch_rf/always_6 -1.217981 0.100661 0.726544 -3.160709 -3.398577 0.370040 -0.013046 1.959205 0.837922 0.550205 -1.770812 1.649460 1.333297 0.549869 0.916291 0.054091 -4.868585 -0.804012 3.202977 1.524488
wb_dma_ch_rf/always_5 0.017853 2.052011 0.684167 -1.375863 -2.053219 0.550338 0.165106 0.807970 -1.267401 -1.144517 -0.616940 0.707918 0.513920 0.242989 0.141543 0.464125 1.203765 -0.780158 -0.424328 2.587344
wb_dma_ch_rf/always_4 -1.168521 1.450952 0.427155 -4.063896 -3.357121 -0.376766 0.206220 0.913053 -3.998972 -1.682856 -1.862601 0.979321 2.679545 0.074246 0.767318 -0.161172 1.733324 -1.847581 -0.162375 5.934021
wb_dma_ch_rf/always_9 1.784801 -1.594720 0.016805 0.343225 2.078378 1.866606 -2.612053 0.281221 -0.549218 3.045211 0.996596 1.192824 -0.497534 0.142690 1.027817 -1.208657 -1.395042 0.759691 0.131125 -4.807818
wb_dma_ch_rf/always_8 -1.383478 -0.796054 5.627001 -1.440957 -3.675559 -2.932299 -0.689245 -2.160192 -2.577749 -0.906514 -4.121827 -0.098686 0.477095 3.054325 0.857686 1.716652 0.524826 -1.329815 -0.949227 -0.276541
assert_wb_dma_rf/input_wb_rf_dout 1.712362 3.037275 2.225443 -0.806884 -3.295072 -2.418196 0.688686 -2.265690 -1.046889 -1.206271 -0.248758 2.584372 1.120392 0.123445 0.519594 -1.165485 3.238546 -0.331074 -1.087095 2.333279
wb_dma/wire_wb1_addr_o 0.462559 1.245733 0.666371 -0.862440 0.932707 0.734531 0.737476 0.559380 1.984256 -0.573177 0.053772 -0.093336 -1.520147 -0.703997 0.171376 0.725423 -1.762696 -0.603098 -0.266143 -0.013652
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.176258 -1.761441 -0.527820 -0.047474 1.521300 0.465165 -1.580218 -2.433231 -1.566722 -0.341156 1.236750 2.637266 1.034279 -1.365249 -0.412983 -1.448736 -1.115326 0.429208 -0.821065 -0.823565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.818780 -0.089641 0.494581 0.251386 0.791673 1.476159 -1.215630 2.709108 1.013027 3.412019 -0.148060 -1.379940 -1.390177 1.286898 1.610466 0.153374 -0.459249 0.489280 0.697696 -4.290729
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.295740 1.495632 0.303562 4.086196 -0.137618 1.702585 0.949114 0.322212 1.818298 5.613784 0.766126 -1.442200 -4.939766 0.631473 -2.437227 -0.989179 1.104420 -0.199118 0.947982 -4.591587
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.932281 5.180946 3.041789 -2.987694 -4.335372 0.224499 -2.404974 1.097501 0.079568 -2.866377 -0.227924 3.252157 -1.445842 1.645279 1.595470 1.334339 1.869311 -1.764927 -0.767858 0.781566
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -1.269147 0.215181 1.706812 3.926433 0.000597 0.880934 1.227245 -2.309151 1.820384 5.429047 0.946721 0.735479 -4.479904 -0.569366 -2.237188 -0.967544 0.016802 -1.481367 0.331385 -4.110009
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.728555 -1.416162 -1.135796 0.193289 1.758937 0.585361 -0.320652 0.723363 -0.393447 -0.432374 0.710139 -0.916106 0.718563 -0.466767 -0.037645 0.119498 -0.080868 2.427865 -1.581863 -0.975693
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.092053 -1.161042 1.571346 -0.150124 -0.025192 -0.863968 0.407304 -2.682126 0.022355 -0.122957 0.063752 2.223472 0.398721 -1.176210 0.190925 0.073640 -1.113102 -1.475024 -0.646518 0.586679
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.579688 0.327459 0.075988 -0.364909 1.775212 2.440416 -1.368709 0.507763 -3.079391 -0.557423 0.806392 1.689552 0.688494 -0.383182 1.019420 -0.162806 0.989095 1.758451 -0.682056 0.629484
wb_dma_wb_slv/reg_slv_dout -3.678118 4.583426 -0.236815 -1.279975 -5.843986 0.406203 -1.936588 1.053878 -1.531913 3.493460 -0.642103 0.182451 -5.615927 -0.036727 -2.833128 -3.474324 1.522934 -5.100096 3.973077 2.120588
wb_dma_ch_pri_enc/always_2 1.302730 -1.681031 -0.645648 -0.031973 1.572583 0.575373 -1.658493 -2.306825 -1.618810 -0.396105 1.303399 2.551516 1.003478 -1.324022 -0.421265 -1.454549 -1.076372 0.557825 -0.752926 -0.807391
wb_dma_ch_pri_enc/always_4 1.270315 -1.766119 -0.643872 -0.002530 1.596830 0.506047 -1.590523 -2.333267 -1.569672 -0.381004 1.261570 2.521568 1.031552 -1.359587 -0.482518 -1.436924 -1.070470 0.581216 -0.855958 -0.817201
wb_dma/inst_u3 -1.044414 2.789617 2.720596 -5.989414 -4.326592 -1.007872 1.500549 1.333421 -1.989375 0.543348 -1.821918 3.253598 0.560996 1.179199 0.844280 0.334924 0.716652 -2.201782 0.622336 5.060385
wb_dma_wb_slv/always_1/stmt_1 -2.444831 3.930534 3.424386 -3.060451 -3.404799 -3.045310 -0.767822 -3.171547 -0.273883 1.078396 -1.927611 2.501975 -3.723119 0.587205 0.371742 -2.502881 0.409259 -6.754277 3.141251 0.851196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.004532 2.794917 2.066728 0.109623 0.003856 2.398531 1.290873 2.827634 3.595320 4.001872 -0.061760 -0.842589 -4.051944 -0.074747 0.697490 0.734142 -1.528504 -0.520282 -0.234321 -3.713349
wb_dma_rf/wire_ch0_am0 -2.521301 -1.502616 -2.280048 -1.544638 -0.081939 1.013706 -0.416773 0.920892 0.990983 -0.300452 0.012597 -1.454958 -0.348155 0.384960 -1.357695 1.440247 -0.696670 -0.472250 0.492825 -1.040025
wb_dma_rf/wire_ch0_am1 2.078506 1.391950 1.296798 0.628009 -0.841818 -1.737815 0.183061 -0.405398 1.518441 -1.196146 -0.005669 1.675120 2.956465 0.338283 2.731677 -0.424280 0.325419 0.472233 -0.625419 0.154485
wb_dma_wb_mast/wire_mast_drdy 1.883247 -0.125695 -2.562721 -1.118517 -2.489186 2.801978 -0.503533 4.441880 -1.537337 2.650125 0.653470 0.657669 0.121427 -2.127905 -1.057594 -2.000522 -2.793939 4.376637 0.163467 -0.247545
wb_dma_wb_if/wire_mast_pt_out 0.914037 0.829367 1.580148 -2.259237 -1.820550 -2.271627 2.751585 -0.260488 -2.573735 0.614186 -1.462750 1.966462 0.252299 0.901788 -0.489103 -0.432395 -0.472180 0.845082 -0.180045 2.012329
wb_dma_ch_sel/assign_95_valid/expr_1 -1.131104 3.697495 -2.762787 0.248659 -5.324947 0.334902 -1.163292 3.967685 3.417855 1.773422 -1.055259 -2.077623 0.253193 -2.814994 2.484814 -2.615952 0.036438 -0.585863 2.298083 -2.184446
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.104027 -1.611799 -0.452375 -0.158422 1.341676 0.426829 -1.549312 -2.430613 -1.634125 -0.405341 1.192679 2.671369 1.065408 -1.308942 -0.383306 -1.446202 -1.107869 0.333109 -0.774780 -0.631124
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.194957 -1.671072 -0.570304 -0.104394 1.448845 0.434962 -1.524933 -2.366379 -1.612088 -0.434489 1.204287 2.562525 1.073776 -1.279894 -0.444507 -1.437212 -1.080376 0.461190 -0.802676 -0.650343
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.153076 -1.656459 -0.541150 -0.117626 1.458540 0.393055 -1.540809 -2.378907 -1.651995 -0.450681 1.177820 2.579846 1.108993 -1.287259 -0.454175 -1.379744 -1.051521 0.459725 -0.814536 -0.600416
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 3.291166 3.077922 2.142220 -0.047248 1.541092 4.641238 -0.026298 2.968595 0.263580 3.169413 0.688101 1.007967 -3.063349 -0.350662 1.611860 0.614476 -0.274632 1.041249 -0.685520 -2.487945
wb_dma/constraint_slv0_din -0.595809 -0.544814 1.960832 0.383347 -2.251126 -2.522714 -0.987527 -2.304719 -1.865513 1.779140 -0.473872 0.703354 -0.112056 1.654906 -1.179893 -1.968795 1.073846 -2.044006 0.043153 0.613045
wb_dma_de/always_4/if_1/if_1 -0.476736 -2.658337 0.731906 -2.638993 -0.054057 -1.943000 -1.519961 -1.488251 -0.208577 1.215843 -0.917377 -0.549205 0.489490 -1.813366 1.450242 -0.834079 0.021200 -0.843821 -3.282142 -3.266506
wb_dma_rf/always_2 -0.884485 -2.706470 1.996773 -1.173224 -1.081035 -2.359987 -2.684888 -3.300120 -4.397050 2.290669 -0.753976 1.158051 1.481650 3.966922 -1.236918 -1.842412 1.217823 -3.019691 0.075248 -1.229023
wb_dma_rf/inst_u24 1.984025 -1.852595 -0.021208 0.299286 2.282160 1.914187 -2.703146 0.272185 -0.650155 2.946455 1.121289 1.316482 -0.261310 0.016446 1.176118 -1.244734 -1.558591 0.959722 -0.040506 -4.896614
wb_dma_rf/always_1 -3.116974 1.541242 6.296420 -3.624968 -4.284670 -7.142438 -0.793082 -1.866121 -2.116544 0.692736 -2.836771 2.294009 -1.411499 1.740670 3.807653 -1.487129 2.146204 -5.690228 1.438447 4.860895
wb_dma_ch_sel/always_38 1.142226 0.093627 0.769907 2.154483 -4.479144 -4.044974 0.733029 -2.035959 1.391803 2.236288 -1.300897 0.314739 1.913407 -1.984203 -0.231494 -4.531268 -1.516448 0.665367 -0.428330 -0.370805
wb_dma_ch_sel/always_39 2.310498 -1.916744 -0.509771 -1.995693 2.134552 0.520960 -0.902118 2.672281 1.514138 1.843369 0.362516 -2.385718 -0.683791 -1.236619 1.842342 0.329686 -0.629689 2.400484 -3.630101 -4.678979
wb_dma_ch_sel/always_37 -0.358126 0.644049 4.328394 -2.320266 -0.937476 -1.551846 -2.942718 -0.541561 -0.538474 -2.180482 -3.226160 0.618431 0.900315 3.066559 4.089166 1.552634 -1.045643 -2.633292 1.719987 -1.541363
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.853345 -0.101709 0.438568 0.279195 0.793650 1.484589 -1.227865 2.652479 0.944512 3.413664 -0.089737 -1.358429 -1.363098 1.270462 1.478666 0.069987 -0.485852 0.532164 0.687995 -4.316746
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.680142 -0.558745 -0.966179 -5.691094 1.528700 -2.076130 -2.705203 0.897369 4.762743 -1.874383 -0.324124 -0.335567 -0.857391 -0.951177 2.285341 0.053511 -3.542936 -2.235039 -0.858159 -2.361507
wb_dma_ch_sel/assign_10_pri3 1.769302 -1.482444 -1.200164 0.267437 1.852677 0.606115 -0.336944 0.712776 -0.377950 -0.469815 0.748925 -0.890243 0.748627 -0.479203 -0.085700 0.101556 -0.089575 2.504067 -1.606377 -1.023198
wb_dma_rf/inst_u21 2.088398 -1.803838 -0.143121 0.287725 2.334840 2.018882 -2.805861 0.392241 -0.686925 2.883307 1.143634 1.229845 -0.206874 0.029874 1.149417 -1.235607 -1.503276 1.113360 -0.049384 -4.927750
wb_dma_rf/wire_ch3_adr0 0.855913 -0.353369 4.702309 -1.680463 -0.211658 0.498677 0.121347 0.256055 -2.595771 -0.866662 -1.152634 3.369064 1.225606 1.343221 2.503980 2.443465 -0.603179 0.830523 -0.674909 3.547240
wb_dma_ch_rf/input_dma_busy -1.360766 -1.018178 5.498512 -1.414570 -3.542264 -2.997770 -0.739083 -2.160843 -2.530131 -0.869149 -4.066958 -0.129531 0.470042 2.934125 0.880673 1.691571 0.401863 -1.292447 -0.994347 -0.434007
wb_dma_ch_sel/assign_134_req_p0 1.334827 2.253893 2.335476 0.015220 0.263110 2.650178 0.335815 1.911291 -0.182165 2.533826 -0.721183 -0.672872 -2.235451 -0.056349 1.416330 0.878432 1.299881 0.120565 -1.117502 -1.845053
wb_dma/wire_wb0m_data_o -3.436742 -0.082233 4.059816 -0.624823 -0.129566 -1.345487 2.171587 0.948579 1.795409 -0.197085 -2.010105 0.072154 -3.151610 0.036776 1.678954 3.097646 -3.205326 -1.987563 1.198995 2.003588
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.896372 -0.112586 0.338309 0.444836 0.922299 1.533682 -1.248563 2.652588 0.999336 3.517381 -0.053829 -1.433732 -1.520117 1.296033 1.475673 0.072743 -0.456518 0.559372 0.715646 -4.481001
wb_dma_ch_rf/always_6/if_1 -1.279395 0.070816 0.776533 -3.098580 -3.368179 0.523952 -0.074556 1.841799 0.808853 0.569714 -1.643846 1.799237 1.429577 0.709870 0.868725 0.193612 -4.674181 -0.881651 3.175690 1.392400
wb_dma -0.762919 3.394269 2.937889 -6.444874 -4.108422 -0.952293 2.151764 1.223937 -2.583503 0.571398 -2.622116 2.305576 0.774401 0.885532 0.992637 0.181931 0.881112 -2.684530 0.092350 4.759113
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.546012 -1.497361 -0.420425 -3.631392 -0.780576 -2.443557 -0.381882 -0.825022 -0.240087 -0.327963 -0.943159 -0.571849 0.140827 -2.945995 0.009445 -1.678424 -1.110422 0.675278 -3.524146 -0.908769
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -2.179757 -0.795004 0.580170 -0.296095 -1.821879 -2.453512 0.585550 -1.258357 -0.540717 -0.770822 -1.763826 -1.666032 1.061147 0.187253 0.028360 0.309545 1.693815 -1.148242 -0.619936 1.086846
assert_wb_dma_rf/input_wb_rf_adr 1.875147 2.809284 2.220846 -1.087185 -3.024348 -2.336697 0.669190 -1.890430 -1.015013 -1.196557 -0.320240 2.533841 1.470716 0.218524 0.852482 -1.050926 2.902406 -0.126451 -1.106203 2.287887
wb_dma_ch_rf/always_6/if_1/if_1 -1.275781 -0.028200 0.642426 -3.013596 -3.361850 0.429012 0.034613 1.954909 1.041583 0.479404 -1.643277 1.707053 1.452554 0.477286 0.908087 0.206419 -4.863233 -0.711340 3.160217 1.442352
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.142112 -1.661554 -0.516863 -0.051249 1.442548 0.468013 -1.566961 -2.349845 -1.564469 -0.394478 1.218225 2.568766 1.000228 -1.295834 -0.425206 -1.417429 -1.063981 0.417329 -0.784255 -0.720963
wb_dma_ch_arb/wire_gnt 4.634388 3.526582 3.325465 -2.065672 0.965190 3.660231 -0.388030 1.756950 1.295480 0.034303 0.471098 4.579553 0.220549 0.779942 2.271651 0.684432 -4.184575 0.240382 -0.244105 -0.655127
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.977372 -1.827029 -0.086435 0.396474 2.318485 1.955016 -2.695226 0.252507 -0.631997 3.014709 1.153106 1.234313 -0.387515 -0.009048 1.008751 -1.263037 -1.498016 0.967005 -0.045993 -4.985118
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.112095 -1.316985 0.109286 0.044255 -1.578413 -1.809277 0.723749 -1.176903 -0.448686 1.193191 -0.514650 0.175352 1.230888 -0.151875 -0.890617 -1.544238 -1.094027 -1.004591 0.865090 2.054885
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 2.258573 -1.962889 -0.501253 -1.897008 2.267250 0.542522 -0.866286 2.586091 1.557155 1.894345 0.372509 -2.496712 -0.847725 -1.275045 1.748937 0.371904 -0.587220 2.417726 -3.692600 -4.826897
wb_dma_rf/always_1/case_1/cond -3.154116 1.542155 6.155257 -3.597466 -4.376211 -7.267205 -0.781820 -1.946032 -2.278472 0.775288 -2.855298 2.263750 -1.341875 1.811681 3.626314 -1.738111 2.259818 -5.716744 1.565403 4.979208
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.234854 -1.659590 -0.540886 -0.090033 1.509564 0.513882 -1.610251 -2.340868 -1.592106 -0.407090 1.232517 2.586057 1.049140 -1.290129 -0.393406 -1.439883 -1.085472 0.498749 -0.759942 -0.731635
wb_dma_wb_slv/assign_4/expr_1 -1.791605 1.160420 4.844430 -3.245665 -2.016553 -3.145470 4.222183 1.241449 -0.883447 0.511012 -3.264994 1.958901 -2.898873 1.016950 1.032119 2.099988 -3.677371 -0.678305 1.100064 3.296857
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 3.368294 0.876486 -3.247217 -1.203361 0.617726 0.811002 -0.860418 1.231059 -1.534307 -1.718905 1.015027 0.211404 0.075225 -1.353800 -2.092336 -2.442530 -1.166806 3.454458 -0.452605 0.866793
wb_dma_de/always_3/if_1/stmt_1 -0.284411 1.720333 0.982135 0.821256 -1.876300 0.245638 1.725170 -0.334545 0.599466 1.496682 -0.065769 0.581342 -1.205675 -0.534336 -0.974834 -0.226224 0.809397 -0.478306 -0.508675 0.425772
wb_dma_ch_sel/assign_104_valid 0.973879 -1.296189 -1.121007 0.124540 0.475157 0.386885 -2.541796 1.732280 -1.178880 2.279412 -0.694598 -2.629936 0.298944 1.358985 0.881747 -1.035703 1.207534 1.289351 -0.024829 -4.421552
wb_dma_ch_rf/always_9/stmt_1 1.976635 -1.774408 -0.028570 0.175871 2.198942 1.902990 -2.827134 0.278548 -0.628734 3.012262 1.070656 1.314067 -0.334954 -0.014154 1.183810 -1.305606 -1.557559 0.918504 -0.067971 -4.989456
wb_dma_wb_if/input_mast_adr 0.220558 3.002708 1.655510 -0.082549 -0.897652 1.066369 2.465338 0.248533 2.599571 0.974357 0.047252 0.467820 -2.792079 -1.306044 -0.849526 0.483594 -1.002583 -1.089095 -0.903535 0.309573
assert_wb_dma_ch_arb/input_req 0.541040 -0.433351 0.722701 -2.349342 0.311570 -0.061615 -0.551645 2.019134 1.904251 2.374932 -0.405861 -1.529290 -1.419430 -0.750482 1.971483 0.271660 -0.552030 -0.110419 -2.041669 -3.711341
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.431280 0.489606 0.222264 -0.416370 1.631094 2.409981 -1.337332 0.501763 -3.085731 -0.637231 0.737025 1.749187 0.673940 -0.355295 1.095568 -0.085928 1.066355 1.587824 -0.574168 0.828118
wb_dma_wb_if/input_wbm_data_i -3.839376 4.763113 -0.503475 -1.520374 -6.069221 0.428343 -1.885435 1.096469 -1.328246 3.509483 -0.625627 0.084872 -5.701822 -0.261520 -2.959179 -3.639103 1.507552 -5.250145 4.014357 2.097615
wb_dma_de/wire_tsz_cnt_is_0_d 0.506544 -1.500763 -0.392014 -3.711547 -0.809408 -2.568841 -0.282866 -0.830842 -0.102054 -0.242157 -0.966944 -0.636556 0.017989 -3.002030 -0.050670 -1.685464 -1.105510 0.646083 -3.591700 -0.938794
wb_dma/wire_dma_err 1.904802 -1.816351 0.045780 0.158177 2.233511 1.897482 -2.692975 0.270055 -0.610740 2.884585 1.010083 1.295913 -0.223274 -0.011041 1.255036 -1.174494 -1.505372 0.862342 -0.118815 -4.823329
wb_dma_ch_sel_checker/input_ch_sel_r 0.681161 0.904174 -1.102522 -0.009333 -0.143835 0.889275 -1.709134 -0.400534 -1.318822 0.162170 0.592297 1.225984 -0.069518 0.315049 -0.695707 -1.695135 0.127916 -0.363236 1.438686 -0.416775
wb_dma_ch_sel/assign_119_valid 1.002180 -1.321681 -1.182851 0.227411 0.568317 0.440468 -2.573032 1.724592 -1.206172 2.352576 -0.604066 -2.653859 0.258978 1.351130 0.828870 -1.052898 1.221395 1.364320 -0.027376 -4.517443
wb_dma_inc30r/input_in 2.294907 4.091990 2.862935 0.887896 -1.437796 2.363028 -0.841197 1.556797 0.458934 -1.774888 -0.885315 2.827182 2.614805 0.176612 4.768814 0.975936 0.001894 -0.206959 1.667641 1.725317
wb_dma_ch_pri_enc/inst_u15 1.223145 -1.593108 -0.591026 -0.093164 1.460522 0.516299 -1.576017 -2.289153 -1.631858 -0.412500 1.228287 2.570377 1.039063 -1.265379 -0.399177 -1.418084 -1.043776 0.439084 -0.707148 -0.699607
wb_dma_ch_pri_enc/inst_u14 1.191302 -1.618301 -0.526057 -0.083844 1.447743 0.507562 -1.594218 -2.314061 -1.669687 -0.424213 1.187196 2.628442 1.067964 -1.225368 -0.394011 -1.434755 -1.046665 0.430532 -0.702502 -0.691425
wb_dma_ch_pri_enc/inst_u17 1.154687 -1.627720 -0.462798 -0.099731 1.397619 0.472512 -1.548213 -2.387331 -1.588648 -0.425824 1.185369 2.677372 1.028293 -1.298463 -0.420958 -1.407984 -1.107501 0.376683 -0.751453 -0.622418
wb_dma_de/wire_dma_err 1.934800 -1.626632 -0.120153 0.292577 2.210349 2.014607 -2.838226 0.417466 -0.643276 3.094220 1.043457 1.165006 -0.463347 0.108811 1.074036 -1.321707 -1.419296 0.903753 0.131240 -5.061581
wb_dma_ch_pri_enc/inst_u11 1.166643 -1.722592 -0.437742 -0.119650 1.488843 0.468466 -1.464159 -2.378741 -1.580555 -0.438246 1.208824 2.636984 1.040602 -1.324039 -0.372156 -1.320314 -1.118505 0.461848 -0.872919 -0.651107
wb_dma_ch_pri_enc/inst_u10 1.276855 -1.767329 -0.605298 -0.012865 1.593911 0.468893 -1.576675 -2.406578 -1.565493 -0.404205 1.267257 2.605805 1.036253 -1.356865 -0.461556 -1.448189 -1.101329 0.514632 -0.871267 -0.781052
wb_dma_ch_pri_enc/inst_u13 1.182650 -1.690526 -0.504640 -0.102870 1.476401 0.426136 -1.563127 -2.395198 -1.585769 -0.417697 1.207024 2.615329 1.083615 -1.296317 -0.394231 -1.428446 -1.067835 0.492504 -0.818033 -0.680255
wb_dma_ch_pri_enc/inst_u12 1.155615 -1.646355 -0.543982 -0.042533 1.470152 0.498888 -1.578348 -2.378255 -1.598728 -0.411740 1.215099 2.580721 1.020223 -1.314194 -0.433311 -1.408822 -1.061239 0.459117 -0.726702 -0.696056
wb_dma_ch_pri_enc/inst_u19 1.248513 -1.734919 -0.570671 -0.090011 1.546876 0.473424 -1.548594 -2.332767 -1.601906 -0.430269 1.213021 2.584025 1.099895 -1.346854 -0.399988 -1.419312 -1.126866 0.562939 -0.860865 -0.721784
wb_dma_ch_pri_enc/inst_u18 1.191994 -1.618077 -0.529453 -0.096261 1.473674 0.461115 -1.526936 -2.291304 -1.627208 -0.447243 1.216221 2.585028 1.055738 -1.245334 -0.417627 -1.405170 -1.032600 0.471109 -0.744969 -0.619993
wb_dma_ch_sel/assign_110_valid 0.966811 -1.320422 -1.192581 0.235666 0.493058 0.404694 -2.628054 1.692813 -1.264779 2.329729 -0.656811 -2.609888 0.229300 1.382455 0.770593 -1.128204 1.301930 1.275847 0.096929 -4.433808
wb_dma_rf/inst_u30 1.912774 -1.769848 -0.122786 0.399563 2.369497 2.003799 -2.735014 0.294974 -0.526190 3.055976 1.177666 1.191173 -0.504921 -0.033401 1.002953 -1.255042 -1.499063 0.920828 -0.007935 -5.080987
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 3.376380 0.720899 -1.873009 3.774967 0.423922 1.444105 -3.125465 -0.108367 -2.631336 1.388432 1.025825 0.625614 0.287342 1.350443 -1.061265 -3.572490 0.702859 2.523666 2.693322 -2.851711
wb_dma_ch_pri_enc/wire_pri6_out 1.144709 -1.569394 -0.494166 -0.132419 1.352818 0.438601 -1.583568 -2.307107 -1.623152 -0.406166 1.153895 2.640297 1.038095 -1.275884 -0.396886 -1.452732 -1.060127 0.401548 -0.725407 -0.625660
wb_dma_rf/assign_6_csr_we -0.198016 -2.091698 2.102205 -1.389643 0.225809 -1.243893 -3.435854 -2.587355 -4.144021 1.465557 -0.574563 0.738156 0.550164 4.314707 -0.323875 -0.361470 2.429161 -2.382252 -0.950016 -3.617785
wb_dma_de/assign_82_rd_ack 0.451899 -1.555320 -0.340973 -3.559446 -0.801787 -2.571966 -0.344542 -0.798424 -0.097245 -0.169084 -1.040184 -0.744182 0.012960 -2.948063 0.051142 -1.660714 -1.034489 0.663216 -3.620842 -1.099818
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.117571 -0.896808 -2.153363 -2.165094 1.730952 1.089915 -2.248246 -0.140800 -3.386311 -1.390977 0.913905 1.023897 2.088269 2.340769 -1.281820 -0.898488 -0.016920 0.680553 0.159247 -0.545764
wb_dma_ch_sel/assign_96_valid -1.808803 2.275844 -1.915381 -0.469524 -4.362784 0.494411 -1.974092 2.702219 2.110154 1.867146 -1.000208 -1.351948 2.028691 -0.114536 2.938977 -1.428934 0.787116 -2.571637 2.397927 -3.256482
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.343799 -1.724463 -0.680765 0.007654 1.596221 0.601118 -1.678299 -2.275083 -1.635323 -0.382329 1.292990 2.540595 1.021058 -1.326862 -0.453561 -1.483243 -1.087610 0.591966 -0.780558 -0.889839
wb_dma_de/reg_next_ch 2.459826 -0.519295 -0.247147 -0.529823 -1.496038 -3.003120 -2.072367 -1.129672 -0.250905 -0.741957 -1.112021 0.290590 3.244098 0.832711 1.023125 -2.863861 -1.294742 0.761530 -0.323115 -2.695035
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.084778 -1.182559 1.561258 -0.168503 0.019542 -0.847217 0.435227 -2.639758 0.083761 -0.098370 0.039887 2.182635 0.403445 -1.143336 0.199987 0.072643 -1.074791 -1.458692 -0.627884 0.555357
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.105834 -1.218136 1.632201 -0.204739 0.016470 -0.915810 0.433865 -2.674700 0.053715 -0.124534 0.045179 2.232806 0.383376 -1.155331 0.252501 0.120829 -1.120478 -1.483088 -0.649805 0.619327
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.206406 -0.916008 -2.231531 -2.212367 1.775610 1.080027 -2.335191 -0.214509 -3.470217 -1.388840 0.971799 1.114147 2.149756 2.324558 -1.347204 -0.989091 -0.049134 0.726740 0.185212 -0.549691
wb_dma_ch_rf/assign_24_ch_txsz_dewe 0.342295 -1.274360 -2.110418 -0.845463 0.230637 -2.525731 1.313152 0.424682 1.340478 0.321601 -0.670221 -4.728983 -2.463695 -2.334852 -2.457760 -1.109235 0.523777 2.405980 -3.683880 -1.967324
assert_wb_dma_ch_arb 0.489660 -0.416743 0.711988 -2.277532 0.313231 -0.082541 -0.534467 1.961174 1.912585 2.272887 -0.416429 -1.486786 -1.412169 -0.783340 1.900155 0.289149 -0.552845 -0.074049 -2.021741 -3.647624
wb_dma/wire_csr -1.452732 1.267638 -0.825618 -5.685383 1.939962 -0.263114 0.661665 -0.338686 -1.618324 -0.496430 -1.257635 -0.994790 0.100035 1.521473 -0.017289 0.107128 0.244413 -4.732409 0.900307 0.450096
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.205758 -1.180337 1.678759 -0.200972 -0.048934 -0.935068 0.469011 -2.740286 0.061243 -0.142391 0.031026 2.297474 0.418176 -1.143755 0.260607 0.145141 -1.127220 -1.539336 -0.651037 0.656192
wb_dma_wb_if/input_mast_din 1.028877 1.997463 -3.418035 -3.042403 0.382667 -0.162791 0.995032 0.583534 1.092713 -2.140659 1.074885 0.126939 -2.445666 -1.613314 -3.846201 -1.564423 -2.042081 0.918132 -0.122985 2.063863
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.320309 0.314878 -0.289244 2.797256 0.572341 1.637435 -0.715634 0.722289 -0.874043 1.189872 0.324027 0.083193 -0.049112 2.118304 -0.411943 -0.136168 0.082425 0.624763 2.851276 -0.815602
wb_dma_ch_rf/reg_sw_pointer_r 2.513646 2.108525 1.636155 -0.215954 -3.566641 -3.741075 0.362112 -2.194316 0.037279 0.090267 -1.044704 2.069130 2.845389 0.789466 0.742110 -2.899971 0.671997 -0.163554 -1.119418 -0.800067
wb_dma_ch_sel/assign_142_req_p0 0.693306 0.316385 -0.135414 0.880976 -1.224067 0.628938 -0.835018 1.320792 -0.706731 3.472773 -0.705167 -1.908199 -0.620520 0.904519 -0.011138 -1.094525 2.018721 0.833220 -0.489513 -3.621471
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.956793 2.778465 2.028900 0.031077 -0.124523 2.267323 1.159313 2.779674 3.348538 4.017916 -0.165060 -0.845079 -3.959293 0.023720 0.691368 0.665803 -1.353553 -0.592648 -0.113439 -3.620845
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.796275 -1.443207 -1.180912 0.231880 1.826881 0.611529 -0.345656 0.701151 -0.387350 -0.482359 0.706114 -0.891468 0.752571 -0.464913 -0.048768 0.092980 -0.071243 2.484183 -1.607813 -0.992845
wb_dma_rf -1.452149 3.079099 3.234749 -4.504348 -5.419035 -1.157164 0.051227 0.846437 -2.505599 -0.652767 -3.074412 1.059683 0.902600 0.837941 1.739107 0.043539 0.612550 -3.456147 0.286244 3.883601
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.138793 -1.024796 0.690553 -1.038205 0.441508 -2.285331 0.394939 -0.063017 1.408444 -0.506513 -0.640824 -0.918527 1.044992 -0.075549 2.575510 0.834410 0.454923 -1.161529 -0.501486 -0.221621
wb_dma_de/reg_chunk_cnt -0.403429 -2.882835 0.614010 -2.514867 0.114987 -1.912553 -1.567537 -1.689588 -0.321948 1.141608 -0.814694 -0.470033 0.605961 -1.897065 1.406334 -0.916333 0.030862 -0.709843 -3.399369 -3.250756
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.734649 -0.626385 -1.290074 -5.690514 1.825867 -2.036489 -2.719238 0.966307 4.920955 -1.864515 -0.188799 -0.604736 -1.105735 -1.035395 2.141533 -0.001732 -3.513061 -2.222990 -0.786355 -2.481341
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -1.056935 0.698364 -0.591676 -5.192146 0.201004 -1.752774 -1.478175 0.991073 5.416372 -0.632342 -0.230201 -0.157886 -1.810308 -1.155882 1.457200 -0.029116 -2.753173 -2.546815 -1.155707 -2.220078
wb_dma/input_wb0m_data_i -3.750667 4.864125 -0.512860 -1.112807 -5.780033 0.623348 -2.119688 1.103283 -1.365783 3.536099 -0.557066 0.008112 -5.739659 0.072978 -2.893001 -3.593726 1.676896 -5.333798 4.351294 1.830496
wb_dma_de/always_15/stmt_1 1.615212 -0.284027 -1.884310 -3.686676 -0.948677 -1.769141 -0.806251 1.797498 -0.280575 -0.151705 -1.081689 -2.748186 -0.336423 -1.823246 -0.183357 -1.847203 -0.046351 2.009065 -2.905532 -1.493125
wb_dma/wire_ch7_csr -0.848792 3.093312 0.015310 -4.370595 -3.591401 0.259407 0.967355 1.972428 -1.380572 0.170084 -1.983337 0.646472 2.195032 -0.117427 1.739349 -0.426851 0.484963 -2.116120 0.852810 2.360998
wb_dma/input_wb0_ack_i -0.452630 2.207693 0.010400 -6.377482 -5.701905 -1.464173 1.588220 1.895634 -2.643864 1.464397 -1.750878 3.526673 2.353433 1.146148 -0.902557 -1.341974 -0.307001 -0.682689 0.921232 3.796465
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.044173 2.714888 1.938801 0.194934 -0.130788 2.379200 1.089520 2.739739 3.274999 4.071107 -0.084940 -0.715218 -3.810196 0.041723 0.631696 0.547062 -1.357238 -0.473443 -0.057282 -3.624447
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 0.999864 2.803399 2.046009 0.156945 -0.115287 2.386403 1.178431 2.766870 3.339058 3.872130 -0.120386 -0.736025 -3.802289 0.105798 0.735038 0.709064 -1.422639 -0.556357 -0.013331 -3.453662
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.078655 2.809123 2.123758 0.001883 -0.254874 2.278467 1.186406 2.812521 3.232718 3.938679 -0.165695 -0.623270 -3.704520 0.047894 0.821126 0.635698 -1.459607 -0.530983 -0.080182 -3.436818
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.226318 -0.595179 -0.492520 0.626993 1.270819 -0.032830 -0.188849 0.131391 2.179586 3.132566 0.531293 -2.253157 -3.761549 -0.931952 -0.981632 -0.663703 0.179133 -0.230909 -1.325778 -4.621182
wb_dma_ch_sel/assign_125_de_start 1.162155 0.106894 0.917519 2.300428 -4.477820 -4.028705 0.631716 -1.963185 1.464529 2.457201 -1.337301 0.243715 1.836248 -1.960337 -0.009718 -4.556354 -1.433007 0.611780 -0.403001 -0.690625
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.207865 -0.803110 -2.257190 -2.234363 1.658151 1.145784 -2.359433 -0.145524 -3.517082 -1.369121 0.913162 1.114333 2.145030 2.338604 -1.331733 -1.031529 -0.022838 0.725034 0.247332 -0.521935
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.064250 -0.726251 5.110304 -0.926262 -1.712593 -1.242847 -0.667745 -1.514021 -2.052731 -0.511427 -2.543987 1.021549 -0.244131 2.664266 0.756643 1.774584 -0.694649 -0.440904 -0.676585 -0.785121
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.103791 -1.247248 1.610586 -0.146596 0.056135 -0.882328 0.414923 -2.794023 0.047338 -0.121345 0.105941 2.348663 0.425475 -1.217698 0.218715 0.111634 -1.176625 -1.509155 -0.686206 0.580350
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 4.129149 2.025038 -2.626686 2.319745 -0.427661 0.801250 -1.867824 0.795741 -2.207595 0.033290 0.776416 0.438809 -0.417419 0.154560 -2.191335 -4.135906 -0.504781 3.638762 2.307461 -0.710787
wb_dma_ch_sel/input_dma_busy 1.779958 -1.420786 -1.152058 0.233080 1.782850 0.581507 -0.329718 0.707357 -0.352573 -0.474394 0.722280 -0.907290 0.691637 -0.448702 -0.033798 0.137173 -0.088196 2.459785 -1.580930 -1.037199
wb_dma_inc30r -0.601276 2.797236 2.125585 -2.643130 -0.758219 1.614348 0.030441 2.715627 3.825084 -2.590207 -1.497045 0.772685 1.548840 -0.191963 5.283825 3.399408 -1.997240 -2.040608 1.124039 0.741252
wb_dma_ch_sel/always_45/case_1 -0.331519 1.702849 0.981028 0.848391 -1.825745 0.230011 1.703555 -0.366335 0.596957 1.466144 -0.058976 0.581928 -1.193867 -0.568841 -0.955873 -0.188110 0.824892 -0.504237 -0.527122 0.450091
wb_dma_ch_sel/assign_117_valid 0.951163 -1.384893 -1.083644 0.194891 0.439840 0.371896 -2.562680 1.722369 -1.315252 2.303607 -0.689105 -2.588661 0.405538 1.424984 0.904635 -1.035327 1.301871 1.301377 0.036770 -4.341146
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 4.146341 2.043567 -2.632744 2.366497 -0.494084 0.811121 -1.818099 0.839381 -2.214909 -0.002445 0.754923 0.471592 -0.374993 0.208617 -2.222172 -4.134646 -0.504960 3.698950 2.316702 -0.595104
wb_dma/wire_ch3_adr0 0.896222 -0.403768 4.666871 -1.774938 -0.257063 0.408007 0.097703 0.296373 -2.510706 -0.912842 -1.159738 3.351005 1.270640 1.345098 2.479959 2.377151 -0.726483 0.850260 -0.650117 3.495777
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.298006 1.711622 0.993233 0.907398 -1.815713 0.281103 1.719575 -0.362972 0.656834 1.560026 -0.011845 0.562505 -1.248108 -0.554183 -0.988997 -0.224024 0.842512 -0.479610 -0.546807 0.363862
wb_dma_de/always_6/if_1/if_1/cond -0.743563 0.283244 0.199890 -3.780272 -2.463359 -3.095006 1.276411 1.595897 1.527268 0.152509 -2.289623 -3.301877 -1.081224 -1.706888 0.397019 -0.321434 0.001399 0.075762 -2.803240 -0.256726
wb_dma/wire_mast1_pt_out 0.858893 0.760422 1.580852 -2.048473 -1.778537 -2.188443 2.791033 -0.250346 -2.445214 0.623971 -1.408223 1.850586 0.250543 0.880160 -0.414636 -0.294282 -0.411916 0.920746 -0.247237 1.937175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.857865 -0.089164 0.422625 0.363149 0.790458 1.568600 -1.267379 2.701764 0.901134 3.406994 -0.053506 -1.326032 -1.399512 1.312505 1.529657 0.104940 -0.414359 0.539559 0.785374 -4.296939
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.272916 0.275205 -0.252989 2.664733 0.598837 1.602837 -0.681326 0.673011 -0.764080 1.215479 0.332553 0.100545 -0.124839 2.034114 -0.403324 -0.074275 0.111332 0.528646 2.737700 -0.788308
wb_dma_ch_sel/always_48 4.737563 3.615070 3.018058 -2.308053 0.834609 3.580271 -0.389291 1.847395 1.421140 -0.125213 0.490196 4.504395 0.280599 0.686594 2.158483 0.521511 -4.317277 0.346248 -0.313408 -0.641183
wb_dma_ch_sel/always_43 1.114511 -0.456333 0.295008 -2.794051 -2.539190 -4.011206 -0.730554 -1.790523 -0.172528 0.288747 -1.565378 -0.518494 -0.422749 -3.397036 0.087711 -3.474977 -0.523507 0.443563 -3.326610 -1.701496
wb_dma_ch_sel/always_42 -1.094302 1.208646 -1.008776 -5.613050 2.181937 -0.201927 0.567000 -0.309463 -1.839538 -0.474595 -1.100232 -0.929678 0.091559 1.480960 -0.123957 -0.152239 0.225291 -4.439068 0.780114 0.457606
wb_dma_ch_sel/always_40 2.156114 -0.990786 -2.174644 -2.164144 1.827463 1.115398 -2.315584 -0.256398 -3.446983 -1.395497 0.969993 1.061226 2.145620 2.400526 -1.371448 -0.924275 -0.014291 0.671758 0.233186 -0.588782
wb_dma_ch_sel/always_47 1.306243 -0.050761 -0.096728 1.668315 -0.001135 -0.690497 -0.540822 0.436539 2.410067 -0.977165 0.091167 -0.182050 2.286684 -0.213506 2.155616 -0.039665 -0.743948 1.034467 -0.298527 -1.329243
wb_dma_ch_sel/always_46 -2.519470 -1.507783 -2.286449 -1.591056 -0.041161 0.979254 -0.395046 0.941102 0.953935 -0.331392 0.001323 -1.423431 -0.281599 0.376213 -1.335687 1.428819 -0.749553 -0.450638 0.439479 -0.981902
wb_dma_ch_sel/always_45 -0.244080 1.636025 0.932799 0.867582 -1.788247 0.254832 1.695413 -0.375063 0.614864 1.512831 -0.018365 0.550679 -1.170734 -0.556151 -0.991275 -0.240398 0.821061 -0.398398 -0.559930 0.313630
wb_dma_ch_sel/always_44 0.936998 3.767989 2.727004 1.264137 -0.201139 3.215376 -3.455020 1.804758 -3.080595 1.486203 -0.675182 2.632457 -0.607522 3.185496 3.324626 -0.345131 1.986898 -1.745241 5.002449 0.805024
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.653343 0.387640 -0.211811 0.957476 -1.217296 0.687613 -0.885287 1.353092 -0.600987 3.675094 -0.670317 -1.996336 -0.858918 0.818572 -0.076876 -1.207518 2.046392 0.820034 -0.516410 -3.897048
wb_dma_ch_rf/input_ndnr 3.749577 0.437472 -2.400989 -3.358439 0.920567 0.749064 -1.327130 3.108479 0.312269 0.596887 0.615824 -1.202944 -1.320577 -2.001066 -0.097947 -2.021716 -1.682219 3.138545 -2.381224 -2.663998
wb_dma_de/always_4/if_1/stmt_1 0.539107 -1.865530 -0.892139 -2.293596 0.075394 -1.356427 -1.830498 0.841001 -0.300254 1.232151 -0.978418 -2.912941 0.252675 -0.724652 1.242178 -0.878379 1.269821 0.721437 -2.899865 -3.818350
wb_dma_ch_pri_enc/wire_pri4_out 1.099163 -1.616097 -0.475045 -0.135265 1.360944 0.459313 -1.547799 -2.309910 -1.527383 -0.342081 1.185436 2.601546 0.981862 -1.283449 -0.354614 -1.396347 -1.060920 0.367379 -0.738830 -0.698947
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.295651 1.649630 0.963640 0.842046 -1.819073 0.248075 1.666578 -0.364269 0.618136 1.516644 -0.044226 0.571083 -1.206890 -0.576195 -0.959063 -0.247009 0.810172 -0.474340 -0.585963 0.354254
wb_dma_ch_sel/assign_111_valid 0.861390 -1.211865 -1.101751 0.139680 0.402229 0.425752 -2.544889 1.693097 -1.236113 2.355885 -0.695195 -2.527656 0.153037 1.398705 0.771167 -1.062409 1.249232 1.136719 0.148796 -4.305944
wb_dma_wb_slv/assign_2_pt_sel -1.483155 3.243806 5.742313 -8.476629 -3.845970 -2.428742 3.548709 1.207883 -1.699901 -0.463219 -3.918556 3.548118 -2.650633 -1.327119 1.329390 0.751412 -4.318237 -2.470086 -0.088891 6.527592
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.381270 2.407183 -0.792170 2.638068 -3.330192 -1.900812 -0.565973 1.310313 1.732764 1.605102 -0.971850 -2.010809 0.449400 -0.864244 0.464796 -3.674828 0.783736 3.038985 -0.631239 -3.412100
wb_dma_ch_sel/assign_144_req_p0 0.602781 0.404393 -0.152516 1.012960 -1.251943 0.707602 -0.820648 1.234896 -0.619888 3.664283 -0.633169 -1.873640 -0.910115 0.859165 -0.154297 -1.223903 1.988744 0.751511 -0.421534 -3.802914
wb_dma_de/input_pointer 2.081506 -0.857148 -2.103338 -2.220716 1.677056 1.048784 -2.181077 -0.155571 -3.318503 -1.373232 0.869216 0.980145 2.084108 2.303149 -1.302507 -0.893351 -0.029308 0.641519 0.157200 -0.492591
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 3.472663 1.076741 -3.352758 1.531108 1.132752 2.280659 -1.361425 1.853202 -2.215856 -0.507920 1.279636 0.220330 -0.010995 0.705901 -2.439454 -2.371264 -1.035331 3.882338 2.223802 0.206333
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 3.033875 0.328908 -1.770071 1.557464 0.671991 1.240231 -3.331656 -0.549482 -4.212771 0.370504 0.769801 1.323869 1.657524 3.800775 -1.600564 -2.816684 0.651931 1.130181 3.106062 -2.039340
wb_dma_ch_rf/input_wb_rf_adr -0.262845 6.055660 -0.797200 0.134824 -4.287079 1.837817 -1.553365 -3.597255 1.866526 0.093820 -0.613508 0.715550 -4.113119 -0.704200 -3.846172 -2.578745 1.430449 -3.782390 2.120964 -4.488643
wb_dma_ch_sel/input_pointer0 2.398086 -0.556502 -2.214263 0.131237 1.575142 1.370680 -1.995966 0.315555 -1.656052 -0.290196 1.199664 0.321554 0.640786 -0.153277 -0.667723 -1.562956 0.015681 2.076884 -0.180367 -1.389624
wb_dma_ch_sel/input_pointer1 2.450799 -0.545626 -2.228424 0.186857 1.597630 1.403511 -2.056235 0.342995 -1.724235 -0.276238 1.231613 0.307881 0.656083 -0.145210 -0.695202 -1.575019 0.015634 2.082720 -0.160209 -1.378191
wb_dma_ch_sel/input_pointer2 0.692179 0.919653 -1.113030 0.011343 -0.166037 0.915227 -1.741815 -0.396785 -1.307080 0.179643 0.566904 1.254247 -0.067344 0.290703 -0.659667 -1.723877 0.094482 -0.381202 1.458662 -0.436862
wb_dma_ch_sel/input_pointer3 2.078218 -0.845098 -2.118680 -2.124943 1.682769 1.077392 -2.230121 -0.144366 -3.328023 -1.318155 0.909674 1.018842 2.021757 2.246100 -1.274901 -0.923244 -0.030165 0.661408 0.178301 -0.545458
wb_dma_de/reg_chunk_0 -0.474985 -2.826057 0.677848 -2.516205 0.058034 -1.933340 -1.534127 -1.637612 -0.240256 1.147354 -0.867781 -0.502220 0.602297 -1.831001 1.433777 -0.880795 0.049887 -0.748374 -3.345192 -3.223945
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.715690 -1.425098 -1.125297 0.210492 1.728114 0.565425 -0.355772 0.702952 -0.398099 -0.467594 0.679051 -0.878721 0.713881 -0.459432 -0.048408 0.148941 -0.107185 2.412765 -1.564585 -0.931229
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.662831 0.190143 -0.201297 0.881822 -1.271982 0.489854 -0.807994 1.294806 -0.649537 3.573287 -0.726019 -2.106379 -0.699901 0.727127 -0.097482 -1.218365 2.065039 0.881257 -0.733680 -3.845042
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.676033 0.285672 -0.181754 0.905901 -1.218175 0.612656 -0.889780 1.248285 -0.698904 3.497516 -0.696817 -1.934939 -0.665738 0.902762 -0.082182 -1.143178 1.991945 0.855409 -0.481779 -3.746503
wb_dma_ch_sel/reg_am0 -2.659822 -1.570058 -2.383994 -1.517064 0.007328 1.000688 -0.423923 0.923959 0.988438 -0.333789 0.026114 -1.506220 -0.328143 0.451992 -1.340911 1.497608 -0.657136 -0.576387 0.599062 -0.976809
wb_dma/assign_2_dma_req 3.698799 1.772366 -2.665716 -0.000372 -0.385563 0.561426 -2.095552 0.392962 -3.784533 -1.021729 0.497782 1.112260 0.910675 2.523962 -2.878968 -3.519353 -0.552033 2.220685 2.783626 0.204142
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.357067 -0.778709 1.687195 -0.581996 1.664729 1.561131 -0.961800 -2.106731 -2.974252 -0.625924 0.799182 3.892833 1.020197 -1.554999 1.302965 -0.025495 -0.012647 0.198829 -1.284674 1.278639
wb_dma_ch_rf/wire_ch_csr -1.995035 1.942035 3.685399 -3.822584 -3.977073 -0.862108 0.784777 1.654338 -1.512630 0.438365 -3.599407 0.399193 -0.518603 1.392584 1.390554 0.928716 -2.390110 -2.850405 1.342331 1.923002
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.605651 4.662679 -1.365694 1.206837 -0.973666 2.865071 -0.347800 1.127887 0.732524 -0.158296 0.208471 0.018023 -0.489380 -0.763023 0.704075 -1.066689 1.086759 -1.721092 2.659700 -0.293518
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.100802 -1.286932 1.577223 -0.154682 0.078105 -0.853576 0.385395 -2.735804 0.066083 -0.099698 0.071711 2.257552 0.419007 -1.200174 0.227866 0.071805 -1.114404 -1.470960 -0.696449 0.520960
wb_dma_ch_sel/assign_118_valid 0.903381 -1.253162 -1.126829 0.305334 0.505463 0.435898 -2.539582 1.697450 -1.239541 2.332250 -0.664430 -2.566942 0.226951 1.484480 0.822281 -1.023728 1.306721 1.275797 0.161948 -4.312108
wb_dma_ch_rf/input_de_adr1_we -0.313464 1.653954 1.010166 0.790051 -1.792143 0.239045 1.697839 -0.344607 0.587810 1.440843 -0.068812 0.587667 -1.134674 -0.513152 -0.929090 -0.186821 0.774498 -0.488758 -0.507113 0.457446
wb_dma_de/always_8/stmt_1/expr_1 -0.467535 -2.865143 0.681699 -2.666498 -0.007808 -2.015670 -1.536799 -1.570748 -0.297358 1.129243 -0.880785 -0.562046 0.700205 -1.836366 1.518666 -0.851776 0.079637 -0.729254 -3.377696 -3.175663
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.909982 6.022537 2.258856 -3.423239 -4.564641 0.231686 -2.208584 2.404774 0.346640 -2.976065 -0.369714 1.770866 -2.160013 2.372509 1.137387 1.444025 2.695606 -1.523665 -0.374310 1.125167
wb_dma_de/always_2/if_1/stmt_1 0.842341 3.822629 2.651059 1.384181 -0.021343 3.376881 -3.505567 1.767400 -3.034787 1.355717 -0.544604 2.709572 -0.673164 3.234765 3.390381 -0.184363 2.004807 -1.860844 5.215429 0.905490
wb_dma_de/assign_65_done/expr_1 0.496951 -1.711585 -0.280025 -3.722130 -0.747943 -2.567712 -0.438392 -0.929968 -0.176495 -0.217453 -0.965718 -0.579514 0.170801 -3.023366 0.112049 -1.683158 -1.091179 0.624788 -3.683012 -1.121736
wb_dma_ch_sel/reg_de_start_r 2.504040 1.359218 0.596192 2.296422 -3.468249 -2.590172 -0.376035 -0.946007 1.741194 1.696403 -0.956359 0.142497 0.867137 -1.952476 0.706632 -3.751649 -0.366183 1.718509 -1.231301 -3.104317
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.090929 -1.250157 1.569617 -0.155357 0.073084 -0.834063 0.394803 -2.689297 0.039716 -0.097656 0.124011 2.242778 0.432452 -1.191415 0.207612 0.061856 -1.129434 -1.458967 -0.679608 0.543033
wb_dma_wb_mast/assign_1 0.231961 3.394939 -0.354475 -2.870333 -0.112462 0.236210 3.486177 -1.664197 3.762232 -0.993423 1.323175 2.618772 -4.741343 -3.859652 -4.265600 -0.863876 -3.958622 -1.391821 -1.550556 2.233544
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.109981 -0.845302 -2.158526 -2.091993 1.701967 1.084340 -2.249564 -0.150035 -3.271225 -1.286889 0.913850 1.007934 2.026425 2.267059 -1.285840 -0.988244 -0.041275 0.684930 0.186837 -0.630679
wb_dma_de/input_txsz 1.320086 -0.685524 0.075471 -2.673647 -2.397748 -3.964623 -0.792493 -1.808438 -0.362867 0.076396 -1.502164 -0.534769 -0.069900 -3.448102 0.062134 -3.521392 -0.481928 0.777161 -3.475542 -1.648136
wb_dma_ch_rf/wire_pointer_s -0.005397 2.069089 0.678859 -1.372247 -2.164059 0.515314 0.128079 0.792365 -1.280660 -1.092592 -0.655238 0.623974 0.532156 0.221043 0.201628 0.438959 1.321985 -0.812073 -0.456284 2.588514
wb_dma_ch_sel/reg_ndnr 3.818072 0.470620 -2.480317 -3.403383 0.907012 0.712408 -1.419477 3.130672 0.297851 0.589759 0.629524 -1.243802 -1.284604 -2.017800 -0.140264 -2.149501 -1.684359 3.206691 -2.375213 -2.701941
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.295384 1.682457 0.960024 0.860904 -1.752905 0.299073 1.701847 -0.335453 0.648659 1.503041 -0.007510 0.539589 -1.172554 -0.535617 -0.920562 -0.185186 0.808659 -0.491751 -0.529189 0.383543
wb_dma_ch_sel/reg_txsz 1.242539 -0.550314 0.185738 -2.554872 -2.366858 -3.837083 -0.811400 -1.806703 -0.416525 0.123233 -1.404950 -0.362999 -0.117064 -3.289643 0.111816 -3.465616 -0.445917 0.628122 -3.209862 -1.545034
wb_dma_de/always_3 1.415783 2.801006 1.528346 1.528295 -0.874300 0.306135 1.776599 0.623535 4.802823 0.103395 0.139037 0.210868 -0.567902 -1.489798 1.256013 0.406186 -1.570392 -0.043990 -1.172890 -1.094103
wb_dma_ch_pri_enc/inst_u28 1.287922 -1.691882 -0.730994 -0.018517 1.565724 0.538837 -1.621058 -2.329537 -1.640047 -0.450924 1.317388 2.536754 1.068310 -1.313658 -0.513434 -1.461575 -1.030178 0.633290 -0.809766 -0.728589
wb_dma_ch_pri_enc/inst_u29 1.189858 -1.632993 -0.604421 -0.059411 1.468406 0.483590 -1.588020 -2.346927 -1.643690 -0.384666 1.253089 2.591155 1.053696 -1.271905 -0.477764 -1.474108 -1.060073 0.461104 -0.723029 -0.727626
wb_dma_ch_arb/always_2/block_1/case_1 4.552755 3.664614 3.084424 -2.057845 0.917853 3.642612 -0.303940 2.003347 1.628551 0.153015 0.459403 4.229321 0.026442 0.616299 2.312993 0.623693 -4.098650 0.215823 -0.302087 -0.838500
wb_dma_de/always_18/stmt_1/expr_1 -0.808695 1.915327 -0.900542 0.383649 -5.485324 1.990043 2.138322 3.212174 -0.644135 2.863396 -0.219755 0.133238 -0.125358 -1.535200 -1.679871 -0.631515 0.325225 1.881124 -0.045465 1.981007
wb_dma_ch_arb/always_1/if_1 4.509398 3.505527 3.339727 -2.168318 0.671759 3.402074 -0.374474 1.790598 1.354148 -0.010507 0.339758 4.532592 0.270684 0.684981 2.323402 0.642122 -4.212045 0.262341 -0.302501 -0.507393
wb_dma_ch_pri_enc/inst_u20 1.284549 -1.705895 -0.642916 0.006054 1.551102 0.558648 -1.608232 -2.330876 -1.633703 -0.396452 1.317206 2.581329 1.070018 -1.315355 -0.441648 -1.489979 -1.044329 0.603490 -0.784508 -0.814400
wb_dma_ch_pri_enc/inst_u21 1.192528 -1.583647 -0.539734 -0.176047 1.414641 0.512620 -1.546425 -2.190018 -1.608188 -0.384404 1.175816 2.496283 1.035409 -1.235632 -0.389486 -1.387804 -1.022871 0.502720 -0.767309 -0.719015
wb_dma_ch_pri_enc/inst_u22 1.132050 -1.673604 -0.506989 -0.036502 1.478826 0.443368 -1.538773 -2.454133 -1.592779 -0.408648 1.219268 2.623633 1.042301 -1.314888 -0.436788 -1.394047 -1.078860 0.426781 -0.763701 -0.658676
wb_dma_ch_pri_enc/inst_u23 1.188029 -1.586203 -0.566926 -0.120339 1.387438 0.473836 -1.609349 -2.286446 -1.645075 -0.400272 1.197982 2.592448 1.014897 -1.240761 -0.411156 -1.456295 -1.068603 0.431517 -0.710586 -0.694670
wb_dma_ch_pri_enc/inst_u24 1.142426 -1.643365 -0.533782 -0.100823 1.432708 0.439394 -1.531113 -2.375901 -1.604320 -0.421584 1.226922 2.583991 1.044284 -1.314426 -0.462511 -1.431458 -1.049213 0.440395 -0.771371 -0.639529
wb_dma_ch_pri_enc/inst_u25 1.289600 -1.781492 -0.683619 0.051562 1.660846 0.536696 -1.591739 -2.427691 -1.626523 -0.401424 1.327292 2.588184 1.080679 -1.379583 -0.479866 -1.471034 -1.085098 0.602584 -0.867535 -0.783684
wb_dma_ch_pri_enc/inst_u26 1.242193 -1.721121 -0.652024 -0.019157 1.573006 0.539126 -1.598406 -2.299356 -1.591781 -0.397220 1.279698 2.541146 1.013215 -1.318365 -0.452303 -1.429316 -1.094606 0.562550 -0.775816 -0.814328
wb_dma_ch_pri_enc/inst_u27 1.174233 -1.606234 -0.569355 -0.137918 1.445221 0.515461 -1.556259 -2.254765 -1.617605 -0.413003 1.167680 2.537273 1.015622 -1.263438 -0.379816 -1.385668 -1.036060 0.460276 -0.747489 -0.665475
wb_dma/wire_dma_busy 0.146617 -2.091105 4.430238 -0.871792 -1.720666 -2.199165 -0.633947 -1.434722 -2.702328 -1.488206 -3.302302 -1.036381 0.947825 2.344255 0.778673 2.118683 0.489300 1.058866 -2.433781 -0.957658
wb_dma_ch_sel/reg_ack_o 3.794520 1.591007 -2.707162 0.035754 -0.257861 0.487510 -2.049310 0.371447 -3.741427 -1.040507 0.487648 0.981702 0.938595 2.451854 -2.858952 -3.469560 -0.585073 2.317918 2.598718 0.116965
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.768545 -1.448664 -1.158888 0.205591 1.801467 0.585152 -0.327745 0.742406 -0.387581 -0.503234 0.688202 -0.891446 0.741914 -0.482490 -0.063314 0.104336 -0.079859 2.500316 -1.602263 -1.005909
wb_dma_rf/reg_csr_r -0.925127 -2.713214 1.977534 -1.137390 -1.131838 -2.556046 -2.487016 -3.379801 -4.219672 2.198608 -0.737233 1.111880 1.550423 3.700856 -1.122890 -1.807604 1.367376 -3.042171 -0.161975 -1.083146
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.825354 -0.056458 0.420376 0.451685 0.894028 1.630625 -1.266466 2.723502 1.009824 3.521308 -0.074855 -1.386969 -1.481899 1.401487 1.519621 0.151277 -0.407013 0.549685 0.844718 -4.446536
assert_wb_dma_ch_sel 1.779169 -1.449901 -1.162825 0.160650 1.756888 0.548130 -0.350908 0.721537 -0.387607 -0.521207 0.660045 -0.872389 0.771586 -0.452002 -0.014355 0.148322 -0.057712 2.456018 -1.566239 -0.943087
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.193639 0.801523 0.395349 0.360797 -2.953474 -2.672041 -0.571155 -1.592037 0.164152 0.673975 -0.959959 0.679628 2.040781 0.318524 -0.139592 -3.088807 -0.408082 0.486608 -0.915057 -2.434505
wb_dma_ch_sel/inst_ch2 0.623477 0.939604 -1.066000 -0.039774 -0.188938 0.829542 -1.657120 -0.390374 -1.292627 0.184032 0.505575 1.228179 -0.057949 0.327108 -0.652803 -1.635080 0.124130 -0.437831 1.417857 -0.377897
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.741687 -1.463167 -1.148809 0.207528 1.773015 0.557312 -0.319025 0.701766 -0.398442 -0.461651 0.674098 -0.879216 0.725813 -0.447245 -0.060389 0.108594 -0.098402 2.446131 -1.582619 -0.988716
wb_dma_ch_sel/assign_122_valid 0.967128 -1.291051 -1.149672 0.274397 0.599297 0.480199 -2.568141 1.709172 -1.264407 2.318451 -0.556673 -2.510187 0.218243 1.411425 0.781974 -1.045526 1.235032 1.334499 0.138605 -4.359442
wb_dma_rf/wire_dma_abort 2.003498 -1.725808 -0.178391 0.314676 2.238860 1.925883 -2.732987 0.358497 -0.661592 3.063085 1.099962 1.074998 -0.461966 0.079741 0.988008 -1.329612 -1.440288 0.998308 0.008959 -5.006233
wb_dma_de/assign_67_dma_done_all/expr_1 1.510778 -0.260143 -1.906505 -3.480927 -0.883533 -1.769226 -0.675407 1.725413 -0.161927 -0.172707 -1.098746 -2.865616 -0.433854 -1.814553 -0.268858 -1.793859 0.024745 1.980997 -2.894362 -1.465234
wb_dma_de/always_4/if_1/cond -0.406593 -2.835872 0.638127 -2.574017 0.058187 -1.927980 -1.473566 -1.584236 -0.288396 1.110177 -0.828044 -0.507864 0.645123 -1.862641 1.456228 -0.809228 0.039032 -0.684121 -3.390579 -3.148457
wb_dma_de/always_3/if_1/if_1/stmt_1 1.721658 1.242935 0.515007 0.778405 0.962192 0.158090 0.209221 1.056194 4.422043 -1.412538 0.195388 -0.372723 0.544975 -0.994834 2.170589 0.651042 -2.497334 0.397178 -0.533984 -1.440012
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.639482 5.396957 3.145231 -3.344316 -4.867231 0.234336 -2.404376 1.282038 0.155004 -2.834257 -0.344579 3.350769 -1.674928 1.565907 1.491906 1.334951 1.731641 -1.989516 -0.632888 1.028328
wb_dma_ch_sel/assign_156_req_p0 0.685333 0.337733 -0.237231 1.044349 -1.212882 0.660356 -0.891722 1.326378 -0.607780 3.679442 -0.645906 -2.017571 -0.868306 0.868920 -0.125338 -1.251508 2.037723 0.846061 -0.465527 -3.935135
assert_wb_dma_ch_arb/input_advance 0.504730 -0.400425 0.720024 -2.282528 0.328351 -0.092785 -0.580848 2.033172 1.926375 2.365537 -0.425743 -1.557167 -1.528240 -0.788320 1.968687 0.220794 -0.564735 -0.121554 -2.026030 -3.723748
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.302316 0.308932 -0.284735 2.632927 0.523923 1.579938 -0.707176 0.651571 -0.878804 1.158366 0.292854 0.106966 -0.024216 2.060839 -0.414852 -0.112590 0.087313 0.584261 2.717962 -0.748790
wb_dma_ch_rf/reg_ch_tot_sz_r 1.894397 -0.383453 -0.360246 -2.458639 -2.091534 -3.836643 0.301218 1.229528 0.881036 0.253691 -1.967781 -3.833490 -0.505149 -2.563491 0.544938 -2.045815 0.388446 2.608219 -4.171842 -2.100214
wb_dma_ch_rf/wire_ch_adr0 -1.934494 1.665598 1.693075 -1.456576 -0.356418 1.699132 -2.885927 2.253307 -1.432482 0.535271 -1.464806 0.955262 0.251238 3.234381 4.107100 1.523501 1.539308 -2.913899 4.539682 0.354879
wb_dma_ch_rf/wire_ch_adr1 0.742138 3.072975 1.629517 0.507221 -4.266525 -1.060738 1.569045 -1.792237 -0.351570 0.449862 -0.096976 1.585007 -0.485845 -0.882174 -1.260021 -1.180785 3.149629 -0.078175 -1.396778 1.778434
wb_dma/wire_ch0_adr0 -1.961874 2.904910 -3.452944 1.480661 -0.384747 3.649747 -3.798807 2.264883 -0.414950 2.014882 0.287695 -1.417058 -1.834493 2.471113 -0.304868 -1.379755 1.957868 -2.886292 6.212921 -2.938212
wb_dma/wire_ch0_adr1 -0.319598 1.646246 0.950073 0.838991 -1.821778 0.220646 1.707229 -0.379060 0.587372 1.500196 -0.037820 0.548619 -1.191171 -0.521267 -0.961555 -0.175003 0.823325 -0.496303 -0.518721 0.402012
wb_dma_ch_pri_enc/wire_pri24_out 1.236944 -1.711490 -0.572738 -0.076892 1.512567 0.482541 -1.581879 -2.297887 -1.626486 -0.419110 1.217812 2.578572 1.065194 -1.325927 -0.460065 -1.462140 -1.078558 0.545885 -0.822233 -0.760294
wb_dma/input_dma_rest_i -0.046221 -0.435336 -0.214236 -2.246806 0.345436 -0.138993 -0.362220 -0.407596 -1.726549 -1.066693 -0.159481 0.691639 1.469862 2.374673 -0.729915 0.473938 -0.095897 -1.125924 0.310667 0.624247
wb_dma_inc30r/assign_1_out -2.514146 -1.495350 -2.320523 -1.540518 -0.044560 1.002576 -0.404991 0.919260 0.935414 -0.304014 0.040658 -1.423588 -0.312481 0.387143 -1.365146 1.440758 -0.700816 -0.476941 0.517176 -1.016925
wb_dma_ch_sel/assign_133_req_p0 1.341926 2.248484 2.447570 -0.189504 0.137110 2.447345 0.479993 1.889086 -0.107711 2.496008 -0.820209 -0.731118 -2.149765 -0.141226 1.470785 0.871672 1.274047 0.115597 -1.265131 -1.780005
wb_dma_ch_rf/always_23 -0.312363 1.699341 1.006459 0.921514 -1.764421 0.290979 1.747863 -0.385308 0.683573 1.511095 -0.021009 0.535663 -1.241826 -0.529283 -0.967510 -0.154731 0.822046 -0.509539 -0.564187 0.365112
wb_dma_inc30r/reg_out_r 1.039941 4.530558 0.007505 0.472075 0.285979 0.486853 0.256492 1.992864 5.806106 -1.922055 -0.359169 -1.109969 1.038351 -1.609935 5.079114 0.402264 -0.820411 -2.454988 1.434548 -1.690271
wb_dma/wire_pointer2 0.644872 0.942606 -1.049187 -0.058929 -0.223981 0.826433 -1.698962 -0.348737 -1.304603 0.183763 0.531121 1.201680 -0.064309 0.328436 -0.632844 -1.658234 0.121740 -0.447492 1.449583 -0.403075
wb_dma/wire_pointer3 2.206239 -0.921561 -2.236739 -2.191821 1.761884 1.095724 -2.279988 -0.172747 -3.366266 -1.364201 0.930695 1.032637 2.100657 2.240170 -1.349858 -0.966081 -0.029716 0.759905 0.141677 -0.607299
wb_dma/wire_pointer0 2.442579 -0.547737 -2.230524 0.180018 1.632251 1.429334 -2.036748 0.350746 -1.728955 -0.302242 1.239785 0.321604 0.671979 -0.151066 -0.688959 -1.556468 0.035156 2.077526 -0.170423 -1.391724
wb_dma/wire_pointer1 2.302804 -0.402962 -2.137524 0.125014 1.443664 1.363094 -2.028185 0.288589 -1.697443 -0.255344 1.178673 0.384228 0.606713 -0.108556 -0.672120 -1.551793 0.038685 1.866299 -0.074505 -1.284461
wb_dma/wire_mast0_err 1.915073 -1.709248 0.007234 0.249408 2.164440 1.887559 -2.703122 0.271884 -0.664488 2.994853 1.012588 1.292116 -0.346832 0.057061 1.122025 -1.256330 -1.513635 0.842598 0.028426 -4.861249
wb_dma_ch_rf/always_26 2.686275 2.043451 1.387315 -0.042826 -3.176206 -3.377522 0.256257 -2.079604 0.070610 0.130998 -0.831706 2.158728 2.918882 0.830995 0.753989 -2.883560 0.573974 -0.055276 -0.988347 -0.934038
wb_dma_de/always_23/block_1/case_1/block_5 -1.791867 -4.610670 -1.651014 -7.270173 1.492805 -4.559426 -3.438040 -0.454403 1.227332 -2.844394 -0.575883 -0.050116 2.384142 2.203112 1.170257 0.506201 -2.282079 -1.567509 -1.219226 -1.351084
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.667752 0.421725 -0.184173 1.011871 -1.293178 0.704630 -0.898000 1.237749 -0.767764 3.673209 -0.628874 -1.821566 -0.822324 0.887343 -0.215572 -1.311061 2.033537 0.779567 -0.403277 -3.758686
wb_dma_ch_rf/wire_ch_am0_we -2.527702 -1.490907 -2.320092 -1.490627 -0.035306 0.987579 -0.442932 0.936539 0.917960 -0.325134 0.015169 -1.454366 -0.294533 0.412937 -1.329524 1.421674 -0.643252 -0.518714 0.559473 -0.939514
wb_dma_ch_rf/always_25 2.108460 1.493001 1.249926 0.541726 -0.939367 -1.707274 0.175115 -0.266861 1.655536 -1.237358 -0.070952 1.631865 3.019614 0.285949 2.817476 -0.438179 0.205407 0.434321 -0.582580 0.218350
wb_dma/wire_dma_rest -0.141926 -0.414707 -0.125953 -2.304755 0.279826 -0.226730 -0.357967 -0.501960 -1.799784 -1.161592 -0.189320 0.763708 1.556996 2.441519 -0.671576 0.548279 -0.096334 -1.214309 0.417419 0.844747
wb_dma_wb_mast/input_mast_adr 0.235987 2.862811 1.580353 -0.028130 -0.797335 1.107140 2.365806 0.366864 2.680489 1.039994 0.042756 0.350256 -2.787274 -1.276765 -0.747918 0.562290 -0.962227 -1.027504 -0.873213 0.100797
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.457057 0.396402 0.133436 -0.207527 1.806258 2.528054 -1.366995 0.445886 -3.086258 -0.584995 0.860196 1.760156 0.618101 -0.368592 1.021432 -0.086223 1.096693 1.642409 -0.542467 0.728460
wb_dma_ch_sel/always_44/case_1 0.901229 3.802144 2.739399 1.345935 -0.060061 3.348747 -3.555501 1.727994 -3.169958 1.419874 -0.585328 2.728955 -0.611728 3.221161 3.415772 -0.301711 2.092663 -1.878108 5.135105 0.842930
wb_dma/wire_ch0_am0 -2.462153 -1.457910 -2.209187 -1.534372 -0.073097 0.953233 -0.391771 0.875858 0.921977 -0.319378 -0.022802 -1.385219 -0.250393 0.404854 -1.255986 1.430295 -0.676139 -0.431414 0.459637 -0.960437
wb_dma/wire_ch0_am1 1.320219 -0.053684 -0.118977 1.661797 0.068822 -0.641323 -0.552918 0.462740 2.357794 -0.994828 0.103906 -0.185148 2.238479 -0.216991 2.145996 -0.022919 -0.735188 1.062891 -0.250770 -1.283131
wb_dma_ch_rf/always_19/if_1 -2.147672 -0.720939 0.582797 -0.319232 -1.844695 -2.395860 0.550837 -1.197828 -0.512501 -0.731702 -1.765368 -1.586423 1.027746 0.215291 0.019235 0.288653 1.631022 -1.139907 -0.598472 1.098775
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.747284 1.730249 1.690062 -1.341669 -0.134973 1.938172 -2.899929 2.338848 -1.305809 0.478284 -1.350212 1.059274 0.358394 3.178859 4.354990 1.638275 1.469412 -2.879199 4.536306 0.252518
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -3.800778 -0.509719 -4.378172 -4.778801 -1.851890 1.439381 -2.200496 2.726362 -0.338282 2.976644 0.261154 -1.270540 0.034892 1.492800 -0.977003 -0.640764 1.011015 -3.172075 1.650769 -2.717561
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.577927 0.346643 -1.828205 -0.404185 -3.933841 1.676777 0.532120 3.585610 -1.271241 1.472119 -0.185544 -0.354313 1.012190 -1.021841 -0.844155 -0.494703 -0.444062 2.365538 0.498627 1.669425
wb_dma_de/always_3/if_1 1.486384 2.865967 1.456095 1.613465 -0.879564 0.328622 1.799782 0.658895 4.897987 0.028100 0.162907 0.266773 -0.494311 -1.527741 1.274413 0.357130 -1.635949 -0.029107 -1.133747 -1.089283
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.173908 -1.192887 1.624527 -0.210743 -0.094904 -0.923986 0.478486 -2.717160 0.055975 -0.175642 0.039157 2.312423 0.393518 -1.199155 0.212726 0.134274 -1.112061 -1.563790 -0.609370 0.724948
wb_dma_ch_rf/assign_16_ch_adr1_we -0.299079 1.642679 0.959151 0.729897 -1.850693 0.195929 1.663572 -0.365895 0.558151 1.406541 -0.049026 0.637078 -1.104000 -0.528377 -0.926936 -0.201205 0.742909 -0.515023 -0.510842 0.518898
wb_dma_wb_if/wire_wbm_data_o -3.589642 0.018174 4.109221 -0.632853 -0.339336 -1.398383 2.254431 0.949530 1.812475 -0.199235 -2.103569 0.075504 -3.190066 -0.003219 1.720911 3.104515 -3.096497 -2.132998 1.263602 2.224571
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.208454 -1.688284 -0.610207 -0.005934 1.511874 0.524187 -1.546746 -2.244409 -1.565849 -0.397381 1.246438 2.464199 1.038682 -1.317185 -0.447306 -1.376701 -1.024142 0.554683 -0.758209 -0.722555
wb_dma_ch_sel/always_2/stmt_1/expr_1 2.272805 -1.772277 -0.344954 -2.218756 1.980217 0.497194 -0.909282 2.752867 1.527906 1.889163 0.241851 -2.347270 -0.678428 -1.178714 2.000297 0.362723 -0.643855 2.273174 -3.592699 -4.653352
wb_dma_ch_sel/always_48/case_1/stmt_1 5.591548 4.947074 2.147115 -2.199010 0.634248 4.128850 -0.512097 4.133832 1.410439 -0.227737 0.183339 2.671126 -0.192807 1.633823 2.195879 0.648019 -3.262545 1.402237 0.208176 -0.574236
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.181099 -1.249819 1.667973 -0.172565 -0.021355 -0.915460 0.424799 -2.820387 0.043584 -0.132994 0.079251 2.363231 0.401030 -1.232431 0.229928 0.091302 -1.115102 -1.536815 -0.668488 0.681773
assert_wb_dma_ch_arb/input_grant0 0.558034 -0.424957 0.686497 -2.363389 0.348435 -0.092847 -0.534234 2.049275 1.878304 2.312640 -0.402939 -1.558704 -1.421885 -0.768244 1.967885 0.272767 -0.560944 -0.047049 -2.123648 -3.672803
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.157923 -1.187090 1.608673 -0.179112 -0.039465 -0.919667 0.459462 -2.673451 0.053915 -0.135045 0.045800 2.245952 0.406942 -1.171641 0.218900 0.108198 -1.077992 -1.494728 -0.604407 0.705779
wb_dma_ch_pri_enc/wire_pri18_out 1.199184 -1.635696 -0.534229 -0.099703 1.472427 0.525012 -1.611028 -2.289669 -1.576325 -0.320227 1.241631 2.604147 0.979819 -1.304717 -0.363411 -1.453536 -1.083966 0.446520 -0.763169 -0.800042
wb_dma_de/assign_6_adr0_cnt_next -1.106579 -1.030307 0.702891 -0.974605 0.470035 -2.205468 0.346501 -0.013851 1.392785 -0.525074 -0.620825 -0.904126 1.084791 -0.071151 2.631666 0.876137 0.435016 -1.114458 -0.462457 -0.243569
wb_dma_ch_rf/reg_ch_err 1.959896 -1.772346 -0.052260 0.233631 2.238374 1.874827 -2.640159 0.243463 -0.724335 2.841713 1.087540 1.269914 -0.282465 0.030075 1.041526 -1.219994 -1.510471 0.949858 -0.046927 -4.727207
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.756581 -1.481362 -1.157728 0.219771 1.800871 0.572771 -0.354164 0.728206 -0.382197 -0.460851 0.728685 -0.884530 0.698918 -0.453754 -0.030047 0.092200 -0.096071 2.499291 -1.615078 -1.023115
wb_dma_wb_slv/input_wb_addr_i -1.601744 3.745385 3.161382 -4.211351 -3.395963 -3.694643 1.086507 -2.159654 -1.493048 0.819841 -2.503868 2.954646 -2.494264 1.305460 0.629045 -1.708792 0.168893 -4.925762 2.918218 1.557149
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.185874 -1.204125 1.651551 -0.265981 -0.043296 -0.879528 0.406085 -2.733741 0.081315 -0.104735 0.050388 2.335159 0.416808 -1.205726 0.265942 0.091633 -1.146861 -1.600465 -0.644820 0.620056
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.178942 -1.136560 1.576034 -0.181178 -0.093031 -0.904325 0.433347 -2.587790 0.058913 -0.109404 0.038674 2.199440 0.370202 -1.142613 0.229677 0.105799 -1.048665 -1.492067 -0.607101 0.647380
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.169262 -1.160149 1.579257 -0.174606 -0.025601 -0.871001 0.417705 -2.656077 0.089436 -0.118231 0.056474 2.244492 0.386851 -1.177810 0.235810 0.093514 -1.096617 -1.528614 -0.631511 0.607000
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.459886 -0.361187 -1.811888 -3.538758 -0.888387 -1.753447 -0.756833 1.730074 -0.185875 -0.141113 -1.104348 -2.857816 -0.292480 -1.756677 -0.137722 -1.717174 0.062349 1.898255 -2.933450 -1.547853
