{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542806457646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542806457646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 08:20:57 2018 " "Processing started: Wed Nov 21 08:20:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542806457646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542806457646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux14 -c Mux14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux14 -c Mux14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542806457647 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542806458249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542806458960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542806458960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542806458960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux14 " "Elaborating entity \"Mux14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542806459009 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459012 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459012 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459012 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459013 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459013 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459013 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459013 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459013 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459014 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459014 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459014 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459014 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459014 "|Mux14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/c/Proyecto_Arquitectura_II_Tragamonedas/Mux/Mux14/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542806459014 "|Mux14"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542806459726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542806459726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542806459784 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542806459784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542806459784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542806459784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542806459809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 08:20:59 2018 " "Processing ended: Wed Nov 21 08:20:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542806459809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542806459809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542806459809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542806459809 ""}
