// Seed: 3694152156
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1;
  tri0 id_1;
  supply0 id_2 = 1;
  tri id_3, id_4;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1 !== id_1 - id_1;
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input uwire id_3
);
  supply0 id_5;
  assign id_0 = id_5;
  supply1 id_6;
  tri0 id_7 = id_6 + id_3;
  assign id_6 = id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
