<profile>

<section name = "Vivado HLS Report for 'matrixmul'" level="0">
<item name = "Date">Wed Jul  6 16:23:11 2016
</item>
<item name = "Version">2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)</item>
<item name = "Project">matrixmul_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">13.33</item>
<item name = "Clock uncertainty (ns)">1.67</item>
<item name = "Estimated clock period (ns)">9.64</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">79, 79, 80, 80, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row">78, 78, 26, -, -, 3, no</column>
<column name=" + Col">24, 24, 8, -, -, 3, no</column>
<column name="  ++ Product">6, 6, 2, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 1, 0, 45</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 23</column>
<column name="Register">-, -, 44, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_7_fu_243_p2">*, 1, 0, 0, 8, 8</column>
<column name="i_1_fu_127_p2">+, 0, 0, 2, 2, 1</column>
<column name="j_1_fu_161_p2">+, 0, 0, 2, 2, 1</column>
<column name="k_1_fu_187_p2">+, 0, 0, 2, 2, 1</column>
<column name="tmp_12_fu_225_p2">+, 0, 0, 2, 5, 5</column>
<column name="tmp_2_fu_171_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp_4_fu_197_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp_8_fu_249_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_11_fu_219_p2">-, 0, 0, 2, 5, 5</column>
<column name="tmp_s_fu_149_p2">-, 0, 0, 5, 5, 5</column>
<column name="exitcond1_fu_155_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond2_fu_121_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_181_p2">icmp, 0, 0, 1, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 6, 1, 6</column>
<column name="i_reg_75">2, 2, 2, 4</column>
<column name="j_reg_86">2, 2, 2, 4</column>
<column name="k_reg_110">2, 2, 2, 4</column>
<column name="res_load_reg_97">16, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_1_reg_258">2, 0, 2, 0</column>
<column name="i_reg_75">2, 0, 2, 0</column>
<column name="j_1_reg_272">2, 0, 2, 0</column>
<column name="j_reg_86">2, 0, 2, 0</column>
<column name="k_1_reg_290">2, 0, 2, 0</column>
<column name="k_reg_110">2, 0, 2, 0</column>
<column name="res_addr_reg_282">4, 0, 4, 0</column>
<column name="res_load_reg_97">16, 0, 16, 0</column>
<column name="tmp_2_cast_reg_277">2, 0, 5, 3</column>
<column name="tmp_s_reg_263">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 4, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">9.64</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'a_load', matrixmul.cpp:60">load, 2.39, 2.39, -, -, -, -, -, -, &apos;a&apos;, -, -, -, -</column>
<column name="'tmp_5', matrixmul.cpp:60">sext, 0.00, 2.39, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_7', matrixmul.cpp:60">mul, 5.79, 8.18, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_8', matrixmul.cpp:60">add, 1.46, 9.64, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
