$comment
	File created using the following command:
		vcd file register.msim.vcd -direction
$end
$date
	Tue Dec 26 23:14:14 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flop_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d [3] $end
$var wire 1 # d [2] $end
$var wire 1 $ d [1] $end
$var wire 1 % d [0] $end
$var wire 1 & q [3] $end
$var wire 1 ' q [2] $end
$var wire 1 ( q [1] $end
$var wire 1 ) q [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_clk $end
$var wire 1 4 ww_d [3] $end
$var wire 1 5 ww_d [2] $end
$var wire 1 6 ww_d [1] $end
$var wire 1 7 ww_d [0] $end
$var wire 1 8 ww_q [3] $end
$var wire 1 9 ww_q [2] $end
$var wire 1 : ww_q [1] $end
$var wire 1 ; ww_q [0] $end
$var wire 1 < \clk~combout\ $end
$var wire 1 = \q[0]~reg0_regout\ $end
$var wire 1 > \q[1]~reg0_regout\ $end
$var wire 1 ? \q[2]~reg0_regout\ $end
$var wire 1 @ \q[3]~reg0_regout\ $end
$var wire 1 A \d~combout\ [3] $end
$var wire 1 B \d~combout\ [2] $end
$var wire 1 C \d~combout\ [1] $end
$var wire 1 D \d~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0*
1+
x,
1-
1.
1/
10
11
12
03
0<
0=
0>
0?
0@
1"
1#
0$
0%
14
15
06
07
08
09
0:
0;
1A
1B
0C
0D
0&
0'
0(
0)
$end
#80000
0"
0#
05
04
0A
0B
#100000
1!
13
1<
#200000
0!
03
0<
#220000
1"
1#
1%
17
15
14
1A
1B
1D
#280000
0"
0#
0%
07
05
04
0A
0B
0D
#300000
1!
13
1<
#400000
0!
03
0<
#500000
1!
13
1<
#600000
0!
03
0<
#620000
1#
1%
17
15
1B
1D
#700000
1!
13
1<
1?
1=
1;
19
1)
1'
#740000
0#
0%
07
05
0B
0D
#800000
0!
03
0<
#900000
1!
13
1<
0?
0=
0;
09
0)
0'
#1000000
0!
03
0<
#1100000
1!
13
1<
#1200000
0!
03
0<
#1300000
1!
13
1<
#1400000
0!
03
0<
#1500000
1!
13
1<
#1600000
0!
03
0<
#1700000
1!
13
1<
#1800000
0!
03
0<
#1900000
1!
13
1<
#2000000
