<शैली गुरु>
/* SPDX-License-Identअगरier: GPL-2.0 */
#अगर_अघोषित _ASM_X86_MSR_INDEX_H
#घोषणा _ASM_X86_MSR_INDEX_H

#समावेश <linux/bits.h>

/*
 * CPU model specअगरic रेजिस्टर (MSR) numbers.
 *
 * Do not add new entries to this file unless the definitions are shared
 * between multiple compilation units.
 */

/* x86-64 specअगरic MSRs */
#घोषणा MSR_EFER		0xc0000080 /* extended feature रेजिस्टर */
#घोषणा MSR_STAR		0xc0000081 /* legacy mode SYSCALL target */
#घोषणा MSR_LSTAR		0xc0000082 /* दीर्घ mode SYSCALL target */
#घोषणा MSR_CSTAR		0xc0000083 /* compat mode SYSCALL target */
#घोषणा MSR_SYSCALL_MASK	0xc0000084 /* EFLAGS mask क्रम syscall */
#घोषणा MSR_FS_BASE		0xc0000100 /* 64bit FS base */
#घोषणा MSR_GS_BASE		0xc0000101 /* 64bit GS base */
#घोषणा MSR_KERNEL_GS_BASE	0xc0000102 /* SwapGS GS shaकरोw */
#घोषणा MSR_TSC_AUX		0xc0000103 /* Auxiliary TSC */

/* EFER bits: */
#घोषणा _EFER_SCE		0  /* SYSCALL/SYSRET */
#घोषणा _EFER_LME		8  /* Long mode enable */
#घोषणा _EFER_LMA		10 /* Long mode active (पढ़ो-only) */
#घोषणा _EFER_NX		11 /* No execute enable */
#घोषणा _EFER_SVME		12 /* Enable भवization */
#घोषणा _EFER_LMSLE		13 /* Long Mode Segment Limit Enable */
#घोषणा _EFER_FFXSR		14 /* Enable Fast FXSAVE/FXRSTOR */

#घोषणा EFER_SCE		(1<<_EFER_SCE)
#घोषणा EFER_LME		(1<<_EFER_LME)
#घोषणा EFER_LMA		(1<<_EFER_LMA)
#घोषणा EFER_NX			(1<<_EFER_NX)
#घोषणा EFER_SVME		(1<<_EFER_SVME)
#घोषणा EFER_LMSLE		(1<<_EFER_LMSLE)
#घोषणा EFER_FFXSR		(1<<_EFER_FFXSR)

/* Intel MSRs. Some also available on other CPUs */

#घोषणा MSR_TEST_CTRL				0x00000033
#घोषणा MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT	29
#घोषणा MSR_TEST_CTRL_SPLIT_LOCK_DETECT		BIT(MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT)

#घोषणा MSR_IA32_SPEC_CTRL		0x00000048 /* Speculation Control */
#घोषणा SPEC_CTRL_IBRS			BIT(0)	   /* Indirect Branch Restricted Speculation */
#घोषणा SPEC_CTRL_STIBP_SHIFT		1	   /* Single Thपढ़ो Indirect Branch Predictor (STIBP) bit */
#घोषणा SPEC_CTRL_STIBP			BIT(SPEC_CTRL_STIBP_SHIFT)	/* STIBP mask */
#घोषणा SPEC_CTRL_SSBD_SHIFT		2	   /* Speculative Store Bypass Disable bit */
#घोषणा SPEC_CTRL_SSBD			BIT(SPEC_CTRL_SSBD_SHIFT)	/* Speculative Store Bypass Disable */

#घोषणा MSR_IA32_PRED_CMD		0x00000049 /* Prediction Command */
#घोषणा PRED_CMD_IBPB			BIT(0)	   /* Indirect Branch Prediction Barrier */

#घोषणा MSR_PPIN_CTL			0x0000004e
#घोषणा MSR_PPIN			0x0000004f

#घोषणा MSR_IA32_PERFCTR0		0x000000c1
#घोषणा MSR_IA32_PERFCTR1		0x000000c2
#घोषणा MSR_FSB_FREQ			0x000000cd
#घोषणा MSR_PLATFORM_INFO		0x000000ce
#घोषणा MSR_PLATFORM_INFO_CPUID_FAULT_BIT	31
#घोषणा MSR_PLATFORM_INFO_CPUID_FAULT		BIT_ULL(MSR_PLATFORM_INFO_CPUID_FAULT_BIT)

#घोषणा MSR_IA32_UMWAIT_CONTROL			0xe1
#घोषणा MSR_IA32_UMWAIT_CONTROL_C02_DISABLE	BIT(0)
#घोषणा MSR_IA32_UMWAIT_CONTROL_RESERVED	BIT(1)
/*
 * The समय field is bit[31:2], but representing a 32bit value with
 * bit[1:0] zero.
 */
#घोषणा MSR_IA32_UMWAIT_CONTROL_TIME_MASK	(~0x03U)

/* Abbreviated from Intel SDM name IA32_CORE_CAPABILITIES */
#घोषणा MSR_IA32_CORE_CAPS			  0x000000cf
#घोषणा MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT  5
#घोषणा MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT	  BIT(MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT)

#घोषणा MSR_PKG_CST_CONFIG_CONTROL	0x000000e2
#घोषणा NHM_C3_AUTO_DEMOTE		(1UL << 25)
#घोषणा NHM_C1_AUTO_DEMOTE		(1UL << 26)
#घोषणा ATM_LNC_C6_AUTO_DEMOTE		(1UL << 25)
#घोषणा SNB_C3_AUTO_UNDEMOTE		(1UL << 27)
#घोषणा SNB_C1_AUTO_UNDEMOTE		(1UL << 28)

#घोषणा MSR_MTRRcap			0x000000fe

#घोषणा MSR_IA32_ARCH_CAPABILITIES	0x0000010a
#घोषणा ARCH_CAP_RDCL_NO		BIT(0)	/* Not susceptible to Meltकरोwn */
#घोषणा ARCH_CAP_IBRS_ALL		BIT(1)	/* Enhanced IBRS support */
#घोषणा ARCH_CAP_SKIP_VMENTRY_L1DFLUSH	BIT(3)	/* Skip L1D flush on vmentry */
#घोषणा ARCH_CAP_SSB_NO			BIT(4)	/*
						 * Not susceptible to Speculative Store Bypass
						 * attack, so no Speculative Store Bypass
						 * control required.
						 */
#घोषणा ARCH_CAP_MDS_NO			BIT(5)   /*
						  * Not susceptible to
						  * Microarchitectural Data
						  * Sampling (MDS) vulnerabilities.
						  */
#घोषणा ARCH_CAP_PSCHANGE_MC_NO		BIT(6)	 /*
						  * The processor is not susceptible to a
						  * machine check error due to modअगरying the
						  * code page size aदीर्घ with either the
						  * physical address or cache type
						  * without TLB invalidation.
						  */
#घोषणा ARCH_CAP_TSX_CTRL_MSR		BIT(7)	/* MSR क्रम TSX control is available. */
#घोषणा ARCH_CAP_TAA_NO			BIT(8)	/*
						 * Not susceptible to
						 * TSX Async Abort (TAA) vulnerabilities.
						 */

#घोषणा MSR_IA32_FLUSH_CMD		0x0000010b
#घोषणा L1D_FLUSH			BIT(0)	/*
						 * Writeback and invalidate the
						 * L1 data cache.
						 */

#घोषणा MSR_IA32_BBL_CR_CTL		0x00000119
#घोषणा MSR_IA32_BBL_CR_CTL3		0x0000011e

#घोषणा MSR_IA32_TSX_CTRL		0x00000122
#घोषणा TSX_CTRL_RTM_DISABLE		BIT(0)	/* Disable RTM feature */
#घोषणा TSX_CTRL_CPUID_CLEAR		BIT(1)	/* Disable TSX क्रमागतeration */

/* SRBDS support */
#घोषणा MSR_IA32_MCU_OPT_CTRL		0x00000123
#घोषणा RNGDS_MITG_DIS			BIT(0)

#घोषणा MSR_IA32_SYSENTER_CS		0x00000174
#घोषणा MSR_IA32_SYSENTER_ESP		0x00000175
#घोषणा MSR_IA32_SYSENTER_EIP		0x00000176

#घोषणा MSR_IA32_MCG_CAP		0x00000179
#घोषणा MSR_IA32_MCG_STATUS		0x0000017a
#घोषणा MSR_IA32_MCG_CTL		0x0000017b
#घोषणा MSR_ERROR_CONTROL		0x0000017f
#घोषणा MSR_IA32_MCG_EXT_CTL		0x000004d0

#घोषणा MSR_OFFCORE_RSP_0		0x000001a6
#घोषणा MSR_OFFCORE_RSP_1		0x000001a7
#घोषणा MSR_TURBO_RATIO_LIMIT		0x000001ad
#घोषणा MSR_TURBO_RATIO_LIMIT1		0x000001ae
#घोषणा MSR_TURBO_RATIO_LIMIT2		0x000001af

#घोषणा MSR_LBR_SELECT			0x000001c8
#घोषणा MSR_LBR_TOS			0x000001c9

#घोषणा MSR_IA32_POWER_CTL		0x000001fc
#घोषणा MSR_IA32_POWER_CTL_BIT_EE	19

#घोषणा MSR_LBR_NHM_FROM		0x00000680
#घोषणा MSR_LBR_NHM_TO			0x000006c0
#घोषणा MSR_LBR_CORE_FROM		0x00000040
#घोषणा MSR_LBR_CORE_TO			0x00000060

#घोषणा MSR_LBR_INFO_0			0x00000dc0 /* ... 0xddf क्रम _31 */
#घोषणा LBR_INFO_MISPRED		BIT_ULL(63)
#घोषणा LBR_INFO_IN_TX			BIT_ULL(62)
#घोषणा LBR_INFO_ABORT			BIT_ULL(61)
#घोषणा LBR_INFO_CYC_CNT_VALID		BIT_ULL(60)
#घोषणा LBR_INFO_CYCLES			0xffff
#घोषणा LBR_INFO_BR_TYPE_OFFSET		56
#घोषणा LBR_INFO_BR_TYPE		(0xfull << LBR_INFO_BR_TYPE_OFFSET)

#घोषणा MSR_ARCH_LBR_CTL		0x000014ce
#घोषणा ARCH_LBR_CTL_LBREN		BIT(0)
#घोषणा ARCH_LBR_CTL_CPL_OFFSET		1
#घोषणा ARCH_LBR_CTL_CPL		(0x3ull << ARCH_LBR_CTL_CPL_OFFSET)
#घोषणा ARCH_LBR_CTL_STACK_OFFSET	3
#घोषणा ARCH_LBR_CTL_STACK		(0x1ull << ARCH_LBR_CTL_STACK_OFFSET)
#घोषणा ARCH_LBR_CTL_FILTER_OFFSET	16
#घोषणा ARCH_LBR_CTL_FILTER		(0x7full << ARCH_LBR_CTL_FILTER_OFFSET)
#घोषणा MSR_ARCH_LBR_DEPTH		0x000014cf
#घोषणा MSR_ARCH_LBR_FROM_0		0x00001500
#घोषणा MSR_ARCH_LBR_TO_0		0x00001600
#घोषणा MSR_ARCH_LBR_INFO_0		0x00001200

#घोषणा MSR_IA32_PEBS_ENABLE		0x000003f1
#घोषणा MSR_PEBS_DATA_CFG		0x000003f2
#घोषणा MSR_IA32_DS_AREA		0x00000600
#घोषणा MSR_IA32_PERF_CAPABILITIES	0x00000345
#घोषणा PERF_CAP_METRICS_IDX		15
#घोषणा PERF_CAP_PT_IDX			16

#घोषणा MSR_PEBS_LD_LAT_THRESHOLD	0x000003f6

#घोषणा MSR_IA32_RTIT_CTL		0x00000570
#घोषणा RTIT_CTL_TRACEEN		BIT(0)
#घोषणा RTIT_CTL_CYCLEACC		BIT(1)
#घोषणा RTIT_CTL_OS			BIT(2)
#घोषणा RTIT_CTL_USR			BIT(3)
#घोषणा RTIT_CTL_PWR_EVT_EN		BIT(4)
#घोषणा RTIT_CTL_FUP_ON_PTW		BIT(5)
#घोषणा RTIT_CTL_FABRIC_EN		BIT(6)
#घोषणा RTIT_CTL_CR3EN			BIT(7)
#घोषणा RTIT_CTL_TOPA			BIT(8)
#घोषणा RTIT_CTL_MTC_EN			BIT(9)
#घोषणा RTIT_CTL_TSC_EN			BIT(10)
#घोषणा RTIT_CTL_DISRETC		BIT(11)
#घोषणा RTIT_CTL_PTW_EN			BIT(12)
#घोषणा RTIT_CTL_BRANCH_EN		BIT(13)
#घोषणा RTIT_CTL_MTC_RANGE_OFFSET	14
#घोषणा RTIT_CTL_MTC_RANGE		(0x0full << RTIT_CTL_MTC_RANGE_OFFSET)
#घोषणा RTIT_CTL_CYC_THRESH_OFFSET	19
#घोषणा RTIT_CTL_CYC_THRESH		(0x0full << RTIT_CTL_CYC_THRESH_OFFSET)
#घोषणा RTIT_CTL_PSB_FREQ_OFFSET	24
#घोषणा RTIT_CTL_PSB_FREQ		(0x0full << RTIT_CTL_PSB_FREQ_OFFSET)
#घोषणा RTIT_CTL_ADDR0_OFFSET		32
#घोषणा RTIT_CTL_ADDR0			(0x0full << RTIT_CTL_ADDR0_OFFSET)
#घोषणा RTIT_CTL_ADDR1_OFFSET		36
#घोषणा RTIT_CTL_ADDR1			(0x0full << RTIT_CTL_ADDR1_OFFSET)
#घोषणा RTIT_CTL_ADDR2_OFFSET		40
#घोषणा RTIT_CTL_ADDR2			(0x0full << RTIT_CTL_ADDR2_OFFSET)
#घोषणा RTIT_CTL_ADDR3_OFFSET		44
#घोषणा RTIT_CTL_ADDR3			(0x0full << RTIT_CTL_ADDR3_OFFSET)
#घोषणा MSR_IA32_RTIT_STATUS		0x00000571
#घोषणा RTIT_STATUS_FILTEREN		BIT(0)
#घोषणा RTIT_STATUS_CONTEXTEN		BIT(1)
#घोषणा RTIT_STATUS_TRIGGEREN		BIT(2)
#घोषणा RTIT_STATUS_BUFFOVF		BIT(3)
#घोषणा RTIT_STATUS_ERROR		BIT(4)
#घोषणा RTIT_STATUS_STOPPED		BIT(5)
#घोषणा RTIT_STATUS_BYTECNT_OFFSET	32
#घोषणा RTIT_STATUS_BYTECNT		(0x1ffffull << RTIT_STATUS_BYTECNT_OFFSET)
#घोषणा MSR_IA32_RTIT_ADDR0_A		0x00000580
#घोषणा MSR_IA32_RTIT_ADDR0_B		0x00000581
#घोषणा MSR_IA32_RTIT_ADDR1_A		0x00000582
#घोषणा MSR_IA32_RTIT_ADDR1_B		0x00000583
#घोषणा MSR_IA32_RTIT_ADDR2_A		0x00000584
#घोषणा MSR_IA32_RTIT_ADDR2_B		0x00000585
#घोषणा MSR_IA32_RTIT_ADDR3_A		0x00000586
#घोषणा MSR_IA32_RTIT_ADDR3_B		0x00000587
#घोषणा MSR_IA32_RTIT_CR3_MATCH		0x00000572
#घोषणा MSR_IA32_RTIT_OUTPUT_BASE	0x00000560
#घोषणा MSR_IA32_RTIT_OUTPUT_MASK	0x00000561

#घोषणा MSR_MTRRfix64K_00000		0x00000250
#घोषणा MSR_MTRRfix16K_80000		0x00000258
#घोषणा MSR_MTRRfix16K_A0000		0x00000259
#घोषणा MSR_MTRRfix4K_C0000		0x00000268
#घोषणा MSR_MTRRfix4K_C8000		0x00000269
#घोषणा MSR_MTRRfix4K_D0000		0x0000026a
#घोषणा MSR_MTRRfix4K_D8000		0x0000026b
#घोषणा MSR_MTRRfix4K_E0000		0x0000026c
#घोषणा MSR_MTRRfix4K_E8000		0x0000026d
#घोषणा MSR_MTRRfix4K_F0000		0x0000026e
#घोषणा MSR_MTRRfix4K_F8000		0x0000026f
#घोषणा MSR_MTRRdefType			0x000002ff

#घोषणा MSR_IA32_CR_PAT			0x00000277

#घोषणा MSR_IA32_DEBUGCTLMSR		0x000001d9
#घोषणा MSR_IA32_LASTBRANCHFROMIP	0x000001db
#घोषणा MSR_IA32_LASTBRANCHTOIP		0x000001dc
#घोषणा MSR_IA32_LASTINTFROMIP		0x000001dd
#घोषणा MSR_IA32_LASTINTTOIP		0x000001de

#घोषणा MSR_IA32_PASID			0x00000d93
#घोषणा MSR_IA32_PASID_VALID		BIT_ULL(31)

/* DEBUGCTLMSR bits (others vary by model): */
#घोषणा DEBUGCTLMSR_LBR			(1UL <<  0) /* last branch recording */
#घोषणा DEBUGCTLMSR_BTF_SHIFT		1
#घोषणा DEBUGCTLMSR_BTF			(1UL <<  1) /* single-step on branches */
#घोषणा DEBUGCTLMSR_BUS_LOCK_DETECT	(1UL <<  2)
#घोषणा DEBUGCTLMSR_TR			(1UL <<  6)
#घोषणा DEBUGCTLMSR_BTS			(1UL <<  7)
#घोषणा DEBUGCTLMSR_BTINT		(1UL <<  8)
#घोषणा DEBUGCTLMSR_BTS_OFF_OS		(1UL <<  9)
#घोषणा DEBUGCTLMSR_BTS_OFF_USR		(1UL << 10)
#घोषणा DEBUGCTLMSR_FREEZE_LBRS_ON_PMI	(1UL << 11)
#घोषणा DEBUGCTLMSR_FREEZE_PERFMON_ON_PMI	(1UL << 12)
#घोषणा DEBUGCTLMSR_FREEZE_IN_SMM_BIT	14
#घोषणा DEBUGCTLMSR_FREEZE_IN_SMM	(1UL << DEBUGCTLMSR_FREEZE_IN_SMM_BIT)

#घोषणा MSR_PEBS_FRONTEND		0x000003f7

#घोषणा MSR_IA32_MC0_CTL		0x00000400
#घोषणा MSR_IA32_MC0_STATUS		0x00000401
#घोषणा MSR_IA32_MC0_ADDR		0x00000402
#घोषणा MSR_IA32_MC0_MISC		0x00000403

/* C-state Residency Counters */
#घोषणा MSR_PKG_C3_RESIDENCY		0x000003f8
#घोषणा MSR_PKG_C6_RESIDENCY		0x000003f9
#घोषणा MSR_ATOM_PKG_C6_RESIDENCY	0x000003fa
#घोषणा MSR_PKG_C7_RESIDENCY		0x000003fa
#घोषणा MSR_CORE_C3_RESIDENCY		0x000003fc
#घोषणा MSR_CORE_C6_RESIDENCY		0x000003fd
#घोषणा MSR_CORE_C7_RESIDENCY		0x000003fe
#घोषणा MSR_KNL_CORE_C6_RESIDENCY	0x000003ff
#घोषणा MSR_PKG_C2_RESIDENCY		0x0000060d
#घोषणा MSR_PKG_C8_RESIDENCY		0x00000630
#घोषणा MSR_PKG_C9_RESIDENCY		0x00000631
#घोषणा MSR_PKG_C10_RESIDENCY		0x00000632

/* Interrupt Response Limit */
#घोषणा MSR_PKGC3_IRTL			0x0000060a
#घोषणा MSR_PKGC6_IRTL			0x0000060b
#घोषणा MSR_PKGC7_IRTL			0x0000060c
#घोषणा MSR_PKGC8_IRTL			0x00000633
#घोषणा MSR_PKGC9_IRTL			0x00000634
#घोषणा MSR_PKGC10_IRTL			0x00000635

/* Run Time Average Power Limiting (RAPL) Interface */

#घोषणा MSR_RAPL_POWER_UNIT		0x00000606

#घोषणा MSR_PKG_POWER_LIMIT		0x00000610
#घोषणा MSR_PKG_ENERGY_STATUS		0x00000611
#घोषणा MSR_PKG_PERF_STATUS		0x00000613
#घोषणा MSR_PKG_POWER_INFO		0x00000614

#घोषणा MSR_DRAM_POWER_LIMIT		0x00000618
#घोषणा MSR_DRAM_ENERGY_STATUS		0x00000619
#घोषणा MSR_DRAM_PERF_STATUS		0x0000061b
#घोषणा MSR_DRAM_POWER_INFO		0x0000061c

#घोषणा MSR_PP0_POWER_LIMIT		0x00000638
#घोषणा MSR_PP0_ENERGY_STATUS		0x00000639
#घोषणा MSR_PP0_POLICY			0x0000063a
#घोषणा MSR_PP0_PERF_STATUS		0x0000063b

#घोषणा MSR_PP1_POWER_LIMIT		0x00000640
#घोषणा MSR_PP1_ENERGY_STATUS		0x00000641
#घोषणा MSR_PP1_POLICY			0x00000642

#घोषणा MSR_AMD_RAPL_POWER_UNIT		0xc0010299
#घोषणा MSR_AMD_CORE_ENERGY_STATUS		0xc001029a
#घोषणा MSR_AMD_PKG_ENERGY_STATUS	0xc001029b

/* Config TDP MSRs */
#घोषणा MSR_CONFIG_TDP_NOMINAL		0x00000648
#घोषणा MSR_CONFIG_TDP_LEVEL_1		0x00000649
#घोषणा MSR_CONFIG_TDP_LEVEL_2		0x0000064A
#घोषणा MSR_CONFIG_TDP_CONTROL		0x0000064B
#घोषणा MSR_TURBO_ACTIVATION_RATIO	0x0000064C

#घोषणा MSR_PLATFORM_ENERGY_STATUS	0x0000064D

#घोषणा MSR_PKG_WEIGHTED_CORE_C0_RES	0x00000658
#घोषणा MSR_PKG_ANY_CORE_C0_RES		0x00000659
#घोषणा MSR_PKG_ANY_GFXE_C0_RES		0x0000065A
#घोषणा MSR_PKG_BOTH_CORE_GFXE_C0_RES	0x0000065B

#घोषणा MSR_CORE_C1_RES			0x00000660
#घोषणा MSR_MODULE_C6_RES_MS		0x00000664

#घोषणा MSR_CC6_DEMOTION_POLICY_CONFIG	0x00000668
#घोषणा MSR_MC6_DEMOTION_POLICY_CONFIG	0x00000669

#घोषणा MSR_ATOM_CORE_RATIOS		0x0000066a
#घोषणा MSR_ATOM_CORE_VIDS		0x0000066b
#घोषणा MSR_ATOM_CORE_TURBO_RATIOS	0x0000066c
#घोषणा MSR_ATOM_CORE_TURBO_VIDS	0x0000066d


#घोषणा MSR_CORE_PERF_LIMIT_REASONS	0x00000690
#घोषणा MSR_GFX_PERF_LIMIT_REASONS	0x000006B0
#घोषणा MSR_RING_PERF_LIMIT_REASONS	0x000006B1

/* Hardware P state पूर्णांकerface */
#घोषणा MSR_PPERF			0x0000064e
#घोषणा MSR_PERF_LIMIT_REASONS		0x0000064f
#घोषणा MSR_PM_ENABLE			0x00000770
#घोषणा MSR_HWP_CAPABILITIES		0x00000771
#घोषणा MSR_HWP_REQUEST_PKG		0x00000772
#घोषणा MSR_HWP_INTERRUPT		0x00000773
#घोषणा MSR_HWP_REQUEST 		0x00000774
#घोषणा MSR_HWP_STATUS			0x00000777

/* CPUID.6.EAX */
#घोषणा HWP_BASE_BIT			(1<<7)
#घोषणा HWP_NOTIFICATIONS_BIT		(1<<8)
#घोषणा HWP_ACTIVITY_WINDOW_BIT		(1<<9)
#घोषणा HWP_ENERGY_PERF_PREFERENCE_BIT	(1<<10)
#घोषणा HWP_PACKAGE_LEVEL_REQUEST_BIT	(1<<11)

/* IA32_HWP_CAPABILITIES */
#घोषणा HWP_HIGHEST_PERF(x)		(((x) >> 0) & 0xff)
#घोषणा HWP_GUARANTEED_PERF(x)		(((x) >> 8) & 0xff)
#घोषणा HWP_MOSTEFFICIENT_PERF(x)	(((x) >> 16) & 0xff)
#घोषणा HWP_LOWEST_PERF(x)		(((x) >> 24) & 0xff)

/* IA32_HWP_REQUEST */
#घोषणा HWP_MIN_PERF(x) 		(x & 0xff)
#घोषणा HWP_MAX_PERF(x) 		((x & 0xff) << 8)
#घोषणा HWP_DESIRED_PERF(x)		((x & 0xff) << 16)
#घोषणा HWP_ENERGY_PERF_PREFERENCE(x)	(((अचिन्हित दीर्घ दीर्घ) x & 0xff) << 24)
#घोषणा HWP_EPP_PERFORMANCE		0x00
#घोषणा HWP_EPP_BALANCE_PERFORMANCE	0x80
#घोषणा HWP_EPP_BALANCE_POWERSAVE	0xC0
#घोषणा HWP_EPP_POWERSAVE		0xFF
#घोषणा HWP_ACTIVITY_WINDOW(x)		((अचिन्हित दीर्घ दीर्घ)(x & 0xff3) << 32)
#घोषणा HWP_PACKAGE_CONTROL(x)		((अचिन्हित दीर्घ दीर्घ)(x & 0x1) << 42)

/* IA32_HWP_STATUS */
#घोषणा HWP_GUARANTEED_CHANGE(x)	(x & 0x1)
#घोषणा HWP_EXCURSION_TO_MINIMUM(x)	(x & 0x4)

/* IA32_HWP_INTERRUPT */
#घोषणा HWP_CHANGE_TO_GUARANTEED_INT(x)	(x & 0x1)
#घोषणा HWP_EXCURSION_TO_MINIMUM_INT(x)	(x & 0x2)

#घोषणा MSR_AMD64_MC0_MASK		0xc0010044

#घोषणा MSR_IA32_MCx_CTL(x)		(MSR_IA32_MC0_CTL + 4*(x))
#घोषणा MSR_IA32_MCx_STATUS(x)		(MSR_IA32_MC0_STATUS + 4*(x))
#घोषणा MSR_IA32_MCx_ADDR(x)		(MSR_IA32_MC0_ADDR + 4*(x))
#घोषणा MSR_IA32_MCx_MISC(x)		(MSR_IA32_MC0_MISC + 4*(x))

#घोषणा MSR_AMD64_MCx_MASK(x)		(MSR_AMD64_MC0_MASK + (x))

/* These are consecutive and not in the normal 4er MCE bank block */
#घोषणा MSR_IA32_MC0_CTL2		0x00000280
#घोषणा MSR_IA32_MCx_CTL2(x)		(MSR_IA32_MC0_CTL2 + (x))

#घोषणा MSR_P6_PERFCTR0			0x000000c1
#घोषणा MSR_P6_PERFCTR1			0x000000c2
#घोषणा MSR_P6_EVNTSEL0			0x00000186
#घोषणा MSR_P6_EVNTSEL1			0x00000187

#घोषणा MSR_KNC_PERFCTR0               0x00000020
#घोषणा MSR_KNC_PERFCTR1               0x00000021
#घोषणा MSR_KNC_EVNTSEL0               0x00000028
#घोषणा MSR_KNC_EVNTSEL1               0x00000029

/* Alternative perfctr range with full access. */
#घोषणा MSR_IA32_PMC0			0x000004c1

/* Auto-reload via MSR instead of DS area */
#घोषणा MSR_RELOAD_PMC0			0x000014c1
#घोषणा MSR_RELOAD_FIXED_CTR0		0x00001309

/*
 * AMD64 MSRs. Not complete. See the architecture manual क्रम a more
 * complete list.
 */
#घोषणा MSR_AMD64_PATCH_LEVEL		0x0000008b
#घोषणा MSR_AMD64_TSC_RATIO		0xc0000104
#घोषणा MSR_AMD64_NB_CFG		0xc001001f
#घोषणा MSR_AMD64_PATCH_LOADER		0xc0010020
#घोषणा MSR_AMD_PERF_CTL		0xc0010062
#घोषणा MSR_AMD_PERF_STATUS		0xc0010063
#घोषणा MSR_AMD_PSTATE_DEF_BASE		0xc0010064
#घोषणा MSR_AMD64_OSVW_ID_LENGTH	0xc0010140
#घोषणा MSR_AMD64_OSVW_STATUS		0xc0010141
#घोषणा MSR_AMD_PPIN_CTL		0xc00102f0
#घोषणा MSR_AMD_PPIN			0xc00102f1
#घोषणा MSR_AMD64_CPUID_FN_1		0xc0011004
#घोषणा MSR_AMD64_LS_CFG		0xc0011020
#घोषणा MSR_AMD64_DC_CFG		0xc0011022
#घोषणा MSR_AMD64_BU_CFG2		0xc001102a
#घोषणा MSR_AMD64_IBSFETCHCTL		0xc0011030
#घोषणा MSR_AMD64_IBSFETCHLINAD		0xc0011031
#घोषणा MSR_AMD64_IBSFETCHPHYSAD	0xc0011032
#घोषणा MSR_AMD64_IBSFETCH_REG_COUNT	3
#घोषणा MSR_AMD64_IBSFETCH_REG_MASK	((1UL<<MSR_AMD64_IBSFETCH_REG_COUNT)-1)
#घोषणा MSR_AMD64_IBSOPCTL		0xc0011033
#घोषणा MSR_AMD64_IBSOPRIP		0xc0011034
#घोषणा MSR_AMD64_IBSOPDATA		0xc0011035
#घोषणा MSR_AMD64_IBSOPDATA2		0xc0011036
#घोषणा MSR_AMD64_IBSOPDATA3		0xc0011037
#घोषणा MSR_AMD64_IBSDCLINAD		0xc0011038
#घोषणा MSR_AMD64_IBSDCPHYSAD		0xc0011039
#घोषणा MSR_AMD64_IBSOP_REG_COUNT	7
#घोषणा MSR_AMD64_IBSOP_REG_MASK	((1UL<<MSR_AMD64_IBSOP_REG_COUNT)-1)
#घोषणा MSR_AMD64_IBSCTL		0xc001103a
#घोषणा MSR_AMD64_IBSBRTARGET		0xc001103b
#घोषणा MSR_AMD64_ICIBSEXTDCTL		0xc001103c
#घोषणा MSR_AMD64_IBSOPDATA4		0xc001103d
#घोषणा MSR_AMD64_IBS_REG_COUNT_MAX	8 /* includes MSR_AMD64_IBSBRTARGET */
#घोषणा MSR_AMD64_VM_PAGE_FLUSH		0xc001011e
#घोषणा MSR_AMD64_SEV_ES_GHCB		0xc0010130
#घोषणा MSR_AMD64_SEV			0xc0010131
#घोषणा MSR_AMD64_SEV_ENABLED_BIT	0
#घोषणा MSR_AMD64_SEV_ES_ENABLED_BIT	1
#घोषणा MSR_AMD64_SEV_ENABLED		BIT_ULL(MSR_AMD64_SEV_ENABLED_BIT)
#घोषणा MSR_AMD64_SEV_ES_ENABLED	BIT_ULL(MSR_AMD64_SEV_ES_ENABLED_BIT)

#घोषणा MSR_AMD64_VIRT_SPEC_CTRL	0xc001011f

/* Fam 17h MSRs */
#घोषणा MSR_F17H_IRPERF			0xc00000e9

/* Fam 16h MSRs */
#घोषणा MSR_F16H_L2I_PERF_CTL		0xc0010230
#घोषणा MSR_F16H_L2I_PERF_CTR		0xc0010231
#घोषणा MSR_F16H_DR1_ADDR_MASK		0xc0011019
#घोषणा MSR_F16H_DR2_ADDR_MASK		0xc001101a
#घोषणा MSR_F16H_DR3_ADDR_MASK		0xc001101b
#घोषणा MSR_F16H_DR0_ADDR_MASK		0xc0011027

/* Fam 15h MSRs */
#घोषणा MSR_F15H_CU_PWR_ACCUMULATOR     0xc001007a
#घोषणा MSR_F15H_CU_MAX_PWR_ACCUMULATOR 0xc001007b
#घोषणा MSR_F15H_PERF_CTL		0xc0010200
#घोषणा MSR_F15H_PERF_CTL0		MSR_F15H_PERF_CTL
#घोषणा MSR_F15H_PERF_CTL1		(MSR_F15H_PERF_CTL + 2)
#घोषणा MSR_F15H_PERF_CTL2		(MSR_F15H_PERF_CTL + 4)
#घोषणा MSR_F15H_PERF_CTL3		(MSR_F15H_PERF_CTL + 6)
#घोषणा MSR_F15H_PERF_CTL4		(MSR_F15H_PERF_CTL + 8)
#घोषणा MSR_F15H_PERF_CTL5		(MSR_F15H_PERF_CTL + 10)

#घोषणा MSR_F15H_PERF_CTR		0xc0010201
#घोषणा MSR_F15H_PERF_CTR0		MSR_F15H_PERF_CTR
#घोषणा MSR_F15H_PERF_CTR1		(MSR_F15H_PERF_CTR + 2)
#घोषणा MSR_F15H_PERF_CTR2		(MSR_F15H_PERF_CTR + 4)
#घोषणा MSR_F15H_PERF_CTR3		(MSR_F15H_PERF_CTR + 6)
#घोषणा MSR_F15H_PERF_CTR4		(MSR_F15H_PERF_CTR + 8)
#घोषणा MSR_F15H_PERF_CTR5		(MSR_F15H_PERF_CTR + 10)

#घोषणा MSR_F15H_NB_PERF_CTL		0xc0010240
#घोषणा MSR_F15H_NB_PERF_CTR		0xc0010241
#घोषणा MSR_F15H_PTSC			0xc0010280
#घोषणा MSR_F15H_IC_CFG			0xc0011021
#घोषणा MSR_F15H_EX_CFG			0xc001102c

/* Fam 10h MSRs */
#घोषणा MSR_FAM10H_MMIO_CONF_BASE	0xc0010058
#घोषणा FAM10H_MMIO_CONF_ENABLE		(1<<0)
#घोषणा FAM10H_MMIO_CONF_BUSRANGE_MASK	0xf
#घोषणा FAM10H_MMIO_CONF_BUSRANGE_SHIFT 2
#घोषणा FAM10H_MMIO_CONF_BASE_MASK	0xfffffffULL
#घोषणा FAM10H_MMIO_CONF_BASE_SHIFT	20
#घोषणा MSR_FAM10H_NODE_ID		0xc001100c
#घोषणा MSR_F10H_DECFG			0xc0011029
#घोषणा MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT	1
#घोषणा MSR_F10H_DECFG_LFENCE_SERIALIZE		BIT_ULL(MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT)

/* K8 MSRs */
#घोषणा MSR_K8_TOP_MEM1			0xc001001a
#घोषणा MSR_K8_TOP_MEM2			0xc001001d
#घोषणा MSR_AMD64_SYSCFG		0xc0010010
#घोषणा MSR_AMD64_SYSCFG_MEM_ENCRYPT_BIT	23
#घोषणा MSR_AMD64_SYSCFG_MEM_ENCRYPT	BIT_ULL(MSR_AMD64_SYSCFG_MEM_ENCRYPT_BIT)
#घोषणा MSR_K8_INT_PENDING_MSG		0xc0010055
/* C1E active bits in पूर्णांक pending message */
#घोषणा K8_INTP_C1E_ACTIVE_MASK		0x18000000
#घोषणा MSR_K8_TSEG_ADDR		0xc0010112
#घोषणा MSR_K8_TSEG_MASK		0xc0010113
#घोषणा K8_MTRRFIXRANGE_DRAM_ENABLE	0x00040000 /* MtrrFixDramEn bit    */
#घोषणा K8_MTRRFIXRANGE_DRAM_MODIFY	0x00080000 /* MtrrFixDramModEn bit */
#घोषणा K8_MTRR_RDMEM_WRMEM_MASK	0x18181818 /* Mask: RdMem|WrMem    */

/* K7 MSRs */
#घोषणा MSR_K7_EVNTSEL0			0xc0010000
#घोषणा MSR_K7_PERFCTR0			0xc0010004
#घोषणा MSR_K7_EVNTSEL1			0xc0010001
#घोषणा MSR_K7_PERFCTR1			0xc0010005
#घोषणा MSR_K7_EVNTSEL2			0xc0010002
#घोषणा MSR_K7_PERFCTR2			0xc0010006
#घोषणा MSR_K7_EVNTSEL3			0xc0010003
#घोषणा MSR_K7_PERFCTR3			0xc0010007
#घोषणा MSR_K7_CLK_CTL			0xc001001b
#घोषणा MSR_K7_HWCR			0xc0010015
#घोषणा MSR_K7_HWCR_SMMLOCK_BIT		0
#घोषणा MSR_K7_HWCR_SMMLOCK		BIT_ULL(MSR_K7_HWCR_SMMLOCK_BIT)
#घोषणा MSR_K7_HWCR_IRPERF_EN_BIT	30
#घोषणा MSR_K7_HWCR_IRPERF_EN		BIT_ULL(MSR_K7_HWCR_IRPERF_EN_BIT)
#घोषणा MSR_K7_FID_VID_CTL		0xc0010041
#घोषणा MSR_K7_FID_VID_STATUS		0xc0010042

/* K6 MSRs */
#घोषणा MSR_K6_WHCR			0xc0000082
#घोषणा MSR_K6_UWCCR			0xc0000085
#घोषणा MSR_K6_EPMR			0xc0000086
#घोषणा MSR_K6_PSOR			0xc0000087
#घोषणा MSR_K6_PFIR			0xc0000088

/* Centaur-Hauls/IDT defined MSRs. */
#घोषणा MSR_IDT_FCR1			0x00000107
#घोषणा MSR_IDT_FCR2			0x00000108
#घोषणा MSR_IDT_FCR3			0x00000109
#घोषणा MSR_IDT_FCR4			0x0000010a

#घोषणा MSR_IDT_MCR0			0x00000110
#घोषणा MSR_IDT_MCR1			0x00000111
#घोषणा MSR_IDT_MCR2			0x00000112
#घोषणा MSR_IDT_MCR3			0x00000113
#घोषणा MSR_IDT_MCR4			0x00000114
#घोषणा MSR_IDT_MCR5			0x00000115
#घोषणा MSR_IDT_MCR6			0x00000116
#घोषणा MSR_IDT_MCR7			0x00000117
#घोषणा MSR_IDT_MCR_CTRL		0x00000120

/* VIA Cyrix defined MSRs*/
#घोषणा MSR_VIA_FCR			0x00001107
#घोषणा MSR_VIA_LONGHAUL		0x0000110a
#घोषणा MSR_VIA_RNG			0x0000110b
#घोषणा MSR_VIA_BCR2			0x00001147

/* Transmeta defined MSRs */
#घोषणा MSR_TMTA_LONGRUN_CTRL		0x80868010
#घोषणा MSR_TMTA_LONGRUN_FLAGS		0x80868011
#घोषणा MSR_TMTA_LRTI_READOUT		0x80868018
#घोषणा MSR_TMTA_LRTI_VOLT_MHZ		0x8086801a

/* Intel defined MSRs. */
#घोषणा MSR_IA32_P5_MC_ADDR		0x00000000
#घोषणा MSR_IA32_P5_MC_TYPE		0x00000001
#घोषणा MSR_IA32_TSC			0x00000010
#घोषणा MSR_IA32_PLATFORM_ID		0x00000017
#घोषणा MSR_IA32_EBL_CR_POWERON		0x0000002a
#घोषणा MSR_EBC_FREQUENCY_ID		0x0000002c
#घोषणा MSR_SMI_COUNT			0x00000034

/* Referred to as IA32_FEATURE_CONTROL in Intel's SDM. */
#घोषणा MSR_IA32_FEAT_CTL		0x0000003a
#घोषणा FEAT_CTL_LOCKED				BIT(0)
#घोषणा FEAT_CTL_VMX_ENABLED_INSIDE_SMX		BIT(1)
#घोषणा FEAT_CTL_VMX_ENABLED_OUTSIDE_SMX	BIT(2)
#घोषणा FEAT_CTL_SGX_LC_ENABLED			BIT(17)
#घोषणा FEAT_CTL_SGX_ENABLED			BIT(18)
#घोषणा FEAT_CTL_LMCE_ENABLED			BIT(20)

#घोषणा MSR_IA32_TSC_ADJUST             0x0000003b
#घोषणा MSR_IA32_BNDCFGS		0x00000d90

#घोषणा MSR_IA32_BNDCFGS_RSVD		0x00000ffc

#घोषणा MSR_IA32_XSS			0x00000da0

#घोषणा MSR_IA32_APICBASE		0x0000001b
#घोषणा MSR_IA32_APICBASE_BSP		(1<<8)
#घोषणा MSR_IA32_APICBASE_ENABLE	(1<<11)
#घोषणा MSR_IA32_APICBASE_BASE		(0xfffff<<12)

#घोषणा MSR_IA32_UCODE_WRITE		0x00000079
#घोषणा MSR_IA32_UCODE_REV		0x0000008b

/* Intel SGX Launch Enclave Public Key Hash MSRs */
#घोषणा MSR_IA32_SGXLEPUBKEYHASH0	0x0000008C
#घोषणा MSR_IA32_SGXLEPUBKEYHASH1	0x0000008D
#घोषणा MSR_IA32_SGXLEPUBKEYHASH2	0x0000008E
#घोषणा MSR_IA32_SGXLEPUBKEYHASH3	0x0000008F

#घोषणा MSR_IA32_SMM_MONITOR_CTL	0x0000009b
#घोषणा MSR_IA32_SMBASE			0x0000009e

#घोषणा MSR_IA32_PERF_STATUS		0x00000198
#घोषणा MSR_IA32_PERF_CTL		0x00000199
#घोषणा INTEL_PERF_CTL_MASK		0xffff

#घोषणा MSR_IA32_MPERF			0x000000e7
#घोषणा MSR_IA32_APERF			0x000000e8

#घोषणा MSR_IA32_THERM_CONTROL		0x0000019a
#घोषणा MSR_IA32_THERM_INTERRUPT	0x0000019b

#घोषणा THERM_INT_HIGH_ENABLE		(1 << 0)
#घोषणा THERM_INT_LOW_ENABLE		(1 << 1)
#घोषणा THERM_INT_PLN_ENABLE		(1 << 24)

#घोषणा MSR_IA32_THERM_STATUS		0x0000019c

#घोषणा THERM_STATUS_PROCHOT		(1 << 0)
#घोषणा THERM_STATUS_POWER_LIMIT	(1 << 10)

#घोषणा MSR_THERM2_CTL			0x0000019d

#घोषणा MSR_THERM2_CTL_TM_SELECT	(1ULL << 16)

#घोषणा MSR_IA32_MISC_ENABLE		0x000001a0

#घोषणा MSR_IA32_TEMPERATURE_TARGET	0x000001a2

#घोषणा MSR_MISC_FEATURE_CONTROL	0x000001a4
#घोषणा MSR_MISC_PWR_MGMT		0x000001aa

#घोषणा MSR_IA32_ENERGY_PERF_BIAS	0x000001b0
#घोषणा ENERGY_PERF_BIAS_PERFORMANCE		0
#घोषणा ENERGY_PERF_BIAS_BALANCE_PERFORMANCE	4
#घोषणा ENERGY_PERF_BIAS_NORMAL			6
#घोषणा ENERGY_PERF_BIAS_BALANCE_POWERSAVE	8
#घोषणा ENERGY_PERF_BIAS_POWERSAVE		15

#घोषणा MSR_IA32_PACKAGE_THERM_STATUS		0x000001b1

#घोषणा PACKAGE_THERM_STATUS_PROCHOT		(1 << 0)
#घोषणा PACKAGE_THERM_STATUS_POWER_LIMIT	(1 << 10)

#घोषणा MSR_IA32_PACKAGE_THERM_INTERRUPT	0x000001b2

#घोषणा PACKAGE_THERM_INT_HIGH_ENABLE		(1 << 0)
#घोषणा PACKAGE_THERM_INT_LOW_ENABLE		(1 << 1)
#घोषणा PACKAGE_THERM_INT_PLN_ENABLE		(1 << 24)

/* Thermal Thresholds Support */
#घोषणा THERM_INT_THRESHOLD0_ENABLE    (1 << 15)
#घोषणा THERM_SHIFT_THRESHOLD0        8
#घोषणा THERM_MASK_THRESHOLD0          (0x7f << THERM_SHIFT_THRESHOLD0)
#घोषणा THERM_INT_THRESHOLD1_ENABLE    (1 << 23)
#घोषणा THERM_SHIFT_THRESHOLD1        16
#घोषणा THERM_MASK_THRESHOLD1          (0x7f << THERM_SHIFT_THRESHOLD1)
#घोषणा THERM_STATUS_THRESHOLD0        (1 << 6)
#घोषणा THERM_LOG_THRESHOLD0           (1 << 7)
#घोषणा THERM_STATUS_THRESHOLD1        (1 << 8)
#घोषणा THERM_LOG_THRESHOLD1           (1 << 9)

/* MISC_ENABLE bits: architectural */
#घोषणा MSR_IA32_MISC_ENABLE_FAST_STRING_BIT		0
#घोषणा MSR_IA32_MISC_ENABLE_FAST_STRING		(1ULL << MSR_IA32_MISC_ENABLE_FAST_STRING_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_TCC_BIT			1
#घोषणा MSR_IA32_MISC_ENABLE_TCC			(1ULL << MSR_IA32_MISC_ENABLE_TCC_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_EMON_BIT			7
#घोषणा MSR_IA32_MISC_ENABLE_EMON			(1ULL << MSR_IA32_MISC_ENABLE_EMON_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT		11
#घोषणा MSR_IA32_MISC_ENABLE_BTS_UNAVAIL		(1ULL << MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT		12
#घोषणा MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL		(1ULL << MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT	16
#घोषणा MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP		(1ULL << MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_MWAIT_BIT			18
#घोषणा MSR_IA32_MISC_ENABLE_MWAIT			(1ULL << MSR_IA32_MISC_ENABLE_MWAIT_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT		22
#घोषणा MSR_IA32_MISC_ENABLE_LIMIT_CPUID		(1ULL << MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT		23
#घोषणा MSR_IA32_MISC_ENABLE_XTPR_DISABLE		(1ULL << MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT		34
#घोषणा MSR_IA32_MISC_ENABLE_XD_DISABLE			(1ULL << MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT)

/* MISC_ENABLE bits: model-specअगरic, meaning may vary from core to core */
#घोषणा MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT		2
#घोषणा MSR_IA32_MISC_ENABLE_X87_COMPAT			(1ULL << MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_TM1_BIT			3
#घोषणा MSR_IA32_MISC_ENABLE_TM1			(1ULL << MSR_IA32_MISC_ENABLE_TM1_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT	4
#घोषणा MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE		(1ULL << MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT	6
#घोषणा MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE		(1ULL << MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT		8
#घोषणा MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK		(1ULL << MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT	9
#घोषणा MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE		(1ULL << MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_FERR_BIT			10
#घोषणा MSR_IA32_MISC_ENABLE_FERR			(1ULL << MSR_IA32_MISC_ENABLE_FERR_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT		10
#घोषणा MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX		(1ULL << MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_TM2_BIT			13
#घोषणा MSR_IA32_MISC_ENABLE_TM2			(1ULL << MSR_IA32_MISC_ENABLE_TM2_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT	19
#घोषणा MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE		(1ULL << MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT		20
#घोषणा MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK		(1ULL << MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT		24
#घोषणा MSR_IA32_MISC_ENABLE_L1D_CONTEXT		(1ULL << MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT	37
#घोषणा MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE		(1ULL << MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT		38
#घोषणा MSR_IA32_MISC_ENABLE_TURBO_DISABLE		(1ULL << MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT)
#घोषणा MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT	39
#घोषणा MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE		(1ULL << MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT)

/* MISC_FEATURES_ENABLES non-architectural features */
#घोषणा MSR_MISC_FEATURES_ENABLES	0x00000140

#घोषणा MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT	0
#घोषणा MSR_MISC_FEATURES_ENABLES_CPUID_FAULT		BIT_ULL(MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT)
#घोषणा MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT	1

#घोषणा MSR_IA32_TSC_DEADLINE		0x000006E0


#घोषणा MSR_TSX_FORCE_ABORT		0x0000010F

#घोषणा MSR_TFA_RTM_FORCE_ABORT_BIT	0
#घोषणा MSR_TFA_RTM_FORCE_ABORT		BIT_ULL(MSR_TFA_RTM_FORCE_ABORT_BIT)

/* P4/Xeon+ specअगरic */
#घोषणा MSR_IA32_MCG_EAX		0x00000180
#घोषणा MSR_IA32_MCG_EBX		0x00000181
#घोषणा MSR_IA32_MCG_ECX		0x00000182
#घोषणा MSR_IA32_MCG_EDX		0x00000183
#घोषणा MSR_IA32_MCG_ESI		0x00000184
#घोषणा MSR_IA32_MCG_EDI		0x00000185
#घोषणा MSR_IA32_MCG_EBP		0x00000186
#घोषणा MSR_IA32_MCG_ESP		0x00000187
#घोषणा MSR_IA32_MCG_EFLAGS		0x00000188
#घोषणा MSR_IA32_MCG_EIP		0x00000189
#घोषणा MSR_IA32_MCG_RESERVED		0x0000018a

/* Pentium IV perक्रमmance counter MSRs */
#घोषणा MSR_P4_BPU_PERFCTR0		0x00000300
#घोषणा MSR_P4_BPU_PERFCTR1		0x00000301
#घोषणा MSR_P4_BPU_PERFCTR2		0x00000302
#घोषणा MSR_P4_BPU_PERFCTR3		0x00000303
#घोषणा MSR_P4_MS_PERFCTR0		0x00000304
#घोषणा MSR_P4_MS_PERFCTR1		0x00000305
#घोषणा MSR_P4_MS_PERFCTR2		0x00000306
#घोषणा MSR_P4_MS_PERFCTR3		0x00000307
#घोषणा MSR_P4_FLAME_PERFCTR0		0x00000308
#घोषणा MSR_P4_FLAME_PERFCTR1		0x00000309
#घोषणा MSR_P4_FLAME_PERFCTR2		0x0000030a
#घोषणा MSR_P4_FLAME_PERFCTR3		0x0000030b
#घोषणा MSR_P4_IQ_PERFCTR0		0x0000030c
#घोषणा MSR_P4_IQ_PERFCTR1		0x0000030d
#घोषणा MSR_P4_IQ_PERFCTR2		0x0000030e
#घोषणा MSR_P4_IQ_PERFCTR3		0x0000030f
#घोषणा MSR_P4_IQ_PERFCTR4		0x00000310
#घोषणा MSR_P4_IQ_PERFCTR5		0x00000311
#घोषणा MSR_P4_BPU_CCCR0		0x00000360
#घोषणा MSR_P4_BPU_CCCR1		0x00000361
#घोषणा MSR_P4_BPU_CCCR2		0x00000362
#घोषणा MSR_P4_BPU_CCCR3		0x00000363
#घोषणा MSR_P4_MS_CCCR0			0x00000364
#घोषणा MSR_P4_MS_CCCR1			0x00000365
#घोषणा MSR_P4_MS_CCCR2			0x00000366
#घोषणा MSR_P4_MS_CCCR3			0x00000367
#घोषणा MSR_P4_FLAME_CCCR0		0x00000368
#घोषणा MSR_P4_FLAME_CCCR1		0x00000369
#घोषणा MSR_P4_FLAME_CCCR2		0x0000036a
#घोषणा MSR_P4_FLAME_CCCR3		0x0000036b
#घोषणा MSR_P4_IQ_CCCR0			0x0000036c
#घोषणा MSR_P4_IQ_CCCR1			0x0000036d
#घोषणा MSR_P4_IQ_CCCR2			0x0000036e
#घोषणा MSR_P4_IQ_CCCR3			0x0000036f
#घोषणा MSR_P4_IQ_CCCR4			0x00000370
#घोषणा MSR_P4_IQ_CCCR5			0x00000371
#घोषणा MSR_P4_ALF_ESCR0		0x000003ca
#घोषणा MSR_P4_ALF_ESCR1		0x000003cb
#घोषणा MSR_P4_BPU_ESCR0		0x000003b2
#घोषणा MSR_P4_BPU_ESCR1		0x000003b3
#घोषणा MSR_P4_BSU_ESCR0		0x000003a0
#घोषणा MSR_P4_BSU_ESCR1		0x000003a1
#घोषणा MSR_P4_CRU_ESCR0		0x000003b8
#घोषणा MSR_P4_CRU_ESCR1		0x000003b9
#घोषणा MSR_P4_CRU_ESCR2		0x000003cc
#घोषणा MSR_P4_CRU_ESCR3		0x000003cd
#घोषणा MSR_P4_CRU_ESCR4		0x000003e0
#घोषणा MSR_P4_CRU_ESCR5		0x000003e1
#घोषणा MSR_P4_DAC_ESCR0		0x000003a8
#घोषणा MSR_P4_DAC_ESCR1		0x000003a9
#घोषणा MSR_P4_FIRM_ESCR0		0x000003a4
#घोषणा MSR_P4_FIRM_ESCR1		0x000003a5
#घोषणा MSR_P4_FLAME_ESCR0		0x000003a6
#घोषणा MSR_P4_FLAME_ESCR1		0x000003a7
#घोषणा MSR_P4_FSB_ESCR0		0x000003a2
#घोषणा MSR_P4_FSB_ESCR1		0x000003a3
#घोषणा MSR_P4_IQ_ESCR0			0x000003ba
#घोषणा MSR_P4_IQ_ESCR1			0x000003bb
#घोषणा MSR_P4_IS_ESCR0			0x000003b4
#घोषणा MSR_P4_IS_ESCR1			0x000003b5
#घोषणा MSR_P4_ITLB_ESCR0		0x000003b6
#घोषणा MSR_P4_ITLB_ESCR1		0x000003b7
#घोषणा MSR_P4_IX_ESCR0			0x000003c8
#घोषणा MSR_P4_IX_ESCR1			0x000003c9
#घोषणा MSR_P4_MOB_ESCR0		0x000003aa
#घोषणा MSR_P4_MOB_ESCR1		0x000003ab
#घोषणा MSR_P4_MS_ESCR0			0x000003c0
#घोषणा MSR_P4_MS_ESCR1			0x000003c1
#घोषणा MSR_P4_PMH_ESCR0		0x000003ac
#घोषणा MSR_P4_PMH_ESCR1		0x000003ad
#घोषणा MSR_P4_RAT_ESCR0		0x000003bc
#घोषणा MSR_P4_RAT_ESCR1		0x000003bd
#घोषणा MSR_P4_SAAT_ESCR0		0x000003ae
#घोषणा MSR_P4_SAAT_ESCR1		0x000003af
#घोषणा MSR_P4_SSU_ESCR0		0x000003be
#घोषणा MSR_P4_SSU_ESCR1		0x000003bf /* guess: not in manual */

#घोषणा MSR_P4_TBPU_ESCR0		0x000003c2
#घोषणा MSR_P4_TBPU_ESCR1		0x000003c3
#घोषणा MSR_P4_TC_ESCR0			0x000003c4
#घोषणा MSR_P4_TC_ESCR1			0x000003c5
#घोषणा MSR_P4_U2L_ESCR0		0x000003b0
#घोषणा MSR_P4_U2L_ESCR1		0x000003b1

#घोषणा MSR_P4_PEBS_MATRIX_VERT		0x000003f2

/* Intel Core-based CPU perक्रमmance counters */
#घोषणा MSR_CORE_PERF_FIXED_CTR0	0x00000309
#घोषणा MSR_CORE_PERF_FIXED_CTR1	0x0000030a
#घोषणा MSR_CORE_PERF_FIXED_CTR2	0x0000030b
#घोषणा MSR_CORE_PERF_FIXED_CTR3	0x0000030c
#घोषणा MSR_CORE_PERF_FIXED_CTR_CTRL	0x0000038d
#घोषणा MSR_CORE_PERF_GLOBAL_STATUS	0x0000038e
#घोषणा MSR_CORE_PERF_GLOBAL_CTRL	0x0000038f
#घोषणा MSR_CORE_PERF_GLOBAL_OVF_CTRL	0x00000390

#घोषणा MSR_PERF_METRICS		0x00000329

/* PERF_GLOBAL_OVF_CTL bits */
#घोषणा MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT	55
#घोषणा MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI		(1ULL << MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT)
#घोषणा MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT		62
#घोषणा MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF			(1ULL <<  MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT)
#घोषणा MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT		63
#घोषणा MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD			(1ULL << MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT)

/* Geode defined MSRs */
#घोषणा MSR_GEODE_BUSCONT_CONF0		0x00001900

/* Intel VT MSRs */
#घोषणा MSR_IA32_VMX_BASIC              0x00000480
#घोषणा MSR_IA32_VMX_PINBASED_CTLS      0x00000481
#घोषणा MSR_IA32_VMX_PROCBASED_CTLS     0x00000482
#घोषणा MSR_IA32_VMX_EXIT_CTLS          0x00000483
#घोषणा MSR_IA32_VMX_ENTRY_CTLS         0x00000484
#घोषणा MSR_IA32_VMX_MISC               0x00000485
#घोषणा MSR_IA32_VMX_CR0_FIXED0         0x00000486
#घोषणा MSR_IA32_VMX_CR0_FIXED1         0x00000487
#घोषणा MSR_IA32_VMX_CR4_FIXED0         0x00000488
#घोषणा MSR_IA32_VMX_CR4_FIXED1         0x00000489
#घोषणा MSR_IA32_VMX_VMCS_ENUM          0x0000048a
#घोषणा MSR_IA32_VMX_PROCBASED_CTLS2    0x0000048b
#घोषणा MSR_IA32_VMX_EPT_VPID_CAP       0x0000048c
#घोषणा MSR_IA32_VMX_TRUE_PINBASED_CTLS  0x0000048d
#घोषणा MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x0000048e
#घोषणा MSR_IA32_VMX_TRUE_EXIT_CTLS      0x0000048f
#घोषणा MSR_IA32_VMX_TRUE_ENTRY_CTLS     0x00000490
#घोषणा MSR_IA32_VMX_VMFUNC             0x00000491

/* VMX_BASIC bits and biपंचांगasks */
#घोषणा VMX_BASIC_VMCS_SIZE_SHIFT	32
#घोषणा VMX_BASIC_TRUE_CTLS		(1ULL << 55)
#घोषणा VMX_BASIC_64		0x0001000000000000LLU
#घोषणा VMX_BASIC_MEM_TYPE_SHIFT	50
#घोषणा VMX_BASIC_MEM_TYPE_MASK	0x003c000000000000LLU
#घोषणा VMX_BASIC_MEM_TYPE_WB	6LLU
#घोषणा VMX_BASIC_INOUT		0x0040000000000000LLU

/* MSR_IA32_VMX_MISC bits */
#घोषणा MSR_IA32_VMX_MISC_INTEL_PT                 (1ULL << 14)
#घोषणा MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS (1ULL << 29)
#घोषणा MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE   0x1F
/* AMD-V MSRs */

#घोषणा MSR_VM_CR                       0xc0010114
#घोषणा MSR_VM_IGNNE                    0xc0010115
#घोषणा MSR_VM_HSAVE_PA                 0xc0010117

#पूर्ण_अगर /* _ASM_X86_MSR_INDEX_H */
