regmap:
-   name: SPI_CTRL
    description: SPI CONTROL REGISTER
    address: 0
    bitfields:
    -   name: SPI_EN
        description: Enable SPI
        reset: 0
        width: 1
        lsb: 0
        access: rw
        hardware: o
        enums: []
    -   name: MASTER_EN
        description: Enable SPI as Master (0 -> Slave / 1 -> Master) 
        reset: 0
        width: 1
        lsb: 1
        access: rw
        hardware: o
        enums: []
    -   name: CPOL
        description: Clock Polarity
        reset: 0
        width: 1
        lsb: 2
        access: rw
        hardware: o
        enums: []
    -   name: CPHA
        description: Clock Phase
        reset: 0
        width: 1
        lsb: 3
        access: rw
        hardware: o
        enums: []
    -   name: CLK_DIV
        description: Clock Divider for SPI Clock Generation
        reset: 0
        width: 8
        lsb: 4
        access: rw
        hardware: o
        enums: []
    -   name: CS
        description: Chip Select
        reset: 0
        width: 2
        lsb: 12
        access: rw
        hardware: o
        enums: []


-   name: SPI_STAT
    description: SPI STATUS REGISTER
    address: 4
    bitfields:
    -   name: TX_RDY
        description: Transmitter Ready
        reset: 1
        width: 1
        lsb: 0
        access: ro
        hardware: i
        enums: []
    -   name: TX_DONE
        description: Transmitter Done
        reset: 0
        width: 1
        lsb: 1
        access: roc
        hardware: i
        enums: []
    -   name: RX_RDY
        description: Receiver Ready
        reset: 1
        width: 1
        lsb: 2
        access: ro
        hardware: i
        enums: []
    -   name: RX_DONE
        description: Receiver Done
        reset: 0
        width: 1
        lsb: 3
        access: roc
        hardware: i
        enums: []
    -   name: BUSY
        description: SPI is busy
        reset: 0
        width: 1
        lsb: 4
        access: ro
        hardware: i
        enums: []

-   name: SPI_DATA
    description: SPI DATA REGISTER
    address: 8
    bitfields:
    -   name: TX_DATA
        description: SPI TX Data
        reset: 0
        width: 8
        lsb: 0
        access: wo
        hardware: o
        enums: []
    -   name: RX_DATA
        description: SPI RX Data
        reset: 0
        width: 8
        lsb: 8
        access: ro
        hardware: i
        enums: []

