DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "retime1_i"
duLibraryName "conv_lib"
duName "retime"
elements [
(GiElement
name "dataw_g"
type "natural"
value "ifft_loop_bits_g+2"
)
(GiElement
name "stages_g"
type "natural"
value "5"
)
]
mwi 0
uid 29920,0
)
(Instance
name "mci_i"
duLibraryName "conv_lib"
duName "convmci"
elements [
]
mwi 0
uid 31530,0
)
(Instance
name "pwr1_i"
duLibraryName "conv_lib"
duName "conv_pwr"
elements [
]
mwi 0
uid 33065,0
)
(Instance
name "fft_str_i"
duLibraryName "conv_lib"
duName "conv_fft_str"
elements [
(GiElement
name "dbits_g"
type "natural"
value "32"
)
(GiElement
name "depth_g"
type "natural"
value "fft_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "pages_g"
type "natural"
value "4"
e "-- lte 2**pgbits_g"
)
(GiElement
name "pgbits_g"
type "natural"
value "2"
)
(GiElement
name "loop_g"
type "natural"
value "ifft_loop_g"
e "-- number of output frame repeats lte 2**loop_bits_g "
)
(GiElement
name "loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
]
mwi 0
uid 36996,0
)
(Instance
name "fop_str_i"
duLibraryName "conv_lib"
duName "fop_str"
elements [
(GiElement
name "ddr_g"
type "natural"
value "ddr_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "ifft_g"
type "natural"
value "ifft_g"
)
(GiElement
name "ifft_loop_g"
type "natural"
value "ifft_loop_g"
e "-- number of output frame repeats lte 2**ifft_loop_bits_g"
)
(GiElement
name "ifft_loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
(GiElement
name "fop_num_bits_g"
type "natural"
value "fop_num_bits_g"
)
(GiElement
name "delay_g"
type "natural"
value "2"
)
(GiElement
name "delaybits_g"
type "natural"
value "3"
)
]
mwi 0
uid 37095,0
)
(Instance
name "ifft_ctrl_i"
duLibraryName "conv_lib"
duName "conv_ifft_ctrl"
elements [
(GiElement
name "stages_g"
type "natural"
value "4"
)
(GiElement
name "loop_g"
type "natural"
value "ifft_loop_g"
e "lte 2**loop_bits_g"
)
(GiElement
name "loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
]
mwi 0
uid 37166,0
)
(Instance
name "result_str0_i"
duLibraryName "conv_lib"
duName "conv_result_str"
elements [
(GiElement
name "dbits_g"
type "natural"
value "32"
)
(GiElement
name "depth_g"
type "natural"
value "fft_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "pages_g"
type "natural"
value "res_pages_g+4"
e "-- lte 2**pgbits_g"
)
(GiElement
name "pgbits_g"
type "natural"
value "integer(ceil(log2(real(res_pages_g+4))))"
)
]
mwi 0
uid 37236,0
)
(Instance
name "fft_i"
duLibraryName "conv_lib"
duName "conv_fft"
elements [
(GiElement
name "ptsnum_g"
type "natural"
value "fft_g"
)
]
mwi 0
uid 37762,0
)
(Instance
name "convreset_i"
duLibraryName "conv_lib"
duName "convreset_sync"
elements [
]
mwi 0
uid 39314,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb7"
number "7"
)
(EmbeddedInstance
name "eb8"
number "8"
)
(EmbeddedInstance
name "eb9"
number "9"
)
(EmbeddedInstance
name "eb10"
number "10"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "ifft_g-1"
insts [
(Instance
name "coef_i"
duLibraryName "conv_lib"
duName "conv_coef_str"
elements [
(GiElement
name "dbits_g"
type "natural"
value "32"
)
(GiElement
name "depth_g"
type "natural"
value "fft_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "loop_g"
type "natural"
value "ifft_loop_g"
)
]
mwi 0
uid 20487,0
)
(Instance
name "mult_i"
duLibraryName "conv_lib"
duName "conv_mult"
elements [
]
mwi 0
uid 32939,0
)
]
)
(FrameInstance
name "g1"
lb "0"
rb "2*ifft_g-1"
insts [
(Instance
name "pwr_i"
duLibraryName "conv_lib"
duName "conv_pwr"
elements [
]
mwi 0
uid 33002,0
)
(Instance
name "ifft_i"
duLibraryName "conv_lib"
duName "conv_ifft"
elements [
(GiElement
name "ptsnum_g"
type "natural"
value "fft_g"
)
]
mwi 0
uid 37679,0
)
]
)
(FrameInstance
name "g2"
lb "0"
rb "ifft_loop_g-1"
frInsts [
(FrameInstance
name "g3"
lb "0"
rb "2*ifft_g-1"
insts [
(Instance
name "result_str_i"
duLibraryName "conv_lib"
duName "conv_result_str"
elements [
(GiElement
name "dbits_g"
type "natural"
value "32"
)
(GiElement
name "depth_g"
type "natural"
value "fft_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "pages_g"
type "natural"
value "res_pages_g"
e "-- lte 2**pgbits_g"
)
(GiElement
name "pgbits_g"
type "natural"
value "integer(ceil(log2(real(res_pages_g))))"
)
]
mwi 0
uid 34825,0
)
]
)
]
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hdl"
)
(vvPair
variable "HDSDir"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hds\\conv\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hds\\conv\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hds\\conv"
)
(vvPair
variable "d_logical"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hds\\conv"
)
(vvPair
variable "date"
value "11/09/2023"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "conv"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "taylorj"
)
(vvPair
variable "graphical_source_date"
value "09/11/23"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "18:22:03"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT11"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "conv_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "E:/Projects/SKA/FDAS2_dev/conv_lib/designcheck"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "conv"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hds\\conv\\scm.bd"
)
(vvPair
variable "p_logical"
value "E:\\Projects\\SKA\\FDAS2_dev\\CONV\\hds\\conv\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "FDAS2_dev"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "18:31:47"
)
(vvPair
variable "unit"
value "conv"
)
(vvPair
variable "user"
value "taylorj"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 296,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-113000,-70375,-111500,-69625"
)
(Line
uid 12,0
sl 0
ro 270
xt "-111500,-70000,-111000,-70000"
pts [
"-111500,-70000"
"-111000,-70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-117800,-70500,-114000,-69500"
st "CLK_SYS"
ju 2
blo "-114000,-69700"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-85600,-133500,-84800"
st "CLK_SYS                  : std_logic
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-93000,-61375,-91500,-60625"
)
(Line
uid 26,0
sl 0
ro 270
xt "-91500,-61000,-91000,-61000"
pts [
"-91500,-61000"
"-91000,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-100500,-61500,-94000,-60500"
st "CONV_ENABLE"
ju 2
blo "-94000,-60700"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "CONV_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-84800,-133500,-84000"
st "CONV_ENABLE              : std_logic
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-113000,-81375,-111500,-80625"
)
(Line
uid 40,0
sl 0
ro 270
xt "-111500,-81000,-111000,-81000"
pts [
"-111500,-81000"
"-111000,-81000"
]
)
]
)
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-119700,-81500,-114000,-80500"
st "IDATA : (31:0)"
ju 2
blo "-114000,-80700"
tm "WireNameMgr"
)
)
)
*6 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "98500,-11375,100000,-10625"
)
(Line
uid 54,0
sl 0
ro 270
xt "98000,-11000,98500,-11000"
pts [
"98000,-11000"
"98500,-11000"
]
)
]
)
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "101000,-11500,111000,-10500"
st "DDR_ADDROUT : (25:0)"
blo "101000,-10700"
tm "WireNameMgr"
)
)
)
*7 (Net
uid 63,0
lang 2
decl (Decl
n "DDR_ADDROUT"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 19
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-72000,-123000,-71200"
st "DDR_ADDROUT              : std_logic_vector(25 downto 0)
"
)
)
*8 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "98500,-10375,100000,-9625"
)
(Line
uid 68,0
sl 0
ro 270
xt "98000,-10000,98500,-10000"
pts [
"98000,-10000"
"98500,-10000"
]
)
]
)
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "101000,-10500,114100,-9500"
st "DDR_DATAOUT : (ddr_g*512-1:0)"
blo "101000,-9700"
tm "WireNameMgr"
)
)
)
*9 (Net
uid 77,0
lang 2
decl (Decl
n "DDR_DATAOUT"
t "std_logic_vector"
b "(ddr_g*512-1 downto 0)"
preAdd 0
posAdd 0
o 20
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-71200,-118500,-70400"
st "DDR_DATAOUT              : std_logic_vector(ddr_g*512-1 downto 0)
"
)
)
*10 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "98500,-9375,100000,-8625"
)
(Line
uid 96,0
sl 0
ro 270
xt "98000,-9000,98500,-9000"
pts [
"98000,-9000"
"98500,-9000"
]
)
]
)
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "101000,-9500,107900,-8500"
st "DDR_VALIDOUT"
blo "101000,-8700"
tm "WireNameMgr"
)
)
)
*11 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-93000,-63375,-91500,-62625"
)
(Line
uid 124,0
sl 0
ro 270
xt "-91500,-63000,-91000,-63000"
pts [
"-91500,-63000"
"-91000,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "-101100,-63500,-94000,-62500"
st "CONV_TRIGGER"
ju 2
blo "-94000,-62700"
tm "WireNameMgr"
)
)
)
*12 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-113000,-78375,-111500,-77625"
)
(Line
uid 138,0
sl 0
ro 270
xt "-111500,-78000,-111000,-78000"
pts [
"-111500,-78000"
"-111000,-78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "-116000,-78500,-114000,-77500"
st "EOF"
ju 2
blo "-114000,-77700"
tm "WireNameMgr"
)
)
)
*13 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-91000,10625,-89500,11375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-89500,11000,-89000,11000"
pts [
"-89500,11000"
"-89000,11000"
]
)
]
)
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "-103800,10500,-92000,11500"
st "OVERLAP_SIZE : (abits_g-1:0)"
ju 2
blo "-92000,11300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 161,0
lang 2
decl (Decl
n "OVERLAP_SIZE"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 12
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-77600,-119500,-76800"
st "OVERLAP_SIZE             : std_logic_vector(abits_g-1 downto 0)
"
)
)
*15 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "-60500,-54375,-59000,-53625"
)
(Line
uid 166,0
sl 0
ro 270
xt "-61000,-54000,-60500,-54000"
pts [
"-61000,-54000"
"-60500,-54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "-58000,-54500,-53200,-53500"
st "READYOUT"
blo "-58000,-53700"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "-113000,-63375,-111500,-62625"
)
(Line
uid 180,0
sl 0
ro 270
xt "-111500,-63000,-111000,-63000"
pts [
"-111500,-63000"
"-111000,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "-118900,-63500,-114000,-62500"
st "RST_SYS_N"
ju 2
blo "-114000,-62700"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 189,0
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-74400,-133500,-73600"
st "RST_SYS_N                : std_logic
"
)
)
*18 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "-113000,-79375,-111500,-78625"
)
(Line
uid 194,0
sl 0
ro 270
xt "-111500,-79000,-111000,-79000"
pts [
"-111500,-79000"
"-111000,-79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "-116000,-79500,-114000,-78500"
st "SOF"
ju 2
blo "-114000,-78700"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "-113000,-80375,-111500,-79625"
)
(Line
uid 208,0
sl 0
ro 270
xt "-111500,-80000,-111000,-80000"
pts [
"-111500,-80000"
"-111000,-80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
)
xt "-116600,-80500,-114000,-79500"
st "VALID"
ju 2
blo "-114000,-79700"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 217,0
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-72800,-133500,-72000"
st "VALID                    : std_logic
"
)
)
*21 (PortIoIn
uid 749,0
shape (CompositeShape
uid 750,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 751,0
sl 0
ro 270
xt "-91000,16625,-89500,17375"
)
(Line
uid 752,0
sl 0
ro 270
xt "-89500,17000,-89000,17000"
pts [
"-89500,17000"
"-89000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 753,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 754,0
va (VaSet
)
xt "-98700,16500,-92000,17500"
st "DDR_WAITREQ"
ju 2
blo "-92000,17300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 1786,0
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 29,0
)
declText (MLText
uid 1787,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-82400,-123000,-81600"
st "IDATA                    : std_logic_vector(31 downto 0)
"
)
)
*23 (PortIoIn
uid 1788,0
shape (CompositeShape
uid 1789,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1790,0
sl 0
ro 270
xt "-113000,-82375,-111500,-81625"
)
(Line
uid 1791,0
sl 0
ro 270
xt "-111500,-82000,-111000,-82000"
pts [
"-111500,-82000"
"-111000,-82000"
]
)
]
)
sf 1
tg (WTG
uid 1792,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1793,0
va (VaSet
)
xt "-120100,-82500,-114000,-81500"
st "RDATA : (31:0)"
ju 2
blo "-114000,-81700"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 1794,0
lang 2
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 13
suid 30,0
)
declText (MLText
uid 1795,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-76800,-123000,-76000"
st "RDATA                    : std_logic_vector(31 downto 0)
"
)
)
*25 (Net
uid 2377,0
lang 2
decl (Decl
n "MCDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 22
suid 54,0
)
declText (MLText
uid 2378,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-69600,-123000,-68800"
st "MCDATAOUT                : std_logic_vector(31 downto 0)
"
)
)
*26 (PortIoOut
uid 2383,0
shape (CompositeShape
uid 2384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2385,0
sl 0
ro 270
xt "-74500,21625,-73000,22375"
)
(Line
uid 2386,0
sl 0
ro 270
xt "-75000,22000,-74500,22000"
pts [
"-75000,22000"
"-74500,22000"
]
)
]
)
sf 1
tg (WTG
uid 2387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2388,0
va (VaSet
)
xt "-72000,21500,-63500,22500"
st "MCDATAOUT : (31:0)"
blo "-72000,22300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 5563,0
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 88,0
)
declText (MLText
uid 5564,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-86400,-133500,-85600"
st "CLK_MC                   : std_logic
"
)
)
*28 (Net
uid 5571,0
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 89,0
)
declText (MLText
uid 5572,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-75200,-133500,-74400"
st "RST_MC_N                 : std_logic
"
)
)
*29 (Net
uid 5595,0
lang 2
decl (Decl
n "MCDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 92,0
)
declText (MLText
uid 5596,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-80800,-123000,-80000"
st "MCDATA                   : std_logic_vector(31 downto 0)
"
)
)
*30 (Net
uid 5603,0
lang 2
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(19 downto 0)"
preAdd 0
posAdd 0
o 7
suid 93,0
)
declText (MLText
uid 5604,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-81600,-123000,-80800"
st "MCADDR                   : std_logic_vector(19 downto 0)
"
)
)
*31 (HdlText
uid 5631,0
optionalChildren [
*32 (EmbeddedText
uid 5643,0
commentText (CommentText
uid 5644,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5645,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-62000,-99000,-44000,-94000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5646,0
va (VaSet
)
xt "-61800,-98800,-44800,-94800"
st "
-- eb1 1
decode_mcen_filt: for f in 0 to ifft_g-1 generate
  decode_mcen_rpt:  for r in 0 to ifft_loop_g-1 generate
    coef_mcrden_s(f*ifft_loop_g+r) <= filter_coefficients_s.rden when to_integer(unsigned(filter_coefficients_s.addr(16 downto 11))) = r*ifft_g+f else
                                 '0';
    coef_mcwren_s(f*ifft_loop_g+r) <= filter_coefficients_s.wren when to_integer(unsigned(filter_coefficients_s.addr(16 downto 11))) = r*ifft_g+f else
                                 '0';
  end generate decode_mcen_rpt;
end generate decode_mcen_filt;





"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 5632,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-70000,-109000,-62000,-99000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5633,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 5634,0
va (VaSet
font "Arial,8,1"
)
xt "-66850,-105000,-65150,-104000"
st "eb1"
blo "-66850,-104200"
tm "HdlTextNameMgr"
)
*34 (Text
uid 5635,0
va (VaSet
font "Arial,8,1"
)
xt "-66850,-104000,-66050,-103000"
st "1"
blo "-66850,-103200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 5636,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-69750,-100750,-68250,-99250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*35 (Frame
uid 5647,0
shape (RectFrame
uid 5648,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "-25000,-89000,55000,-50000"
)
title (TextAssociate
uid 5649,0
ps "TopLeftStrategy"
text (MLText
uid 5650,0
va (VaSet
)
xt "-25250,-90500,-10850,-89500"
st "g0: FOR i IN 0 TO ifft_g-1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 5651,0
ps "TopLeftStrategy"
shape (Rectangle
uid 5652,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-24600,-88700,-23400,-87300"
)
num (Text
uid 5653,0
va (VaSet
)
xt "-24400,-88500,-23600,-87500"
st "1"
blo "-24400,-87700"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 5654,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 5655,0
va (VaSet
font "Arial,8,1"
)
xt "49000,-50000,56900,-49000"
st "Frame Declarations"
blo "49000,-49200"
)
*37 (MLText
uid 5656,0
va (VaSet
)
xt "49000,-49000,49000,-49000"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "ifft_g-1"
)
*38 (Frame
uid 5672,0
shape (RectFrame
uid 5673,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "-94000,-17000,-27000,9000"
)
title (TextAssociate
uid 5674,0
ps "TopLeftStrategy"
text (MLText
uid 5675,0
va (VaSet
)
xt "-94500,-18500,-79400,-17500"
st "g1: FOR i IN 0 TO 2*ifft_g-1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 5676,0
ps "TopLeftStrategy"
shape (Rectangle
uid 5677,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-93600,-16700,-92400,-15300"
)
num (Text
uid 5678,0
va (VaSet
)
xt "-93400,-16500,-92600,-15500"
st "2"
blo "-93400,-15700"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 5679,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 5680,0
va (VaSet
font "Arial,8,1"
)
xt "-33000,9000,-25100,10000"
st "Frame Declarations"
blo "-33000,9800"
)
*40 (MLText
uid 5681,0
va (VaSet
)
xt "-33000,10000,-33000,10000"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "2*ifft_g-1"
)
*41 (Net
uid 6753,0
lang 2
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 96,0
)
declText (MLText
uid 6754,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-73600,-133500,-72800"
st "SOF                      : std_logic
"
)
)
*42 (Net
uid 6755,0
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 97,0
)
declText (MLText
uid 6756,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-83200,-133500,-82400"
st "EOF                      : std_logic
"
)
)
*43 (PortIoIn
uid 7357,0
shape (CompositeShape
uid 7358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7359,0
sl 0
ro 270
xt "-120000,22625,-118500,23375"
)
(Line
uid 7360,0
sl 0
ro 270
xt "-118500,23000,-118000,23000"
pts [
"-118500,23000"
"-118000,23000"
]
)
]
)
sf 1
tg (WTG
uid 7361,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7362,0
va (VaSet
)
xt "-128000,22500,-121000,23500"
st "MCADDR : (19:0)"
ju 2
blo "-121000,23300"
tm "WireNameMgr"
)
)
)
*44 (PortIoIn
uid 7371,0
shape (CompositeShape
uid 7372,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7373,0
sl 0
ro 270
xt "-120000,21625,-118500,22375"
)
(Line
uid 7374,0
sl 0
ro 270
xt "-118500,22000,-118000,22000"
pts [
"-118500,22000"
"-118000,22000"
]
)
]
)
sf 1
tg (WTG
uid 7375,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7376,0
va (VaSet
)
xt "-127800,21500,-121000,22500"
st "MCDATA : (31:0)"
ju 2
blo "-121000,22300"
tm "WireNameMgr"
)
)
)
*45 (PortIoIn
uid 7387,0
shape (CompositeShape
uid 7388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7389,0
sl 0
ro 270
xt "-120000,27625,-118500,28375"
)
(Line
uid 7390,0
sl 0
ro 270
xt "-118500,28000,-118000,28000"
pts [
"-118500,28000"
"-118000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7391,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7392,0
va (VaSet
)
xt "-124600,27500,-121000,28500"
st "CLK_MC"
ju 2
blo "-121000,28300"
tm "WireNameMgr"
)
)
)
*46 (PortIoIn
uid 7401,0
shape (CompositeShape
uid 7402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7403,0
sl 0
ro 270
xt "-120000,28625,-118500,29375"
)
(Line
uid 7404,0
sl 0
ro 270
xt "-118500,29000,-118000,29000"
pts [
"-118500,29000"
"-118000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7405,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7406,0
va (VaSet
)
xt "-125700,28500,-121000,29500"
st "RST_MC_N"
ju 2
blo "-121000,29300"
tm "WireNameMgr"
)
)
)
*47 (PortIoIn
uid 8136,0
shape (CompositeShape
uid 8137,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8138,0
sl 0
ro 270
xt "-120000,23625,-118500,24375"
)
(Line
uid 8139,0
sl 0
ro 270
xt "-118500,24000,-118000,24000"
pts [
"-118500,24000"
"-118000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8140,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8141,0
va (VaSet
)
xt "-124700,23500,-121000,24500"
st "MCRWN"
ju 2
blo "-121000,24300"
tm "WireNameMgr"
)
)
)
*48 (PortIoIn
uid 8150,0
shape (CompositeShape
uid 8151,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8152,0
sl 0
ro 270
xt "-120000,24625,-118500,25375"
)
(Line
uid 8153,0
sl 0
ro 270
xt "-118500,25000,-118000,25000"
pts [
"-118500,25000"
"-118000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8154,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8155,0
va (VaSet
)
xt "-123900,24500,-121000,25500"
st "MCMS"
ju 2
blo "-121000,25300"
tm "WireNameMgr"
)
)
)
*49 (Frame
uid 9925,0
shape (RectFrame
uid 9926,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "-15000,-23000,24000,10000"
)
title (TextAssociate
uid 9927,0
ps "TopLeftStrategy"
text (MLText
uid 9928,0
va (VaSet
)
xt "-14500,-24500,600,-23500"
st "g3: FOR f IN 0 TO 2*ifft_g-1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 9929,0
ps "TopLeftStrategy"
shape (Rectangle
uid 9930,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-14600,-22700,-13400,-21300"
)
num (Text
uid 9931,0
va (VaSet
)
xt "-14400,-22500,-13600,-21500"
st "4"
blo "-14400,-21700"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 9932,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 9933,0
va (VaSet
font "Arial,8,1"
)
xt "18000,10000,25900,11000"
st "Frame Declarations"
blo "18000,10800"
)
*51 (MLText
uid 9934,0
va (VaSet
)
xt "18000,11000,18000,11000"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "2*ifft_g-1"
)
*52 (Frame
uid 11928,0
shape (RectFrame
uid 11929,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "-17000,-25000,25000,11000"
)
title (TextAssociate
uid 11930,0
ps "TopLeftStrategy"
text (MLText
uid 11931,0
va (VaSet
)
xt "-17050,-26500,-350,-25500"
st "g2: FOR r IN 0 TO ifft_loop_g-1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 11932,0
ps "TopLeftStrategy"
shape (Rectangle
uid 11933,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-16600,-24700,-15400,-23300"
)
num (Text
uid 11934,0
va (VaSet
)
xt "-16400,-24500,-15600,-23500"
st "3"
blo "-16400,-23700"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 11935,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 11936,0
va (VaSet
font "Arial,8,1"
)
xt "19000,11000,26900,12000"
st "Frame Declarations"
blo "19000,11800"
)
*54 (MLText
uid 11937,0
va (VaSet
)
xt "19000,12000,19000,12000"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "ifft_loop_g-1"
)
*55 (HdlText
uid 12668,0
optionalChildren [
*56 (EmbeddedText
uid 12674,0
commentText (CommentText
uid 12675,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12676,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-68000,-47000,-50000,-42000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12677,0
va (VaSet
)
xt "-67800,-46800,-54900,-42800"
st "
-- eb4 4
valid_0_s <= VALID and ready1_s;
READYOUT <= ready1_s;
tie1_s <= '1';                               
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 12669,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-76000,-57000,-68000,-47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12670,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 12671,0
va (VaSet
font "Arial,8,1"
)
xt "-72850,-53000,-71150,-52000"
st "eb4"
blo "-72850,-52200"
tm "HdlTextNameMgr"
)
*58 (Text
uid 12672,0
va (VaSet
font "Arial,8,1"
)
xt "-72850,-52000,-72050,-51000"
st "4"
blo "-72850,-51200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12673,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-75750,-48750,-74250,-47250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*59 (HdlText
uid 12705,0
optionalChildren [
*60 (EmbeddedText
uid 12711,0
commentText (CommentText
uid 12712,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12713,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "50000,-98000,68000,-93000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12714,0
va (VaSet
)
xt "50200,-97800,66400,-93800"
st "
-- eb2 2
loop_addr3_s <= ctrl3_s(ifft_loop_bits_g+1 downto 2);
sof3_s <= ctrl3_s(0);
eof3_s <= ctrl3_s(1);
                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 12706,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "42000,-108000,50000,-98000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12707,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 12708,0
va (VaSet
font "Arial,8,1"
)
xt "45150,-104000,46850,-103000"
st "eb2"
blo "45150,-103200"
tm "HdlTextNameMgr"
)
*62 (Text
uid 12709,0
va (VaSet
font "Arial,8,1"
)
xt "45150,-103000,45950,-102000"
st "2"
blo "45150,-102200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12710,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,-99750,43750,-98250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*63 (HdlText
uid 13602,0
optionalChildren [
*64 (EmbeddedText
uid 13608,0
commentText (CommentText
uid 13609,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13610,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-17000,-110000,1000,-105000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13611,0
va (VaSet
)
xt "-16800,-109800,800,-106800"
st "
-- eb3 3
ctrl2_s <= loop_addr2_s & eof2_s & sof2_s;                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 13603,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-25000,-120000,-17000,-110000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13604,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 13605,0
va (VaSet
font "Arial,8,1"
)
xt "-21850,-116000,-20150,-115000"
st "eb3"
blo "-21850,-115200"
tm "HdlTextNameMgr"
)
*66 (Text
uid 13606,0
va (VaSet
font "Arial,8,1"
)
xt "-21850,-115000,-21050,-114000"
st "3"
blo "-21850,-114200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 13607,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-24750,-111750,-23250,-110250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*67 (HdlText
uid 13640,0
optionalChildren [
*68 (EmbeddedText
uid 13646,0
commentText (CommentText
uid 13647,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13648,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-86000,-99000,-68000,-94000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13649,0
va (VaSet
)
xt "-85800,-98800,-69900,-95800"
st "
-- eb5 5
clken_s <= '1';
ready3_0_s <= '1';                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 13641,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-94000,-109000,-86000,-99000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13642,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 13643,0
va (VaSet
font "Arial,8,1"
)
xt "-90850,-105000,-89150,-104000"
st "eb5"
blo "-90850,-104200"
tm "HdlTextNameMgr"
)
*70 (Text
uid 13644,0
va (VaSet
font "Arial,8,1"
)
xt "-90850,-104000,-90050,-103000"
st "5"
blo "-90850,-103200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 13645,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-93750,-100750,-92250,-99250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*71 (HdlText
uid 13776,0
optionalChildren [
*72 (EmbeddedText
uid 13782,0
commentText (CommentText
uid 13783,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13784,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,29000,72000,34000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13785,0
va (VaSet
)
xt "51200,29200,69300,33200"
st "
-- eb6 6
genrddata: for i in 0 to 2*ifft_g*ifft_loop_g generate
  rddata_s((i+1)*32-1 downto i*32) <= data6_s(i);
end generate;                                        

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 21000
)
)
)
]
shape (Rectangle
uid 13777,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "43000,19000,51000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13778,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 13779,0
va (VaSet
font "Arial,8,1"
)
xt "46150,23000,47850,24000"
st "eb6"
blo "46150,23800"
tm "HdlTextNameMgr"
)
*74 (Text
uid 13780,0
va (VaSet
font "Arial,8,1"
)
xt "46150,24000,46950,25000"
st "6"
blo "46150,24800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 13781,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "43250,27250,44750,28750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*75 (Net
uid 14035,0
lang 2
decl (Decl
n "DDR_WAITREQ"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 254,0
)
declText (MLText
uid 14036,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-76000,-133500,-75200"
st "DDR_WAITREQ              : std_logic
"
)
)
*76 (Net
uid 14039,0
lang 2
decl (Decl
n "DDR_VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 256,0
)
declText (MLText
uid 14040,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-70400,-133500,-69600"
st "DDR_VALIDOUT             : std_logic
"
)
)
*77 (Net
uid 14578,0
lang 2
decl (Decl
n "MCRWN"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 259,0
)
declText (MLText
uid 14579,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-79200,-133500,-78400"
st "MCRWN                    : std_logic
"
)
)
*78 (Net
uid 14580,0
lang 2
decl (Decl
n "MCMS"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 260,0
)
declText (MLText
uid 14581,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-80000,-133500,-79200"
st "MCMS                     : std_logic
"
)
)
*79 (HdlText
uid 15020,0
optionalChildren [
*80 (EmbeddedText
uid 15026,0
commentText (CommentText
uid 15027,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 15028,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-129000,36000,-111000,46000"
)
oxt "0,0,18000,5000"
text (MLText
uid 15029,0
va (VaSet
)
xt "-128800,36200,-111500,46200"
st "
-- eb7 7
-- or mcdataout from conv_coef_str modules
gen_coef_mcdataout : process (mcdataout2_s)
  variable mcdataout_v : std_logic_vector(31 downto 0);
begin
  mcdataout_v := (others => '0');
  for i in 0 to ifft_g-1 loop
    mcdataout_v := mcdataout_v or mcdataout2_s((i+1)*32-1 downto i*32);
  end loop;
  filter_coefficients_rd_s <= mcdataout_v;
end process gen_coef_mcdataout;                                       



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 15021,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-137000,26000,-129000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 15022,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 15023,0
va (VaSet
font "Arial,8,1"
)
xt "-133850,30000,-132150,31000"
st "eb7"
blo "-133850,30800"
tm "HdlTextNameMgr"
)
*82 (Text
uid 15024,0
va (VaSet
font "Arial,8,1"
)
xt "-133850,31000,-133050,32000"
st "7"
blo "-133850,31800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 15025,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-136750,34250,-135250,35750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*83 (Net
uid 15038,0
decl (Decl
n "READYOUT"
t "std_logic"
o 23
suid 266,0
)
declText (MLText
uid 15039,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-68800,-133500,-68000"
st "READYOUT                 : std_logic
"
)
)
*84 (PortIoIn
uid 16906,0
shape (CompositeShape
uid 16907,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16908,0
sl 0
ro 270
xt "-93000,-59375,-91500,-58625"
)
(Line
uid 16909,0
sl 0
ro 270
xt "-91500,-59000,-91000,-59000"
pts [
"-91500,-59000"
"-91000,-59000"
]
)
]
)
sf 1
tg (WTG
uid 16910,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16911,0
va (VaSet
)
xt "-108500,-59500,-94000,-58500"
st "IFFT_LOOP_NUM : (ifft_loop_bits_g:0)"
ju 2
blo "-94000,-58700"
tm "WireNameMgr"
)
)
)
*85 (PortIoOut
uid 17989,0
shape (CompositeShape
uid 17990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17991,0
sl 0
ro 270
xt "98500,-3375,100000,-2625"
)
(Line
uid 17992,0
sl 0
ro 270
xt "98000,-3000,98500,-3000"
pts [
"98000,-3000"
"98500,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17993,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17994,0
va (VaSet
)
xt "101000,-3500,107400,-2500"
st "SEGDONEOUT"
blo "101000,-2700"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 17995,0
lang 2
decl (Decl
n "SEGDONEOUT"
t "std_logic"
o 25
suid 284,0
)
declText (MLText
uid 17996,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-67200,-133500,-66400"
st "SEGDONEOUT               : std_logic
"
)
)
*87 (PortIoOut
uid 18019,0
shape (CompositeShape
uid 18020,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18021,0
sl 0
ro 270
xt "-37500,-75375,-36000,-74625"
)
(Line
uid 18022,0
sl 0
ro 270
xt "-38000,-75000,-37500,-75000"
pts [
"-38000,-75000"
"-37500,-75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18023,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18024,0
va (VaSet
)
xt "-35000,-75500,-28500,-74500"
st "MCREADYOUT"
blo "-35000,-74700"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 18025,0
lang 2
decl (Decl
n "MCREADYOUT"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 287,0
)
declText (MLText
uid 18026,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-66400,-133500,-65600"
st "MCREADYOUT               : std_logic
"
)
)
*89 (Net
uid 18962,0
decl (Decl
n "IFFT_LOOP_NUM"
t "std_logic_vector"
b "(ifft_loop_bits_g downto 0)"
o 24
suid 290,0
)
declText (MLText
uid 18963,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-68000,-116000,-67200"
st "IFFT_LOOP_NUM            : std_logic_vector(ifft_loop_bits_g downto 0)
"
)
)
*90 (SaComponent
uid 20487,0
optionalChildren [
*91 (CptPort
uid 20427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20428,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-66375,-22000,-65625"
)
tg (CPTG
uid 20429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20430,0
va (VaSet
)
xt "-21000,-66500,-17200,-65500"
st "CLK_SYS"
blo "-21000,-65700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*92 (CptPort
uid 20431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20432,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-65375,-22000,-64625"
)
tg (CPTG
uid 20433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20434,0
va (VaSet
)
xt "-21000,-65500,-16100,-64500"
st "RST_SYS_N"
blo "-21000,-64700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*93 (CptPort
uid 20435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20436,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "2000,-69375,2750,-68625"
)
tg (CPTG
uid 20437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20438,0
va (VaSet
)
xt "-9500,-69500,1000,-68500"
st "RDATAOUT : (dbits_g-1:0)"
ju 2
blo "1000,-68700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDATAOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*94 (CptPort
uid 20439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20440,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "2000,-68375,2750,-67625"
)
tg (CPTG
uid 20441,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20442,0
va (VaSet
)
xt "-9100,-68500,1000,-67500"
st "IDATAOUT : (dbits_g-1:0)"
ju 2
blo "1000,-67700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "IDATAOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 6
suid 4,0
)
)
)
*95 (CptPort
uid 20443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20444,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-68375,-22000,-67625"
)
tg (CPTG
uid 20445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20446,0
va (VaSet
)
xt "-21000,-68500,-13200,-67500"
st "RDEN : (loop_g-1:0)"
blo "-21000,-67700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDEN"
t "std_logic_vector"
b "(loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 7
suid 5,0
)
)
)
*96 (CptPort
uid 20447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20448,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-69375,-22000,-68625"
)
tg (CPTG
uid 20449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20450,0
va (VaSet
)
xt "-21000,-69500,-11400,-68500"
st "RDADDR : (abits_g-1:0)"
blo "-21000,-68700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDADDR"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 8
suid 6,0
)
)
)
*97 (CptPort
uid 20451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20452,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-57375,-22000,-56625"
)
tg (CPTG
uid 20453,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20454,0
va (VaSet
)
xt "-21000,-57500,-17400,-56500"
st "CLK_MC"
blo "-21000,-56700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 7,0
)
)
)
*98 (CptPort
uid 20455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20456,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-56375,-22000,-55625"
)
tg (CPTG
uid 20457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20458,0
va (VaSet
)
xt "-21000,-56500,-16300,-55500"
st "RST_MC_N"
blo "-21000,-55700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 8,0
)
)
)
*99 (CptPort
uid 20459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20460,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-61375,-22000,-60625"
)
tg (CPTG
uid 20461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20462,0
va (VaSet
)
xt "-21000,-61500,-12000,-60500"
st "MCADDR : (abits_g:0)"
blo "-21000,-60700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(abits_g downto 0)"
preAdd 0
posAdd 0
o 11
suid 9,0
)
)
)
*100 (CptPort
uid 20463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20464,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-60375,-22000,-59625"
)
tg (CPTG
uid 20465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20466,0
va (VaSet
)
xt "-21000,-60500,-11500,-59500"
st "MCRDEN : (loop_g-1:0)"
blo "-21000,-59700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCRDEN"
t "std_logic_vector"
b "(loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 12
suid 10,0
)
)
)
*101 (CptPort
uid 20467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20468,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "2000,-62375,2750,-61625"
)
tg (CPTG
uid 20469,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20470,0
va (VaSet
)
xt "-10200,-62500,1000,-61500"
st "MCDATAOUT : (dbits_g-1:0)"
ju 2
blo "1000,-61700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MCDATAOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 13
suid 11,0
)
)
)
*102 (CptPort
uid 20471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20472,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-59375,-22000,-58625"
)
tg (CPTG
uid 20473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20474,0
va (VaSet
)
xt "-21000,-59500,-11300,-58500"
st "MCWREN : (loop_g-1:0)"
blo "-21000,-58700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCWREN"
t "std_logic_vector"
b "(loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 14
suid 12,0
)
)
)
*103 (CptPort
uid 20475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20476,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-22750,-62375,-22000,-61625"
)
tg (CPTG
uid 20477,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20478,0
va (VaSet
)
xt "-21000,-62500,-11500,-61500"
st "MCDATA : (dbits_g-1:0)"
blo "-21000,-61700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCDATA"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 15
suid 13,0
)
)
)
*104 (CptPort
uid 20479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20480,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "2000,-66375,2750,-65625"
)
tg (CPTG
uid 20481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20482,0
va (VaSet
)
xt "-11300,-66500,1000,-65500"
st "IDATACONJOUT : (dbits_g-1:0)"
ju 2
blo "1000,-65700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "IDATACONJOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
o 4
suid 14,0
)
)
)
*105 (CptPort
uid 20483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20484,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "2000,-67375,2750,-66625"
)
tg (CPTG
uid 20485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20486,0
va (VaSet
)
xt "-11700,-67500,1000,-66500"
st "RDATACONJOUT : (dbits_g-1:0)"
ju 2
blo "1000,-66700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDATACONJOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
o 5
suid 15,0
)
)
)
*106 (PortMapFrame
uid 20497,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 20498,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-24000,-73000,4000,-51000"
)
portMapText (BiTextGroup
uid 20499,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 20500,0
va (VaSet
)
xt "4000,-51000,16200,-45000"
st "CLK_SYS => CLK_SYS,
RST_SYS_N => rst_sys_1_n_s,
RDEN => coef_rdenout_s,
RDADDR => coef_rdaddrout_s,
CLK_MC => CLK_MC,
RST_MC_N => RST_MC_N,"
)
second (MLText
uid 20501,0
va (VaSet
)
xt "4000,-45000,29800,-36000"
st "RDATAOUT => coef_s(i).RE,
IDATACONJOUT => coefconj_s(i).IM,
RDATACONJOUT => coefconj_s(i).RE,
IDATAOUT => coef_s(i).IM,
MCADDR => filter_coefficients_s.addr(abits_g downto 0),
MCRDEN => coef_mcrden_s((i+1)*ifft_loop_g-1 downto i*ifft_loop_g),
MCDATAOUT => mcdataout2_s((i+1)*32-1 downto i*32),
MCWREN => coef_mcwren_s((i+1)*ifft_loop_g-1 downto i*ifft_loop_g),
MCDATA => filter_coefficients_s.wr"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 20488,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-22000,-71000,2000,-53000"
)
oxt "26000,11000,50000,29000"
ttg (MlTextGroup
uid 20489,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 20490,0
va (VaSet
font "Arial,8,1"
)
xt "-13300,-55000,-9700,-54000"
st "conv_lib"
blo "-13300,-54200"
tm "BdLibraryNameMgr"
)
*108 (Text
uid 20491,0
va (VaSet
font "Arial,8,1"
)
xt "-13300,-54000,-7200,-53000"
st "conv_coef_str"
blo "-13300,-53200"
tm "CptNameMgr"
)
*109 (Text
uid 20492,0
va (VaSet
font "Arial,8,1"
)
xt "-13300,-53000,-10700,-52000"
st "coef_i"
blo "-13300,-52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20493,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20494,0
text (MLText
uid 20495,0
va (VaSet
font "Courier New,8,0"
)
xt "-22000,-76200,-1500,-73000"
st "dbits_g = 32             ( natural )  
depth_g = fft_g          ( natural )  
abits_g = abits_g        ( natural )  
loop_g  = ifft_loop_g    ( natural )  "
)
header ""
)
elements [
(GiElement
name "dbits_g"
type "natural"
value "32"
)
(GiElement
name "depth_g"
type "natural"
value "fft_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "loop_g"
type "natural"
value "ifft_loop_g"
)
]
)
viewicon (ZoomableIcon
uid 20496,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-21750,-54750,-20250,-53250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*110 (PortIoIn
uid 21913,0
shape (CompositeShape
uid 21914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21915,0
sl 0
ro 270
xt "-91000,12625,-89500,13375"
)
(Line
uid 21916,0
sl 0
ro 270
xt "-89500,13000,-89000,13000"
pts [
"-89500,13000"
"-89000,13000"
]
)
]
)
sf 1
tg (WTG
uid 21917,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21918,0
va (VaSet
)
xt "-104900,12500,-92000,13500"
st "FOP_NUM : (fop_num_bits_g-1:0)"
ju 2
blo "-92000,13300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 21925,0
lang 2
decl (Decl
n "FOP_NUM"
t "std_logic_vector"
b "(fop_num_bits_g-1 downto 0)"
preAdd 0
posAdd 0
o 11
suid 295,0
)
declText (MLText
uid 21926,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-78400,-116000,-77600"
st "FOP_NUM                  : std_logic_vector(fop_num_bits_g-1 downto 0)
"
)
)
*112 (Net
uid 22258,0
lang 2
decl (Decl
n "CONV_DONEOUT"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 298,0
)
declText (MLText
uid 22259,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-65600,-133500,-64800"
st "CONV_DONEOUT             : std_logic
"
)
)
*113 (PortIoOut
uid 22264,0
shape (CompositeShape
uid 22265,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22266,0
sl 0
ro 270
xt "98500,-1375,100000,-625"
)
(Line
uid 22267,0
sl 0
ro 270
xt "98000,-1000,98500,-1000"
pts [
"98000,-1000"
"98500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22268,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22269,0
va (VaSet
)
xt "101000,-1500,108500,-500"
st "CONV_DONEOUT"
blo "101000,-700"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 22272,0
decl (Decl
n "sof5_s"
t "std_logic"
o 73
suid 299,0
)
declText (MLText
uid 22273,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-27800,-129500,-27000"
st "SIGNAL sof5_s                   : std_logic
"
)
)
*115 (Net
uid 22274,0
decl (Decl
n "eof5_s"
t "std_logic"
o 74
suid 300,0
)
declText (MLText
uid 22275,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-27000,-129500,-26200"
st "SIGNAL eof5_s                   : std_logic
"
)
)
*116 (Net
uid 22276,0
decl (Decl
n "valid5_s"
t "std_logic"
o 72
suid 301,0
)
declText (MLText
uid 22277,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-28600,-129500,-27800"
st "SIGNAL valid5_s                 : std_logic
"
)
)
*117 (Net
uid 22278,0
lang 2
decl (Decl
n "loop_addr5_s"
t "std_logic_vector"
b "(ifft_loop_bits_g-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 302,0
)
declText (MLText
uid 22279,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-55000,-111500,-54200"
st "SIGNAL loop_addr5_s             : std_logic_vector(ifft_loop_bits_g-1 downto 0)
"
)
)
*118 (Net
uid 22280,0
lang 2
decl (Decl
n "rddata_s"
t "std_logic_vector"
b "((2*ifft_g*ifft_loop_g+1)*32-1 downto 0)"
preAdd 0
posAdd 0
o 66
suid 303,0
)
declText (MLText
uid 22281,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-33400,-106000,-32600"
st "SIGNAL rddata_s                 : std_logic_vector((2*ifft_g*ifft_loop_g+1)*32-1 downto 0)
"
)
)
*119 (Net
uid 22284,0
lang 2
decl (Decl
n "rden_s"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
preAdd 0
posAdd 0
o 65
suid 305,0
)
declText (MLText
uid 22285,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-34200,-110500,-33400"
st "SIGNAL rden_s                   : std_logic_vector(2*ifft_g*ifft_loop_g downto 0)
"
)
)
*120 (Net
uid 22286,0
lang 2
decl (Decl
n "rdeof_s"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 306,0
)
declText (MLText
uid 22287,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-29400,-129500,-28600"
st "SIGNAL rdeof_s                  : std_logic
"
)
)
*121 (Net
uid 22288,0
lang 2
decl (Decl
n "data6_s"
t "word32_array_t"
b "(2*ifft_g*ifft_loop_g downto 0)"
preAdd 0
posAdd 0
o 37
suid 307,0
)
declText (MLText
uid 22289,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-56600,-111500,-55800"
st "SIGNAL data6_s                  : word32_array_t(2*ifft_g*ifft_loop_g downto 0)
"
)
)
*122 (Net
uid 22290,0
decl (Decl
n "wren5_s"
t "std_logic_vector"
b "(ifft_loop_g-1 downto 0)"
o 75
suid 308,0
)
declText (MLText
uid 22291,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-26200,-114000,-25400"
st "SIGNAL wren5_s                  : std_logic_vector(ifft_loop_g-1 downto 0)
"
)
)
*123 (Net
uid 22292,0
lang 2
decl (Decl
n "data5_s"
t "word32_array_t"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 36
suid 309,0
)
declText (MLText
uid 22293,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-57400,-116500,-56600"
st "SIGNAL data5_s                  : word32_array_t(2*ifft_g-1 downto 0)
"
)
)
*124 (Net
uid 22294,0
lang 2
decl (Decl
n "data4_s"
t "cmplx_array_t"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 52
suid 310,0
)
declText (MLText
uid 22295,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-44600,-117000,-43800"
st "SIGNAL data4_s                  : cmplx_array_t(2*ifft_g-1 downto 0)
"
)
)
*125 (Net
uid 22296,0
lang 2
decl (Decl
n "valid4_s"
t "std_logic_vector"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 62
suid 311,0
)
declText (MLText
uid 22297,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-36600,-115500,-35800"
st "SIGNAL valid4_s                 : std_logic_vector(2*ifft_g-1 downto 0)
"
)
)
*126 (Net
uid 22298,0
lang 2
decl (Decl
n "sof4_s"
t "std_logic_vector"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 58
suid 312,0
)
declText (MLText
uid 22299,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-39800,-115500,-39000"
st "SIGNAL sof4_s                   : std_logic_vector(2*ifft_g-1 downto 0)
"
)
)
*127 (Net
uid 22300,0
lang 2
decl (Decl
n "eof4_s"
t "std_logic_vector"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 44
suid 313,0
)
declText (MLText
uid 22301,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-51000,-115500,-50200"
st "SIGNAL eof4_s                   : std_logic_vector(2*ifft_g-1 downto 0)
"
)
)
*128 (Net
uid 22302,0
decl (Decl
n "data3_s"
t "cmplx_array_t"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 47
suid 314,0
)
declText (MLText
uid 22303,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-48600,-117000,-47800"
st "SIGNAL data3_s                  : cmplx_array_t(2*ifft_g-1 downto 0)
"
)
)
*129 (Net
uid 22304,0
decl (Decl
n "valid3_s"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 315,0
)
declText (MLText
uid 22305,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-37400,-129500,-36600"
st "SIGNAL valid3_s                 : std_logic
"
)
)
*130 (Net
uid 22306,0
decl (Decl
n "sof3_s"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 316,0
)
declText (MLText
uid 22307,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-40600,-129500,-39800"
st "SIGNAL sof3_s                   : std_logic
"
)
)
*131 (Net
uid 22308,0
decl (Decl
n "eof3_s"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 317,0
)
declText (MLText
uid 22309,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-51800,-129500,-51000"
st "SIGNAL eof3_s                   : std_logic
"
)
)
*132 (Net
uid 22310,0
decl (Decl
n "valid_0_s"
t "std_logic"
o 82
suid 318,0
)
declText (MLText
uid 22311,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-20600,-129500,-19800"
st "SIGNAL valid_0_s                : std_logic
"
)
)
*133 (Net
uid 22312,0
lang 2
decl (Decl
n "mcdataout2_s"
t "std_logic_vector"
b "(ifft_g*32-1 downto 0)"
preAdd 0
posAdd 0
o 30
suid 319,0
)
declText (MLText
uid 22313,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-62200,-115000,-61400"
st "SIGNAL mcdataout2_s             : std_logic_vector(ifft_g*32-1 downto 0)
"
)
)
*134 (Net
uid 22314,0
lang 1
decl (Decl
n "filter_coefficients_s"
t "filter_coefficients_out_t"
preAdd 0
posAdd 0
o 79
suid 320,0
)
declText (MLText
uid 22315,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-23000,-121500,-22200"
st "SIGNAL filter_coefficients_s    : filter_coefficients_out_t
"
)
)
*135 (Net
uid 22316,0
lang 2
decl (Decl
n "fft_results_s"
t "fft_results_out_t"
preAdd 0
posAdd 0
o 81
suid 321,0
)
declText (MLText
uid 22317,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-21400,-125500,-20600"
st "SIGNAL fft_results_s            : fft_results_out_t
"
)
)
*136 (Net
uid 22320,0
decl (Decl
n "rdata1_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 50
suid 323,0
)
declText (MLText
uid 22321,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-46200,-119500,-45400"
st "SIGNAL rdata1_s                 : std_logic_vector(31 downto 0)
"
)
)
*137 (Net
uid 22322,0
lang 2
decl (Decl
n "idata1_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 45
suid 324,0
)
declText (MLText
uid 22323,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-50200,-119500,-49400"
st "SIGNAL idata1_s                 : std_logic_vector(31 downto 0)
"
)
)
*138 (Net
uid 22324,0
decl (Decl
n "valid1_s"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 325,0
)
declText (MLText
uid 22325,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-39000,-129500,-38200"
st "SIGNAL valid1_s                 : std_logic
"
)
)
*139 (Net
uid 22326,0
decl (Decl
n "sof1_s"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 326,0
)
declText (MLText
uid 22327,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-42200,-129500,-41400"
st "SIGNAL sof1_s                   : std_logic
"
)
)
*140 (Net
uid 22328,0
decl (Decl
n "eof1_s"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 327,0
)
declText (MLText
uid 22329,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-53400,-129500,-52600"
st "SIGNAL eof1_s                   : std_logic
"
)
)
*141 (Net
uid 22330,0
lang 2
decl (Decl
n "ready1_s"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 328,0
)
declText (MLText
uid 22331,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-43800,-129500,-43000"
st "SIGNAL ready1_s                 : std_logic
"
)
)
*142 (Net
uid 22332,0
lang 2
decl (Decl
n "ready2_s"
t "std_logic"
eolc "--       .sink_ready"
preAdd 0
posAdd 0
o 29
suid 329,0
)
declText (MLText
uid 22333,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-63000,-119000,-62200"
st "SIGNAL ready2_s                 : std_logic --       .sink_ready
"
)
)
*143 (Net
uid 22334,0
decl (Decl
n "rdata2_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- az"
preAdd 0
posAdd 0
o 51
suid 330,0
)
declText (MLText
uid 22335,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-45400,-116500,-44600"
st "SIGNAL rdata2_s                 : std_logic_vector(31 downto 0) -- az
"
)
)
*144 (Net
uid 22336,0
decl (Decl
n "idata2_s"
t "std_logic_vector"
b "(31 downto 0)"
o 46
suid 331,0
)
declText (MLText
uid 22337,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-49400,-119500,-48600"
st "SIGNAL idata2_s                 : std_logic_vector(31 downto 0)
"
)
)
*145 (Net
uid 22338,0
decl (Decl
n "valid2_s"
t "std_logic"
o 60
suid 332,0
)
declText (MLText
uid 22339,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-38200,-129500,-37400"
st "SIGNAL valid2_s                 : std_logic
"
)
)
*146 (Net
uid 22340,0
decl (Decl
n "loop_addr2_s"
t "std_logic_vector"
b "(ifft_loop_bits_g-1 downto 0)"
preAdd 0
posAdd 0
o 54
suid 333,0
)
declText (MLText
uid 22341,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-43000,-111500,-42200"
st "SIGNAL loop_addr2_s             : std_logic_vector(ifft_loop_bits_g-1 downto 0)
"
)
)
*147 (Net
uid 22342,0
lang 2
decl (Decl
n "coef_rdaddrout_s"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 34
suid 334,0
)
declText (MLText
uid 22343,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-59000,-120000,-58200"
st "SIGNAL coef_rdaddrout_s         : std_logic_vector(9 downto 0)
"
)
)
*148 (Net
uid 22344,0
lang 2
decl (Decl
n "coef_rdenout_s"
t "std_logic_vector"
b "(ifft_loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 35
suid 335,0
)
declText (MLText
uid 22345,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-58200,-114000,-57400"
st "SIGNAL coef_rdenout_s           : std_logic_vector(ifft_loop_g-1 downto 0)
"
)
)
*149 (Net
uid 22346,0
lang 2
decl (Decl
n "mcdataout1_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 31
suid 336,0
)
declText (MLText
uid 22347,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-61400,-119500,-60600"
st "SIGNAL mcdataout1_s             : std_logic_vector(31 downto 0)
"
)
)
*150 (Net
uid 22348,0
lang 2
decl (Decl
n "coef_mcrden_s"
t "std_logic_vector"
b "(ifft_g*ifft_loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 32
suid 337,0
)
declText (MLText
uid 22349,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-60600,-110500,-59800"
st "SIGNAL coef_mcrden_s            : std_logic_vector(ifft_g*ifft_loop_g-1 downto 0)
"
)
)
*151 (Net
uid 22350,0
lang 2
decl (Decl
n "coef_mcwren_s"
t "std_logic_vector"
b "(ifft_g*ifft_loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 33
suid 338,0
)
declText (MLText
uid 22351,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-59800,-110500,-59000"
st "SIGNAL coef_mcwren_s            : std_logic_vector(ifft_g*ifft_loop_g-1 downto 0)
"
)
)
*152 (Net
uid 22352,0
lang 2
decl (Decl
n "coef_s"
t "cmplx_array_t"
b "(ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 339,0
)
declText (MLText
uid 22353,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-47000,-118000,-46200"
st "SIGNAL coef_s                   : cmplx_array_t(ifft_g-1 downto 0)
"
)
)
*153 (Net
uid 22354,0
lang 2
decl (Decl
n "coefconj_s"
t "cmplx_array_t"
b "(ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 48
suid 340,0
)
declText (MLText
uid 22355,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-47800,-118000,-47000"
st "SIGNAL coefconj_s               : cmplx_array_t(ifft_g-1 downto 0)
"
)
)
*154 (Net
uid 22356,0
decl (Decl
n "loop_addr3_s"
t "std_logic_vector"
b "(ifft_loop_bits_g-1 downto 0)"
o 77
suid 341,0
)
declText (MLText
uid 22357,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-24600,-111500,-23800"
st "SIGNAL loop_addr3_s             : std_logic_vector(ifft_loop_bits_g-1 downto 0)
"
)
)
*155 (Net
uid 22358,0
decl (Decl
n "ctrl3_s"
t "std_logic_vector"
b "(ifft_loop_bits_g+1 DOWNTO 0)"
o 76
suid 342,0
)
declText (MLText
uid 22359,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-25400,-111500,-24600"
st "SIGNAL ctrl3_s                  : std_logic_vector(ifft_loop_bits_g+1 DOWNTO 0)
"
)
)
*156 (Net
uid 22360,0
decl (Decl
n "ctrl2_s"
t "std_logic_vector"
b "(ifft_loop_bits_g+1 DOWNTO 0)"
o 78
suid 343,0
)
declText (MLText
uid 22361,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-23800,-111500,-23000"
st "SIGNAL ctrl2_s                  : std_logic_vector(ifft_loop_bits_g+1 DOWNTO 0)
"
)
)
*157 (Net
uid 22362,0
decl (Decl
n "sof2_s"
t "std_logic"
o 56
suid 344,0
)
declText (MLText
uid 22363,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-41400,-129500,-40600"
st "SIGNAL sof2_s                   : std_logic
"
)
)
*158 (Net
uid 22364,0
decl (Decl
n "eof2_s"
t "std_logic"
o 42
suid 345,0
)
declText (MLText
uid 22365,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-52600,-129500,-51800"
st "SIGNAL eof2_s                   : std_logic
"
)
)
*159 (Net
uid 22460,0
decl (Decl
n "clken_s"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 346,0
)
declText (MLText
uid 22461,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-35000,-129500,-34200"
st "SIGNAL clken_s                  : std_logic
"
)
)
*160 (Net
uid 22464,0
decl (Decl
n "overflow_s"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
o 83
suid 347,0
)
declText (MLText
uid 22465,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-19800,-110500,-19000"
st "SIGNAL overflow_s               : std_logic_vector(2*ifft_g*ifft_loop_g downto 0)
"
)
)
*161 (Net
uid 22466,0
lang 2
decl (Decl
n "data5_0_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 38
suid 348,0
)
declText (MLText
uid 22467,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-55800,-119500,-55000"
st "SIGNAL data5_0_s                : std_logic_vector(31 downto 0)
"
)
)
*162 (Net
uid 22468,0
lang 2
decl (Decl
n "valid5_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 349,0
)
declText (MLText
uid 22469,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-35800,-129500,-35000"
st "SIGNAL valid5_0_s               : std_logic
"
)
)
*163 (Net
uid 22470,0
decl (Decl
n "sof5_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 350,0
)
declText (MLText
uid 22471,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-31000,-129500,-30200"
st "SIGNAL sof5_0_s                 : std_logic
"
)
)
*164 (Net
uid 22472,0
decl (Decl
n "eof5_0_s"
t "std_logic"
o 70
suid 351,0
)
declText (MLText
uid 22473,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-30200,-129500,-29400"
st "SIGNAL eof5_0_s                 : std_logic
"
)
)
*165 (Net
uid 22474,0
lang 2
decl (Decl
n "rdaddr_s"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 68
suid 352,0
)
declText (MLText
uid 22475,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-31800,-116000,-31000"
st "SIGNAL rdaddr_s                 : std_logic_vector(abits_g-1 downto 0)
"
)
)
*166 (Net
uid 22476,0
lang 2
decl (Decl
n "done6_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 353,0
)
declText (MLText
uid 22477,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-54200,-129500,-53400"
st "SIGNAL done6_0_s                : std_logic
"
)
)
*167 (Net
uid 22478,0
lang 1
decl (Decl
n "filter_coefficients_rd_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 80
suid 354,0
)
declText (MLText
uid 22479,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-22200,-119500,-21400"
st "SIGNAL filter_coefficients_rd_s : std_logic_vector(31 downto 0)
"
)
)
*168 (Net
uid 23239,0
decl (Decl
n "CONV_TRIGGER"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 355,0
)
declText (MLText
uid 23240,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-84000,-133500,-83200"
st "CONV_TRIGGER             : std_logic
"
)
)
*169 (Net
uid 23985,0
decl (Decl
n "ready6_s"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
o 84
suid 363,0
)
declText (MLText
uid 23986,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-19000,-110500,-18200"
st "SIGNAL ready6_s                 : std_logic_vector(2*ifft_g*ifft_loop_g downto 0)
"
)
)
*170 (Net
uid 24749,0
decl (Decl
n "avail6_s"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
o 85
suid 369,0
)
declText (MLText
uid 24750,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-18200,-110500,-17400"
st "SIGNAL avail6_s                 : std_logic_vector(2*ifft_g*ifft_loop_g downto 0)
"
)
)
*171 (HdlText
uid 24975,0
optionalChildren [
*172 (EmbeddedText
uid 24981,0
commentText (CommentText
uid 24982,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 24983,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "34000,-21000,49000,-16000"
)
oxt "0,0,18000,5000"
text (MLText
uid 24984,0
va (VaSet
)
xt "34200,-20800,48900,-16800"
st "
-- eb8 8
avail_s <= avail6_s(2*ifft_g*to_integer(unsigned(IFFT_LOOP_NUM)));                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 15000
)
)
)
]
shape (Rectangle
uid 24976,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "34000,-31000,42000,-21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24977,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 24978,0
va (VaSet
font "Arial,8,1"
)
xt "37150,-27000,38850,-26000"
st "eb8"
blo "37150,-26200"
tm "HdlTextNameMgr"
)
*174 (Text
uid 24979,0
va (VaSet
font "Arial,8,1"
)
xt "37150,-26000,37950,-25000"
st "8"
blo "37150,-25200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 24980,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,-22750,35750,-21250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*175 (Net
uid 24993,0
decl (Decl
n "avail_s"
t "std_logic"
o 86
suid 371,0
)
declText (MLText
uid 24994,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-17400,-129500,-16600"
st "SIGNAL avail_s                  : std_logic
"
)
)
*176 (Net
uid 25733,0
decl (Decl
n "ready3_0_s"
t "std_logic"
o 87
suid 376,0
)
declText (MLText
uid 25734,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-16600,-129500,-15800"
st "SIGNAL ready3_0_s               : std_logic
"
)
)
*177 (HdlText
uid 25818,0
optionalChildren [
*178 (EmbeddedText
uid 25824,0
commentText (CommentText
uid 25825,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 25826,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-88000,-41000,-70000,-36000"
)
oxt "0,0,18000,5000"
text (MLText
uid 25827,0
va (VaSet
)
xt "-87800,-40800,-70200,-36800"
st "
-- eb9 9
-- extract ready for each repeat
extract_ready: for r in 0 to ifft_loop_g-1 generate
  readye_s(r) <= ready6_s(2*ifft_g*(r+1));
end generate extract_ready;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 25819,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-96000,-51000,-88000,-41000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 25820,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 25821,0
va (VaSet
font "Arial,8,1"
)
xt "-92850,-47000,-91150,-46000"
st "eb9"
blo "-92850,-46200"
tm "HdlTextNameMgr"
)
*180 (Text
uid 25822,0
va (VaSet
font "Arial,8,1"
)
xt "-92850,-46000,-92050,-45000"
st "9"
blo "-92850,-45200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 25823,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-95750,-42750,-94250,-41250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*181 (Net
uid 25866,0
decl (Decl
n "readye_s"
t "std_logic_vector"
b "(ifft_loop_g-1 downto 0)"
o 88
suid 381,0
)
declText (MLText
uid 25867,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-15800,-114000,-15000"
st "SIGNAL readye_s                 : std_logic_vector(ifft_loop_g-1 downto 0)
"
)
)
*182 (HdlText
uid 27872,0
optionalChildren [
*183 (EmbeddedText
uid 27878,0
commentText (CommentText
uid 27879,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 27880,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-129000,10000,-111000,20000"
)
oxt "0,0,18000,5000"
text (MLText
uid 27881,0
va (VaSet
)
xt "-128800,10200,-111000,20200"
st "
-- eb10 10
--------------------------------------------------------------------------
-- latch overflow alarms
--------------------------------------------------------------------------
latch_alarms : process (CLK_SYS,rst_sys_0_n_s)
begin
  if rst_sys_0_n_s='0' then
    overflow_lat_s <= (others => '0');
  elsif rising_edge(CLK_SYS) then
    -- on trigger shift clear latched overflow alarms
    if CONV_TRIGGER='1' then
      overflow_lat_s <= (others => '0');
    end if;
    -- latch overflow indicators
    for i in 0 to 2*ifft_g*ifft_loop_g loop
      if overflow_s(i)='1' then
        overflow_lat_s(i) <= '1';
      end if;
    end loop;
  end if;
end process latch_alarms;
                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 27873,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-137000,3000,-129000,13000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27874,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
uid 27875,0
va (VaSet
font "Arial,8,1"
)
xt "-134050,7000,-131950,8000"
st "eb10"
blo "-134050,7800"
tm "HdlTextNameMgr"
)
*185 (Text
uid 27876,0
va (VaSet
font "Arial,8,1"
)
xt "-134050,8000,-132850,9000"
st "10"
blo "-134050,8800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 27877,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-136750,11250,-135250,12750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*186 (Net
uid 27892,0
decl (Decl
n "overflow_lat_s"
t "std_logic_vector"
b "(84 DOWNTO 0)"
o 89
suid 383,0
)
declText (MLText
uid 27893,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-15000,-119500,-14200"
st "SIGNAL overflow_lat_s           : std_logic_vector(84 DOWNTO 0)
"
)
)
*187 (Net
uid 28653,0
lang 2
decl (Decl
n "PAGE_START"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 28
suid 388,0
)
declText (MLText
uid 28654,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-64800,-123000,-64000"
st "PAGE_START               : std_logic_vector(25 downto 0)
"
)
)
*188 (PortIoIn
uid 28669,0
shape (CompositeShape
uid 28670,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28671,0
sl 0
ro 270
xt "-91000,14625,-89500,15375"
)
(Line
uid 28672,0
sl 0
ro 270
xt "-89500,15000,-89000,15000"
pts [
"-89500,15000"
"-89000,15000"
]
)
]
)
sf 1
tg (WTG
uid 28673,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28674,0
va (VaSet
)
xt "-100500,14500,-92000,15500"
st "PAGE_START : (25:0)"
ju 2
blo "-92000,15300"
tm "WireNameMgr"
)
)
)
*189 (SaComponent
uid 29920,0
optionalChildren [
*190 (CptPort
uid 29888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29889,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "4250,-101375,5000,-100625"
)
tg (CPTG
uid 29890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29891,0
va (VaSet
)
xt "6000,-101500,7900,-100500"
st "CLK"
blo "6000,-100700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 2,0
)
)
)
*191 (CptPort
uid 29892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29893,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "4250,-102375,5000,-101625"
)
tg (CPTG
uid 29894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29895,0
va (VaSet
)
xt "6000,-102500,9000,-101500"
st "CLKEN"
blo "6000,-101700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLKEN"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 3,0
)
)
)
*192 (CptPort
uid 29896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29897,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "4250,-100375,5000,-99625"
)
tg (CPTG
uid 29898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29899,0
va (VaSet
)
xt "6000,-100500,9000,-99500"
st "RST_N"
blo "6000,-99700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 4,0
)
)
)
*193 (CptPort
uid 29900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29901,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "4250,-105375,5000,-104625"
)
tg (CPTG
uid 29902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29903,0
va (VaSet
)
xt "6000,-105500,14600,-104500"
st "DATA : (dataw_g-1:0)"
blo "6000,-104700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DATA"
t "std_logic_vector"
b "(dataw_g-1 downto 0)"
o 1
suid 6,0
)
)
)
*194 (CptPort
uid 29904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29905,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "27000,-105375,27750,-104625"
)
tg (CPTG
uid 29906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29907,0
va (VaSet
)
xt "15700,-105500,26000,-104500"
st "DATAOUT : (dataw_g-1:0)"
ju 2
blo "26000,-104700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DATAOUT"
t "std_logic_vector"
b "(dataw_g-1 downto 0)"
o 7
suid 7,0
)
)
)
*195 (CptPort
uid 29908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29909,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "4250,-104375,5000,-103625"
)
tg (CPTG
uid 29910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29911,0
va (VaSet
)
xt "6000,-104500,7500,-103500"
st "DE"
blo "6000,-103700"
)
)
thePort (LogicalPort
decl (Decl
n "DE"
t "std_logic"
o 2
suid 8,0
)
)
)
*196 (CptPort
uid 29912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29913,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "27000,-104375,27750,-103625"
)
tg (CPTG
uid 29914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29915,0
va (VaSet
)
xt "22800,-104500,26000,-103500"
st "DEOUT"
ju 2
blo "26000,-103700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DEOUT"
t "std_logic"
o 8
suid 9,0
)
)
)
*197 (CptPort
uid 29916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29917,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "4250,-103375,5000,-102625"
)
tg (CPTG
uid 29918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29919,0
va (VaSet
)
xt "6000,-103500,8600,-102500"
st "SYNC"
blo "6000,-102700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
o 3
suid 11,0
)
)
)
]
shape (Rectangle
uid 29921,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "5000,-107000,27000,-97000"
)
oxt "26000,3000,48000,13000"
ttg (MlTextGroup
uid 29922,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
uid 29923,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-99000,17800,-98000"
st "conv_lib"
blo "14200,-98200"
tm "BdLibraryNameMgr"
)
*199 (Text
uid 29924,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-98000,16900,-97000"
st "retime"
blo "14200,-97200"
tm "CptNameMgr"
)
*200 (Text
uid 29925,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-97000,17900,-96000"
st "retime1_i"
blo "14200,-96200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29926,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29927,0
text (MLText
uid 29928,0
va (VaSet
font "Courier New,8,0"
)
xt "4800,-108800,29800,-107200"
st "dataw_g  = ifft_loop_bits_g+2    ( natural )  
stages_g = 5                     ( natural )  "
)
header ""
)
elements [
(GiElement
name "dataw_g"
type "natural"
value "ifft_loop_bits_g+2"
)
(GiElement
name "stages_g"
type "natural"
value "5"
)
]
)
viewicon (ZoomableIcon
uid 29929,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "5250,-98750,6750,-97250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*201 (Net
uid 31081,0
lang 2
decl (Decl
n "rdaddr0_s"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 67
suid 398,0
)
declText (MLText
uid 31082,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-32600,-116000,-31800"
st "SIGNAL rdaddr0_s                : std_logic_vector(abits_g-1 downto 0)
"
)
)
*202 (Net
uid 31303,0
lang 2
decl (Decl
n "row0_delay_s"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 90
suid 400,0
)
declText (MLText
uid 31304,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-14200,-120000,-13400"
st "SIGNAL row0_delay_s             : std_logic_vector(9 downto 0)
"
)
)
*203 (SaComponent
uid 31530,0
optionalChildren [
*204 (CptPort
uid 31478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31479,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,22625,-106000,23375"
)
tg (CPTG
uid 31480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31481,0
va (VaSet
)
xt "-105000,22500,-98000,23500"
st "MCADDR : (19:0)"
blo "-105000,23300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(19 downto 0)"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*205 (CptPort
uid 31482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31483,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,21625,-106000,22375"
)
tg (CPTG
uid 31484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31485,0
va (VaSet
)
xt "-105000,21500,-97400,22500"
st "MCDATAIN : (31:0)"
blo "-105000,22300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCDATAIN"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*206 (CptPort
uid 31486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31487,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-82000,21625,-81250,22375"
)
tg (CPTG
uid 31488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31489,0
va (VaSet
)
xt "-91500,21500,-83000,22500"
st "MCDATAOUT : (31:0)"
ju 2
blo "-83000,22300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MCDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*207 (CptPort
uid 31490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31491,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,23625,-106000,24375"
)
tg (CPTG
uid 31492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31493,0
va (VaSet
)
xt "-105000,23500,-101300,24500"
st "MCRWN"
blo "-105000,24300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCRWN"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*208 (CptPort
uid 31494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31495,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,24625,-106000,25375"
)
tg (CPTG
uid 31496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31497,0
va (VaSet
)
xt "-105000,24500,-102100,25500"
st "MCMS"
blo "-105000,25300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCMS"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*209 (CptPort
uid 31498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31499,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,27625,-106000,28375"
)
tg (CPTG
uid 31500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31501,0
va (VaSet
)
xt "-105000,27500,-101400,28500"
st "CLK_MC"
blo "-105000,28300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*210 (CptPort
uid 31502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31503,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,28625,-106000,29375"
)
tg (CPTG
uid 31504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31505,0
va (VaSet
)
xt "-105000,28500,-100300,29500"
st "RST_MC_N"
blo "-105000,29300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*211 (CptPort
uid 31506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31507,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-82000,23625,-81250,24375"
)
tg (CPTG
uid 31508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31509,0
va (VaSet
)
xt "-92700,23500,-83000,24500"
st "FILTER_COEFFICIENTS"
ju 2
blo "-83000,24300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "FILTER_COEFFICIENTS"
t "filter_coefficients_out_t"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*212 (CptPort
uid 31510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31511,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,30625,-106000,31375"
)
tg (CPTG
uid 31512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31513,0
va (VaSet
)
xt "-105000,30500,-90700,31500"
st "FILTER_COEFFICIENTS_RD : (31:0)"
blo "-105000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "FILTER_COEFFICIENTS_RD"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*213 (CptPort
uid 31514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31515,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-82000,25625,-81250,26375"
)
tg (CPTG
uid 31516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31517,0
va (VaSet
)
xt "-89300,25500,-83000,26500"
st "FFT_RESULTS"
ju 2
blo "-83000,26300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "FFT_RESULTS"
t "fft_results_out_t"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*214 (CptPort
uid 31518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31519,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,31625,-106000,32375"
)
tg (CPTG
uid 31520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31521,0
va (VaSet
)
xt "-105000,31500,-94100,32500"
st "FFT_RESULTS_RD : (31:0)"
blo "-105000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "FFT_RESULTS_RD"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*215 (CptPort
uid 31522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31523,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-82000,27625,-81250,28375"
)
tg (CPTG
uid 31524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31525,0
va (VaSet
)
xt "-91300,27500,-83000,28500"
st "ROW0_DELAY : (9:0)"
ju 2
blo "-83000,28300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ROW0_DELAY"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*216 (CptPort
uid 31526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31527,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,32625,-106000,33375"
)
tg (CPTG
uid 31528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31529,0
va (VaSet
)
xt "-105000,32500,-97100,33500"
st "OVERFLOW : (84:0)"
blo "-105000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "OVERFLOW"
t "std_logic_vector"
b "(84 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
]
shape (Rectangle
uid 31531,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-106000,20000,-82000,36000"
)
oxt "29000,6000,53000,22000"
ttg (MlTextGroup
uid 31532,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*217 (Text
uid 31533,0
va (VaSet
font "Arial,8,1"
)
xt "-95800,34000,-92200,35000"
st "conv_lib"
blo "-95800,34800"
tm "BdLibraryNameMgr"
)
*218 (Text
uid 31534,0
va (VaSet
font "Arial,8,1"
)
xt "-95800,35000,-92200,36000"
st "convmci"
blo "-95800,35800"
tm "CptNameMgr"
)
*219 (Text
uid 31535,0
va (VaSet
font "Arial,8,1"
)
xt "-95800,36000,-93500,37000"
st "mci_i"
blo "-95800,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31536,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31537,0
text (MLText
uid 31538,0
va (VaSet
font "Courier New,8,0"
)
xt "-106000,15000,-106000,15000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 31539,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-105750,34250,-104250,35750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*220 (Grouping
uid 32034,0
optionalChildren [
*221 (CommentText
uid 32036,0
shape (Rectangle
uid 32037,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,39000,114000,40000"
)
oxt "46000,41000,51000,42000"
text (MLText
uid 32038,0
va (VaSet
bg "0,0,0"
)
xt "109200,39000,111300,40000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*222 (CommentText
uid 32039,0
shape (Rectangle
uid 32040,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,41000,119000,47000"
)
oxt "51000,43000,56000,49000"
text (MLText
uid 32041,0
va (VaSet
bg "0,0,0"
)
xt "114300,41200,118700,46200"
st "
27/06/2017
21/05/2019
22/04/2022
29/03/2023
11/09/2023

"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 5000
)
position 3
ignorePrefs 1
titleBlock 1
)
*223 (CommentText
uid 32042,0
shape (Rectangle
uid 32043,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,40000,111000,41000"
)
oxt "46000,42000,48000,43000"
text (MLText
uid 32044,0
va (VaSet
bg "0,0,0"
)
xt "109000,40000,111000,41000"
st "
Rev:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
position 4
ignorePrefs 1
titleBlock 1
)
*224 (CommentText
uid 32045,0
shape (Rectangle
uid 32046,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,41000,111000,47000"
)
oxt "46000,43000,48000,49000"
text (MLText
uid 32047,0
va (VaSet
bg "0,0,0"
)
xt "109300,41200,110700,46200"
st "
0.1
0.2
0.3
0.4
0.5
"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 2000
)
position 3
ignorePrefs 1
titleBlock 1
)
*225 (CommentText
uid 32048,0
shape (Rectangle
uid 32049,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,41000,114000,47000"
)
oxt "48000,43000,51000,49000"
text (MLText
uid 32050,0
va (VaSet
bg "0,0,0"
)
xt "111500,41200,113500,46200"
st "
JT
RJH
JT
JT
JT
"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 3000
)
position 3
ignorePrefs 1
titleBlock 1
)
*226 (CommentText
uid 32051,0
shape (Rectangle
uid 32052,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,38000,114000,39000"
)
oxt "46000,40000,51000,41000"
text (MLText
uid 32053,0
va (VaSet
bg "0,0,0"
)
xt "109200,38000,111300,39000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*227 (CommentText
uid 32054,0
shape (Rectangle
uid 32055,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,37000,136000,38000"
)
oxt "51000,39000,73000,40000"
text (MLText
uid 32056,0
va (VaSet
bg "0,0,0"
)
xt "114200,37000,117100,38000"
st "
FDAS2
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*228 (CommentText
uid 32057,0
shape (Rectangle
uid 32058,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "109000,37000,114000,38000"
)
oxt "46000,39000,51000,40000"
text (MLText
uid 32059,0
va (VaSet
bg "0,0,0"
)
xt "109200,37000,112200,38000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*229 (CommentText
uid 32060,0
shape (Rectangle
uid 32061,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,40000,114000,41000"
)
oxt "48000,42000,51000,43000"
text (MLText
uid 32062,0
va (VaSet
bg "0,0,0"
)
xt "111550,40000,113450,41000"
st "
Eng:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 3000
)
position 4
ignorePrefs 1
titleBlock 1
)
*230 (CommentText
uid 32063,0
shape (Rectangle
uid 32064,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "119000,41000,136000,47000"
)
oxt "56000,43000,73000,49000"
text (MLText
uid 32065,0
va (VaSet
bg "0,0,0"
)
xt "119200,41200,131800,46200"
st "
Initial issue
Added retime on rst_fft_n_s.
Updated for FDAS2
Added generic for result page size
Retime rst_sys to improve timing
"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 17000
)
ignorePrefs 1
titleBlock 1
)
*231 (CommentText
uid 32066,0
shape (Rectangle
uid 32067,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,38000,136000,39000"
)
oxt "51000,40000,73000,41000"
text (MLText
uid 32068,0
va (VaSet
bg "0,0,0"
)
xt "114200,38000,116200,39000"
st "
conv
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*232 (CommentText
uid 32069,0
shape (Rectangle
uid 32070,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "77000,37000,109000,47000"
)
oxt "14000,39000,46000,49000"
text (MLText
uid 32071,0
va (VaSet
font "Courier New,6,0"
)
xt "77600,37100,108400,46900"
st "
  
           __
        ,/'__`\\                             _     _
       ,/ /  )_)   _   _   _   ___     __  | |__ (_)   __    ___
       ( (    _  /' `\\\\ \\ / //' _ `\\ /'__`\\|  __)| | /'__`)/',__)
       '\\ \\__) )( (_) )\\ ' / | ( ) |(  ___/| |_, | |( (___ \\__, \\
        '\\___,/  \\___/  \\_/  (_) (_)`\\____)(___,)(_)`\\___,)(____/


Copyright (c) Covnetics Limited %year All Rights Reserved. The information
contained herein remains the property of Covnetics Limited and may not be
copied or reproduced in any format or medium without the written consent
of Covnetics Limited.


"
tm "CommentText"
wrapOption 3
visibleHeight 10000
visibleWidth 32000
)
position 4
titleBlock 1
)
*233 (CommentText
uid 32072,0
shape (Rectangle
uid 32073,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,39000,136000,40000"
)
oxt "51000,41000,73000,42000"
text (MLText
uid 32074,0
va (VaSet
bg "0,0,0"
)
xt "114200,39000,123100,40000"
st "
%library/hds/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*234 (CommentText
uid 32075,0
shape (Rectangle
uid 32076,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,40000,119000,41000"
)
oxt "51000,42000,56000,43000"
text (MLText
uid 32077,0
va (VaSet
bg "0,0,0"
)
xt "115400,40000,117600,41000"
st "
Date:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 5000
)
position 4
ignorePrefs 1
titleBlock 1
)
*235 (CommentText
uid 32078,0
shape (Rectangle
uid 32079,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "119000,40000,136000,41000"
)
oxt "56000,42000,73000,43000"
text (MLText
uid 32080,0
va (VaSet
bg "0,0,0"
)
xt "124150,40000,130850,41000"
st "
Revision History:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 4
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 32035,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "77000,37000,136000,47000"
)
oxt "14000,39000,73000,49000"
)
*236 (Net
uid 32091,0
lang 2
decl (Decl
n "rst_sys_n_d1"
t "std_logic"
o 91
suid 402,0
)
declText (MLText
uid 32092,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-13400,-129500,-12600"
st "SIGNAL rst_sys_n_d1             : std_logic
"
)
)
*237 (SaComponent
uid 32939,0
optionalChildren [
*238 (CptPort
uid 32887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32888,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-66375,20000,-65625"
)
tg (CPTG
uid 32889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32890,0
va (VaSet
)
xt "21000,-66500,24800,-65500"
st "CLK_SYS"
blo "21000,-65700"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_SYS"
t "std_logic"
o 1
suid 1,0
)
)
)
*239 (CptPort
uid 32891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32892,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-81375,20000,-80625"
)
tg (CPTG
uid 32893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32894,0
va (VaSet
)
xt "21000,-81500,26700,-80500"
st "IDATA : (31:0)"
blo "21000,-80700"
)
)
thePort (LogicalPort
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 4
suid 5,0
)
)
)
*240 (CptPort
uid 32895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32896,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "46000,-83375,46750,-82625"
)
tg (CPTG
uid 32897,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32898,0
va (VaSet
)
xt "37600,-83500,45000,-82500"
st "IDATAOUT : (31:0)"
ju 2
blo "45000,-82700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 6,0
)
)
)
*241 (CptPort
uid 32899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32900,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "46000,-84375,46750,-83625"
)
tg (CPTG
uid 32901,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32902,0
va (VaSet
)
xt "37200,-84500,45000,-83500"
st "RDATAOUT : (31:0)"
ju 2
blo "45000,-83700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
o 13
suid 10,0
)
)
)
*242 (CptPort
uid 32903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32904,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-65375,20000,-64625"
)
tg (CPTG
uid 32905,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32906,0
va (VaSet
)
xt "21000,-65500,25900,-64500"
st "RST_SYS_N"
blo "21000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_SYS_N"
t "std_logic"
o 8
suid 15,0
)
)
)
*243 (CptPort
uid 32907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32908,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-80375,20000,-79625"
)
tg (CPTG
uid 32909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32910,0
va (VaSet
)
xt "21000,-80500,23600,-79500"
st "VALID"
blo "21000,-79700"
)
)
thePort (LogicalPort
decl (Decl
n "VALID"
t "std_logic"
o 9
suid 16,0
)
)
)
*244 (CptPort
uid 32911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32912,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-82375,20000,-81625"
)
tg (CPTG
uid 32913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32914,0
va (VaSet
)
xt "21000,-82500,27100,-81500"
st "RDATA : (31:0)"
blo "21000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 19,0
)
)
)
*245 (CptPort
uid 32915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32916,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "46000,-82375,46750,-81625"
)
tg (CPTG
uid 32917,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32918,0
va (VaSet
)
xt "34600,-82500,45000,-81500"
st "RDATACONJOUT : (31:0)"
ju 2
blo "45000,-81700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RDATACONJOUT"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 12
suid 26,0
)
)
)
*246 (CptPort
uid 32919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32920,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "46000,-81375,46750,-80625"
)
tg (CPTG
uid 32921,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32922,0
va (VaSet
)
xt "35000,-81500,45000,-80500"
st "IDATACONJOUT : (31:0)"
ju 2
blo "45000,-80700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IDATACONJOUT"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 10
suid 27,0
)
)
)
*247 (CptPort
uid 32923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32924,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-79375,20000,-78625"
)
tg (CPTG
uid 32925,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32926,0
va (VaSet
)
xt "21000,-79500,27200,-78500"
st "RCOEF : (31:0)"
blo "21000,-78700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RCOEF"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 28,0
)
)
)
*248 (CptPort
uid 32927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32928,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-78375,20000,-77625"
)
tg (CPTG
uid 32929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32930,0
va (VaSet
)
xt "21000,-78500,26800,-77500"
st "ICOEF : (31:0)"
blo "21000,-77700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ICOEF"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 29,0
)
)
)
*249 (CptPort
uid 32931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32932,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-77375,20000,-76625"
)
tg (CPTG
uid 32933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32934,0
va (VaSet
)
xt "21000,-77500,29400,-76500"
st "RCOEFCONJ : (31:0)"
blo "21000,-76700"
)
)
thePort (LogicalPort
decl (Decl
n "RCOEFCONJ"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 34,0
)
)
)
*250 (CptPort
uid 32935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32936,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "19250,-76375,20000,-75625"
)
tg (CPTG
uid 32937,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32938,0
va (VaSet
)
xt "21000,-76500,29000,-75500"
st "ICOEFCONJ : (31:0)"
blo "21000,-75700"
)
)
thePort (LogicalPort
decl (Decl
n "ICOEFCONJ"
t "std_logic_vector"
b "(31 downto 0)"
o 3
suid 35,0
)
)
)
*251 (PortMapFrame
uid 32949,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 32950,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "18000,-88000,48000,-60000"
)
portMapText (BiTextGroup
uid 32951,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 32952,0
va (VaSet
)
xt "48000,-60000,60200,-55000"
st "CLK_SYS => CLK_SYS,
IDATA => idata2_s,
RDATA => rdata2_s,
RST_SYS_N => rst_sys_0_n_s,
VALID => valid2_s,"
)
second (MLText
uid 32953,0
va (VaSet
)
xt "48000,-55000,63700,-47000"
st "ICOEF => coef_s(i).IM,
ICOEFCONJ => coefconj_s(i).IM,
RCOEF => coef_s(i).RE,
RCOEFCONJ => coefconj_s(i).RE,
IDATACONJOUT => data3_s(2*i+1).IM,
IDATAOUT => data3_s(2*i).IM,
RDATACONJOUT => data3_s(2*i+1).RE,
RDATAOUT => data3_s(2*i).RE"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 32940,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "20000,-86000,46000,-62000"
)
oxt "30000,7000,56000,31000"
ttg (MlTextGroup
uid 32941,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*252 (Text
uid 32942,0
va (VaSet
font "Arial,8,1"
)
xt "31200,-64000,34800,-63000"
st "conv_lib"
blo "31200,-63200"
tm "BdLibraryNameMgr"
)
*253 (Text
uid 32943,0
va (VaSet
font "Arial,8,1"
)
xt "31200,-63000,35600,-62000"
st "conv_mult"
blo "31200,-62200"
tm "CptNameMgr"
)
*254 (Text
uid 32944,0
va (VaSet
font "Arial,8,1"
)
xt "31200,-62000,33900,-61000"
st "mult_i"
blo "31200,-61200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32945,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32946,0
text (MLText
uid 32947,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,-88400,20000,-88400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 32948,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "20250,-63750,21750,-62250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*255 (SaComponent
uid 33002,0
optionalChildren [
*256 (CptPort
uid 32954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32955,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,-1375,-47000,-625"
)
tg (CPTG
uid 32956,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32957,0
va (VaSet
)
xt "-46000,-1500,-42200,-500"
st "CLK_SYS"
blo "-46000,-700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*257 (CptPort
uid 32958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32959,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,-375,-47000,375"
)
tg (CPTG
uid 32960,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32961,0
va (VaSet
)
xt "-46000,-500,-41100,500"
st "RST_SYS_N"
blo "-46000,300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 2,0
)
)
)
*258 (CptPort
uid 32962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32963,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-30000,-11375,-29250,-10625"
)
tg (CPTG
uid 32964,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32965,0
va (VaSet
)
xt "-38200,-11500,-31000,-10500"
st "DATAOUT : (31:0)"
ju 2
blo "-31000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 3,0
)
)
)
*259 (CptPort
uid 32966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32967,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-30000,-10375,-29250,-9625"
)
tg (CPTG
uid 32968,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32969,0
va (VaSet
)
xt "-35300,-10500,-31000,-9500"
st "VALIDOUT"
ju 2
blo "-31000,-9700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 4,0
)
)
)
*260 (CptPort
uid 32970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32971,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,-11375,-47000,-10625"
)
tg (CPTG
uid 32972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32973,0
va (VaSet
)
xt "-46000,-11500,-39900,-10500"
st "RDATA : (31:0)"
blo "-46000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 7,0
)
)
)
*261 (CptPort
uid 32974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32975,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,-10375,-47000,-9625"
)
tg (CPTG
uid 32976,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32977,0
va (VaSet
)
xt "-46000,-10500,-40300,-9500"
st "IDATA : (31:0)"
blo "-46000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- az"
preAdd 0
posAdd 0
o 3
suid 8,0
)
)
)
*262 (CptPort
uid 32978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32979,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,-9375,-47000,-8625"
)
tg (CPTG
uid 32980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32981,0
va (VaSet
)
xt "-46000,-9500,-43400,-8500"
st "VALID"
blo "-46000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 9,0
)
)
)
*263 (CptPort
uid 32982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32983,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,-8375,-47000,-7625"
)
tg (CPTG
uid 32984,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32985,0
va (VaSet
)
xt "-46000,-8500,-44000,-7500"
st "SOF"
blo "-46000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 14,0
)
)
)
*264 (CptPort
uid 32986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32987,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,-7375,-47000,-6625"
)
tg (CPTG
uid 32988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32989,0
va (VaSet
)
xt "-46000,-7500,-44000,-6500"
st "EOF"
blo "-46000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 15,0
)
)
)
*265 (CptPort
uid 32990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32991,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-30000,-9375,-29250,-8625"
)
tg (CPTG
uid 32992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32993,0
va (VaSet
)
xt "-34700,-9500,-31000,-8500"
st "SOFOUT"
ju 2
blo "-31000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 16,0
)
)
)
*266 (CptPort
uid 32994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32995,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-30000,-8375,-29250,-7625"
)
tg (CPTG
uid 32996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32997,0
va (VaSet
)
xt "-34700,-8500,-31000,-7500"
st "EOFOUT"
ju 2
blo "-31000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EOFOUT"
t "std_logic"
o 10
suid 17,0
)
)
)
*267 (CptPort
uid 32998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32999,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,-6375,-47000,-5625"
)
tg (CPTG
uid 33000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33001,0
va (VaSet
)
xt "-46000,-6500,-43400,-5500"
st "SYNC"
blo "-46000,-5700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
o 7
suid 18,0
)
)
)
*268 (PortMapFrame
uid 33012,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 33013,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-49000,-15000,-28000,5000"
)
portMapText (BiTextGroup
uid 33014,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 33015,0
va (VaSet
)
xt "-28000,5000,-15800,7000"
st "CLK_SYS => CLK_SYS,
RST_SYS_N => rst_sys_0_n_s,"
)
second (MLText
uid 33016,0
va (VaSet
)
xt "-28000,7000,-17800,17000"
st "EOF => eof4_s(i),
IDATA => data4_s(i).IM,
RDATA => data4_s(i).RE,
SOF => sof4_s(i),
SYNC => '0',
VALID => valid4_s(i),
DATAOUT => data5_s(i),
EOFOUT => open,
SOFOUT => open,
VALIDOUT => open"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 33003,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,-13000,-30000,3000"
)
oxt "23000,2000,40000,18000"
ttg (MlTextGroup
uid 33004,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
uid 33005,0
va (VaSet
font "Arial,8,1"
)
xt "-40300,1000,-36700,2000"
st "conv_lib"
blo "-40300,1800"
tm "BdLibraryNameMgr"
)
*270 (Text
uid 33006,0
va (VaSet
font "Arial,8,1"
)
xt "-40300,2000,-36300,3000"
st "conv_pwr"
blo "-40300,2800"
tm "CptNameMgr"
)
*271 (Text
uid 33007,0
va (VaSet
font "Arial,8,1"
)
xt "-40300,3000,-38000,4000"
st "pwr_i"
blo "-40300,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33008,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33009,0
text (MLText
uid 33010,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,-14000,-47000,-14000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33011,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,1250,-45250,2750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*272 (SaComponent
uid 33065,0
optionalChildren [
*273 (CptPort
uid 33017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33018,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,37625,-47000,38375"
)
tg (CPTG
uid 33019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33020,0
va (VaSet
)
xt "-46000,37500,-42200,38500"
st "CLK_SYS"
blo "-46000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*274 (CptPort
uid 33021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33022,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,38625,-47000,39375"
)
tg (CPTG
uid 33023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33024,0
va (VaSet
)
xt "-46000,38500,-41100,39500"
st "RST_SYS_N"
blo "-46000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 2,0
)
)
)
*275 (CptPort
uid 33025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33026,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-30000,27625,-29250,28375"
)
tg (CPTG
uid 33027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33028,0
va (VaSet
)
xt "-38200,27500,-31000,28500"
st "DATAOUT : (31:0)"
ju 2
blo "-31000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 3,0
)
)
)
*276 (CptPort
uid 33029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33030,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-30000,28625,-29250,29375"
)
tg (CPTG
uid 33031,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33032,0
va (VaSet
)
xt "-35300,28500,-31000,29500"
st "VALIDOUT"
ju 2
blo "-31000,29300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 4,0
)
)
)
*277 (CptPort
uid 33033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33034,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,27625,-47000,28375"
)
tg (CPTG
uid 33035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33036,0
va (VaSet
)
xt "-46000,27500,-39900,28500"
st "RDATA : (31:0)"
blo "-46000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 7,0
)
)
)
*278 (CptPort
uid 33037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33038,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,28625,-47000,29375"
)
tg (CPTG
uid 33039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33040,0
va (VaSet
)
xt "-46000,28500,-40300,29500"
st "IDATA : (31:0)"
blo "-46000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- az"
preAdd 0
posAdd 0
o 3
suid 8,0
)
)
)
*279 (CptPort
uid 33041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33042,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,29625,-47000,30375"
)
tg (CPTG
uid 33043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33044,0
va (VaSet
)
xt "-46000,29500,-43400,30500"
st "VALID"
blo "-46000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 9,0
)
)
)
*280 (CptPort
uid 33045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33046,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,30625,-47000,31375"
)
tg (CPTG
uid 33047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33048,0
va (VaSet
)
xt "-46000,30500,-44000,31500"
st "SOF"
blo "-46000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 14,0
)
)
)
*281 (CptPort
uid 33049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33050,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,31625,-47000,32375"
)
tg (CPTG
uid 33051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33052,0
va (VaSet
)
xt "-46000,31500,-44000,32500"
st "EOF"
blo "-46000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 15,0
)
)
)
*282 (CptPort
uid 33053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33054,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-30000,29625,-29250,30375"
)
tg (CPTG
uid 33055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33056,0
va (VaSet
)
xt "-34700,29500,-31000,30500"
st "SOFOUT"
ju 2
blo "-31000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 16,0
)
)
)
*283 (CptPort
uid 33057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33058,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-30000,30625,-29250,31375"
)
tg (CPTG
uid 33059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33060,0
va (VaSet
)
xt "-34700,30500,-31000,31500"
st "EOFOUT"
ju 2
blo "-31000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EOFOUT"
t "std_logic"
o 10
suid 17,0
)
)
)
*284 (CptPort
uid 33061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33062,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,32625,-47000,33375"
)
tg (CPTG
uid 33063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33064,0
va (VaSet
)
xt "-46000,32500,-43400,33500"
st "SYNC"
blo "-46000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
o 7
suid 18,0
)
)
)
]
shape (Rectangle
uid 33066,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,26000,-30000,42000"
)
oxt "23000,2000,40000,18000"
ttg (MlTextGroup
uid 33067,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 33068,0
va (VaSet
font "Arial,8,1"
)
xt "-40300,40000,-36700,41000"
st "conv_lib"
blo "-40300,40800"
tm "BdLibraryNameMgr"
)
*286 (Text
uid 33069,0
va (VaSet
font "Arial,8,1"
)
xt "-40300,41000,-36300,42000"
st "conv_pwr"
blo "-40300,41800"
tm "CptNameMgr"
)
*287 (Text
uid 33070,0
va (VaSet
font "Arial,8,1"
)
xt "-40300,42000,-37600,43000"
st "pwr1_i"
blo "-40300,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33071,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33072,0
text (MLText
uid 33073,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,25000,-47000,25000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33074,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,40250,-45250,41750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*288 (CommentText
uid 33637,0
shape (Rectangle
uid 33638,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-99000,-35000,-78000,-32000"
)
oxt "0,0,15000,5000"
text (MLText
uid 33639,0
va (VaSet
fg "0,0,32768"
)
xt "-98800,-34800,-80300,-32800"
st "
conv_ifft_ctrl READY cannot be used as IFFT has 
no ready and can't be stopped
"
tm "CommentText"
wrapOption 3
visibleHeight 3000
visibleWidth 21000
)
)
*289 (Net
uid 33652,0
decl (Decl
n "tie1_s"
t "std_logic"
o 92
suid 407,0
)
declText (MLText
uid 33653,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-12600,-129500,-11800"
st "SIGNAL tie1_s                   : std_logic
"
)
)
*290 (SaComponent
uid 34825,0
optionalChildren [
*291 (CptPort
uid 34765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34766,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,1625,-3000,2375"
)
tg (CPTG
uid 34767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34768,0
va (VaSet
)
xt "-2000,1500,1800,2500"
st "CLK_SYS"
blo "-2000,2300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*292 (CptPort
uid 34769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34770,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,2625,-3000,3375"
)
tg (CPTG
uid 34771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34772,0
va (VaSet
)
xt "-2000,2500,2900,3500"
st "RST_SYS_N"
blo "-2000,3300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*293 (CptPort
uid 34773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34774,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,-2375,-3000,-1625"
)
tg (CPTG
uid 34775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34776,0
va (VaSet
)
xt "-2000,-2500,7600,-1500"
st "RDADDR : (abits_g-1:0)"
blo "-2000,-1700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDADDR"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*294 (CptPort
uid 34777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34778,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,-1375,-3000,-625"
)
tg (CPTG
uid 34779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34780,0
va (VaSet
)
xt "-2000,-1500,700,-500"
st "RDEN"
blo "-2000,-700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDEN"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*295 (CptPort
uid 34781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34782,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,-375,-3000,375"
)
tg (CPTG
uid 34783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34784,0
va (VaSet
)
xt "-2000,-500,1200,500"
st "RDEOF"
blo "-2000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDEOF"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*296 (CptPort
uid 34785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34786,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21000,-11375,21750,-10625"
)
tg (CPTG
uid 34787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34788,0
va (VaSet
)
xt "10100,-11500,20000,-10500"
st "DATAOUT : (dbits_g-1:0)"
ju 2
blo "20000,-10700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DATAOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*297 (CptPort
uid 34789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34790,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,-11375,-3000,-10625"
)
tg (CPTG
uid 34791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34792,0
va (VaSet
)
xt "-2000,-11500,6200,-10500"
st "DATA : (dbits_g-1:0)"
blo "-2000,-10700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DATA"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*298 (CptPort
uid 34793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34794,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,-10375,-3000,-9625"
)
tg (CPTG
uid 34795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34796,0
va (VaSet
)
xt "-2000,-10500,600,-9500"
st "VALID"
blo "-2000,-9700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*299 (CptPort
uid 34797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34798,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,-9375,-3000,-8625"
)
tg (CPTG
uid 34799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34800,0
va (VaSet
)
xt "-2000,-9500,0,-8500"
st "SOF"
blo "-2000,-8700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*300 (CptPort
uid 34801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34802,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,-8375,-3000,-7625"
)
tg (CPTG
uid 34803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34804,0
va (VaSet
)
xt "-2000,-8500,0,-7500"
st "EOF"
blo "-2000,-7700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*301 (CptPort
uid 34805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34806,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-3750,-7375,-3000,-6625"
)
tg (CPTG
uid 34807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34808,0
va (VaSet
)
xt "-2000,-7500,600,-6500"
st "SYNC"
blo "-2000,-6700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*302 (CptPort
uid 34809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34810,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21000,-4375,21750,-3625"
)
tg (CPTG
uid 34811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34812,0
va (VaSet
)
xt "15800,-4500,20000,-3500"
st "AVAILOUT"
ju 2
blo "20000,-3700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AVAILOUT"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*303 (CptPort
uid 34813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34814,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21000,-6375,21750,-5625"
)
tg (CPTG
uid 34815,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34816,0
va (VaSet
)
xt "15200,-6500,20000,-5500"
st "READYOUT"
ju 2
blo "20000,-5700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "READYOUT"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 14,0
)
)
)
*304 (CptPort
uid 34817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34818,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21000,-2375,21750,-1625"
)
tg (CPTG
uid 34819,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34820,0
va (VaSet
)
xt "15100,-2500,20000,-1500"
st "OVERFLOW"
ju 2
blo "20000,-1700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "OVERFLOW"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 15,0
)
)
)
*305 (CptPort
uid 34821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34822,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21000,-375,21750,375"
)
tg (CPTG
uid 34823,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34824,0
va (VaSet
)
xt "15600,-500,20000,500"
st "DONEOUT"
ju 2
blo "20000,300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DONEOUT"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 16,0
)
)
)
*306 (PortMapFrame
uid 34835,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 34836,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-5000,-15000,23000,8000"
)
portMapText (BiTextGroup
uid 34837,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 34838,0
va (VaSet
)
xt "26000,5000,38200,12000"
st "CLK_SYS => CLK_SYS,
RST_SYS_N => rst_sys_1_n_s,
RDADDR => rdaddr_s,
RDEOF => rdeof_s,
SOF => sof5_s,
EOF => eof5_s,
SYNC => CONV_TRIGGER,"
)
second (MLText
uid 34839,0
va (VaSet
)
xt "26000,12000,42100,20000"
st "RDEN => rden_s(r*2*ifft_g+f+1),
DATAOUT => data6_s(r*2*ifft_g+f+1),
DATA => data5_s(f),
VALID => wren5_s(r),
AVAILOUT => avail6_s(r*2*ifft_g+f+1),
READYOUT => ready6_s(r*2*ifft_g+f+1),
OVERFLOW => overflow_s(r*2*ifft_g+f+1),
DONEOUT => open"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 34826,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-3000,-13000,21000,6000"
)
oxt "25000,10000,49000,29000"
ttg (MlTextGroup
uid 34827,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
uid 34828,0
va (VaSet
font "Arial,8,1"
)
xt "5700,4000,9300,5000"
st "conv_lib"
blo "5700,4800"
tm "BdLibraryNameMgr"
)
*308 (Text
uid 34829,0
va (VaSet
font "Arial,8,1"
)
xt "5700,5000,12300,6000"
st "conv_result_str"
blo "5700,5800"
tm "CptNameMgr"
)
*309 (Text
uid 34830,0
va (VaSet
font "Arial,8,1"
)
xt "5700,6000,10600,7000"
st "result_str_i"
blo "5700,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 34831,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 34832,0
text (MLText
uid 34833,0
va (VaSet
font "Courier New,8,0"
)
xt "-3000,-19000,41000,-15000"
st "dbits_g  = 32                                        ( natural )                    
depth_g  = fft_g                                     ( natural )                    
abits_g  = abits_g                                   ( natural )                    
pages_g  = res_pages_g                               ( natural ) -- lte 2**pgbits_g 
pgbits_g = integer(ceil(log2(real(res_pages_g))))    ( natural )                    "
)
header ""
)
elements [
(GiElement
name "dbits_g"
type "natural"
value "32"
)
(GiElement
name "depth_g"
type "natural"
value "fft_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "pages_g"
type "natural"
value "res_pages_g"
e "-- lte 2**pgbits_g"
)
(GiElement
name "pgbits_g"
type "natural"
value "integer(ceil(log2(real(res_pages_g))))"
)
]
)
viewicon (ZoomableIcon
uid 34834,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-2750,4250,-1250,5750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*310 (SaComponent
uid 36996,0
optionalChildren [
*311 (CptPort
uid 36888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36889,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-70375,-69000,-69625"
)
tg (CPTG
uid 36890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36891,0
va (VaSet
)
xt "-68000,-70500,-64200,-69500"
st "CLK_SYS"
blo "-68000,-69700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*312 (CptPort
uid 36892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36893,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-69375,-69000,-68625"
)
tg (CPTG
uid 36894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36895,0
va (VaSet
)
xt "-68000,-69500,-63100,-68500"
st "RST_SYS_N"
blo "-68000,-68700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*313 (CptPort
uid 36896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36897,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-82375,-41250,-81625"
)
tg (CPTG
uid 36898,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36899,0
va (VaSet
)
xt "-53500,-82500,-43000,-81500"
st "RDATAOUT : (dbits_g-1:0)"
ju 2
blo "-43000,-81700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDATAOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*314 (CptPort
uid 36900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36901,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-81375,-41250,-80625"
)
tg (CPTG
uid 36902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36903,0
va (VaSet
)
xt "-53100,-81500,-43000,-80500"
st "IDATAOUT : (dbits_g-1:0)"
ju 2
blo "-43000,-80700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "IDATAOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*315 (CptPort
uid 36904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36905,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-80375,-41250,-79625"
)
tg (CPTG
uid 36906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36907,0
va (VaSet
)
xt "-47300,-80500,-43000,-79500"
st "VALIDOUT"
ju 2
blo "-43000,-79700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*316 (CptPort
uid 36908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36909,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-79375,-41250,-78625"
)
tg (CPTG
uid 36910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36911,0
va (VaSet
)
xt "-46700,-79500,-43000,-78500"
st "SOFOUT"
ju 2
blo "-43000,-78700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*317 (CptPort
uid 36912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36913,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-78375,-41250,-77625"
)
tg (CPTG
uid 36914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36915,0
va (VaSet
)
xt "-46700,-78500,-43000,-77500"
st "EOFOUT"
ju 2
blo "-43000,-77700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "EOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*318 (CptPort
uid 36916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36917,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-73375,-41250,-72625"
)
tg (CPTG
uid 36918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36919,0
va (VaSet
)
xt "-47800,-73500,-43000,-72500"
st "READYOUT"
ju 2
blo "-43000,-72700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "READYOUT"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*319 (CptPort
uid 36920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36921,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-70375,-41250,-69625"
)
tg (CPTG
uid 36922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36923,0
va (VaSet
)
xt "-55500,-70500,-43000,-69500"
st "COEF_RDENOUT : (loop_g-1:0)"
ju 2
blo "-43000,-69700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "COEF_RDENOUT"
t "std_logic_vector"
b "(loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*320 (CptPort
uid 36924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36925,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-71375,-41250,-70625"
)
tg (CPTG
uid 36926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36927,0
va (VaSet
)
xt "-56900,-71500,-43000,-70500"
st "COEF_RDADDROUT : (abits_g-1:0)"
ju 2
blo "-43000,-70700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "COEF_RDADDROUT"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*321 (CptPort
uid 36928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36929,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-82375,-69000,-81625"
)
tg (CPTG
uid 36930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36931,0
va (VaSet
)
xt "-68000,-82500,-59200,-81500"
st "RDATA : (dbits_g-1:0)"
blo "-68000,-81700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*322 (CptPort
uid 36932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36933,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-81375,-69000,-80625"
)
tg (CPTG
uid 36934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36935,0
va (VaSet
)
xt "-68000,-81500,-59600,-80500"
st "IDATA : (dbits_g-1:0)"
blo "-68000,-80700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*323 (CptPort
uid 36936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36937,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-80375,-69000,-79625"
)
tg (CPTG
uid 36938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36939,0
va (VaSet
)
xt "-68000,-80500,-65400,-79500"
st "VALID"
blo "-68000,-79700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*324 (CptPort
uid 36940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36941,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-79375,-69000,-78625"
)
tg (CPTG
uid 36942,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36943,0
va (VaSet
)
xt "-68000,-79500,-66000,-78500"
st "SOF"
blo "-68000,-78700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*325 (CptPort
uid 36944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36945,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-78375,-69000,-77625"
)
tg (CPTG
uid 36946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36947,0
va (VaSet
)
xt "-68000,-78500,-66000,-77500"
st "EOF"
blo "-68000,-77700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*326 (CptPort
uid 36948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36949,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-75375,-69000,-74625"
)
tg (CPTG
uid 36950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36951,0
va (VaSet
)
xt "-68000,-75500,-61500,-74500"
st "CONV_ENABLE"
blo "-68000,-74700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CONV_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 17,0
)
)
)
*327 (CptPort
uid 36952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36953,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-64375,-69000,-63625"
)
tg (CPTG
uid 36954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36955,0
va (VaSet
)
xt "-68000,-64500,-64400,-63500"
st "CLK_MC"
blo "-68000,-63700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 19,0
)
)
)
*328 (CptPort
uid 36956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36957,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-63375,-69000,-62625"
)
tg (CPTG
uid 36958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36959,0
va (VaSet
)
xt "-68000,-63500,-63300,-62500"
st "RST_MC_N"
blo "-68000,-62700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 20,0
)
)
)
*329 (CptPort
uid 36960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36961,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-67375,-69000,-66625"
)
tg (CPTG
uid 36962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36963,0
va (VaSet
)
xt "-68000,-67500,-59000,-66500"
st "MCADDR : (abits_g:0)"
blo "-68000,-66700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(abits_g downto 0)"
preAdd 0
posAdd 0
o 23
suid 21,0
)
)
)
*330 (CptPort
uid 36964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36965,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-66375,-69000,-65625"
)
tg (CPTG
uid 36966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36967,0
va (VaSet
)
xt "-68000,-66500,-64000,-65500"
st "MCRDEN"
blo "-68000,-65700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCRDEN"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 22,0
)
)
)
*331 (CptPort
uid 36968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36969,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-67375,-41250,-66625"
)
tg (CPTG
uid 36970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36971,0
va (VaSet
)
xt "-54200,-67500,-43000,-66500"
st "MCDATAOUT : (dbits_g-1:0)"
ju 2
blo "-43000,-66700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MCDATAOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 25
suid 23,0
)
)
)
*332 (CptPort
uid 36972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36973,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-75375,-41250,-74625"
)
tg (CPTG
uid 36974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36975,0
va (VaSet
)
xt "-47400,-75500,-43000,-74500"
st "DONEOUT"
ju 2
blo "-43000,-74700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DONEOUT"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 24,0
)
)
)
*333 (CptPort
uid 36976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36977,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-77375,-41250,-76625"
)
tg (CPTG
uid 36978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36979,0
va (VaSet
)
xt "-57000,-77500,-43000,-76500"
st "LOOP_ADDROUT : (loop_bits_g-1:0)"
ju 2
blo "-43000,-76700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOOP_ADDROUT"
t "std_logic_vector"
b "(loop_bits_g-1 downto 0)"
o 8
suid 26,0
)
)
)
*334 (CptPort
uid 36980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36981,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-74375,-69000,-73625"
)
tg (CPTG
uid 36982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36983,0
va (VaSet
)
xt "-68000,-74500,-56800,-73500"
st "LOOP_NUM : (loop_bits_g:0)"
blo "-68000,-73700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "LOOP_NUM"
t "std_logic_vector"
b "(loop_bits_g DOWNTO 0)"
o 17
suid 27,0
)
)
)
*335 (CptPort
uid 36984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36985,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-76375,-69000,-75625"
)
tg (CPTG
uid 36986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36987,0
va (VaSet
)
xt "-68000,-76500,-65400,-75500"
st "SYNC"
blo "-68000,-75700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
o 19
suid 28,0
)
)
)
*336 (CptPort
uid 36988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36989,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-69750,-72375,-69000,-71625"
)
tg (CPTG
uid 36990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36991,0
va (VaSet
)
xt "-68000,-72500,-59400,-71500"
st "READY : (loop_g-1:0)"
blo "-68000,-71700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "READY"
t "std_logic_vector"
b "(loop_g-1 DOWNTO 0)"
o 20
suid 29,0
)
)
)
*337 (CptPort
uid 36992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36993,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-42000,-64375,-41250,-63625"
)
tg (CPTG
uid 36994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 36995,0
va (VaSet
)
xt "-47900,-64500,-43000,-63500"
st "OVERFLOW"
ju 2
blo "-43000,-63700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OVERFLOW"
t "std_logic"
o 27
suid 30,0
)
)
)
*338 (PortMapFrame
uid 37006,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 37007,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-71000,-86000,-40000,-58000"
)
portMapText (BiTextGroup
uid 37008,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 37009,0
va (VaSet
)
xt "-43000,-58000,-26600,-34000"
st "CLK_SYS => CLK_SYS,
RST_SYS_N => rst_sys_0_n_s,
RDATAOUT => rdata2_s,
IDATAOUT => idata2_s,
VALIDOUT => valid2_s,
SOFOUT => sof2_s,
EOFOUT => eof2_s,
LOOP_ADDROUT => loop_addr2_s,
READYOUT => ready2_s,
COEF_RDENOUT => coef_rdenout_s,
COEF_RDADDROUT => coef_rdaddrout_s,
RDATA => rdata1_s,
IDATA => idata1_s,
VALID => valid1_s,
SOF => sof1_s,
EOF => eof1_s,
LOOP_NUM => IFFT_LOOP_NUM,
CONV_ENABLE => CONV_ENABLE,
SYNC => CONV_TRIGGER,
READY => readye_s,
CLK_MC => CLK_MC,
RST_MC_N => RST_MC_N,
MCDATAOUT => mcdataout1_s,
DONEOUT => MCREADYOUT,"
)
second (MLText
uid 37010,0
va (VaSet
)
xt "-43000,-34000,-30800,-31000"
st "MCADDR => fft_results_s.addr,
MCRDEN => fft_results_s.rden,
OVERFLOW => open"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 36997,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-69000,-84000,-42000,-60000"
)
oxt "34000,4000,61000,28000"
ttg (MlTextGroup
uid 36998,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*339 (Text
uid 36999,0
va (VaSet
font "Arial,8,1"
)
xt "-58300,-62000,-54700,-61000"
st "conv_lib"
blo "-58300,-61200"
tm "BdLibraryNameMgr"
)
*340 (Text
uid 37000,0
va (VaSet
font "Arial,8,1"
)
xt "-58300,-61000,-52900,-60000"
st "conv_fft_str"
blo "-58300,-60200"
tm "CptNameMgr"
)
*341 (Text
uid 37001,0
va (VaSet
font "Arial,8,1"
)
xt "-58300,-60000,-55000,-59000"
st "fft_str_i"
blo "-58300,-59200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 37002,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 37003,0
text (MLText
uid 37004,0
va (VaSet
font "Courier New,8,0"
)
xt "-69000,-91600,-17000,-86000"
st "dbits_g     = 32                  ( natural )                                                       
depth_g     = fft_g               ( natural )                                                       
abits_g     = abits_g             ( natural )                                                       
pages_g     = 4                   ( natural ) -- lte 2**pgbits_g                                    
pgbits_g    = 2                   ( natural )                                                       
loop_g      = ifft_loop_g         ( natural ) -- number of output frame repeats lte 2**loop_bits_g  
loop_bits_g = ifft_loop_bits_g    ( natural )                                                       "
)
header ""
)
elements [
(GiElement
name "dbits_g"
type "natural"
value "32"
)
(GiElement
name "depth_g"
type "natural"
value "fft_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "pages_g"
type "natural"
value "4"
e "-- lte 2**pgbits_g"
)
(GiElement
name "pgbits_g"
type "natural"
value "2"
)
(GiElement
name "loop_g"
type "natural"
value "ifft_loop_g"
e "-- number of output frame repeats lte 2**loop_bits_g "
)
(GiElement
name "loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
]
)
viewicon (ZoomableIcon
uid 37005,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-68750,-61750,-67250,-60250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*342 (SaComponent
uid 37095,0
optionalChildren [
*343 (CptPort
uid 37011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37012,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,7625,57000,8375"
)
tg (CPTG
uid 37013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37014,0
va (VaSet
)
xt "58000,7500,61800,8500"
st "CLK_SYS"
blo "58000,8300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*344 (CptPort
uid 37015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37016,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,6625,57000,7375"
)
tg (CPTG
uid 37017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37018,0
va (VaSet
)
xt "58000,6500,62900,7500"
st "RST_SYS_N"
blo "58000,7300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*345 (CptPort
uid 37019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37020,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,3625,93750,4375"
)
tg (CPTG
uid 37021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37022,0
va (VaSet
)
xt "80700,3500,92000,4500"
st "RDADDROUT : (abits_g-1:0)"
ju 2
blo "92000,4300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDADDROUT"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*346 (CptPort
uid 37023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37024,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,4625,93750,5375"
)
tg (CPTG
uid 37025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37026,0
va (VaSet
)
xt "80300,4500,92000,5500"
st "RDADDR0OUT : (abits_g-1:0)"
ju 2
blo "92000,5300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDADDR0OUT"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*347 (CptPort
uid 37027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37028,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,5625,93750,6375"
)
tg (CPTG
uid 37029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37030,0
va (VaSet
)
xt "79000,5500,92000,6500"
st "RDENOUT : (2*ifft_g*ifft_loop_g:0)"
ju 2
blo "92000,6300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDENOUT"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*348 (CptPort
uid 37031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37032,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,6625,93750,7375"
)
tg (CPTG
uid 37033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37034,0
va (VaSet
)
xt "87100,6500,92000,7500"
st "RDEOFOUT"
ju 2
blo "92000,7300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDEOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*349 (CptPort
uid 37035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37036,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,3625,57000,4375"
)
tg (CPTG
uid 37037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37038,0
va (VaSet
)
xt "58000,3500,74000,4500"
st "RDDATA : ((2*ifft_g*ifft_loop_g+1)*32-1:0)"
blo "58000,4300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDDATA"
t "std_logic_vector"
b "((2*ifft_g*ifft_loop_g+1)*32-1 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*350 (CptPort
uid 37039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37040,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,1625,57000,2375"
)
tg (CPTG
uid 37041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37042,0
va (VaSet
)
xt "58000,1500,64700,2500"
st "DDR_WAITREQ"
blo "58000,2300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DDR_WAITREQ"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*351 (CptPort
uid 37043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37044,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,-11375,57000,-10625"
)
tg (CPTG
uid 37045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37046,0
va (VaSet
)
xt "58000,-11500,60500,-10500"
st "AVAIL"
blo "58000,-10700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AVAIL"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*352 (CptPort
uid 37047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37048,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,-11375,93750,-10625"
)
tg (CPTG
uid 37049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37050,0
va (VaSet
)
xt "82000,-11500,92000,-10500"
st "DDR_ADDROUT : (25:0)"
ju 2
blo "92000,-10700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_ADDROUT"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*353 (CptPort
uid 37051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37052,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,-10375,93750,-9625"
)
tg (CPTG
uid 37053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37054,0
va (VaSet
)
xt "78900,-10500,92000,-9500"
st "DDR_DATAOUT : (ddr_g*512-1:0)"
ju 2
blo "92000,-9700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_DATAOUT"
t "std_logic_vector"
b "(ddr_g*512-1 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*354 (CptPort
uid 37055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37056,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,-9375,93750,-8625"
)
tg (CPTG
uid 37057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37058,0
va (VaSet
)
xt "85100,-9500,92000,-8500"
st "DDR_VALIDOUT"
ju 2
blo "92000,-8700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*355 (CptPort
uid 37059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37060,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,-3375,93750,-2625"
)
tg (CPTG
uid 37061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37062,0
va (VaSet
)
xt "87600,-3500,92000,-2500"
st "DONEOUT"
ju 2
blo "92000,-2700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DONEOUT"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*356 (CptPort
uid 37063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37064,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "93000,-1375,93750,-625"
)
tg (CPTG
uid 37065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37066,0
va (VaSet
)
xt "84500,-1500,92000,-500"
st "CONV_DONEOUT"
ju 2
blo "92000,-700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "CONV_DONEOUT"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*357 (CptPort
uid 37067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37068,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,-4375,57000,-3625"
)
tg (CPTG
uid 37069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37070,0
va (VaSet
)
xt "58000,-4500,72500,-3500"
st "IFFT_LOOP_NUM : (ifft_loop_bits_g:0)"
blo "58000,-3700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "IFFT_LOOP_NUM"
t "std_logic_vector"
b "(ifft_loop_bits_g DOWNTO 0)"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*358 (CptPort
uid 37071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37072,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,-5375,57000,-4625"
)
tg (CPTG
uid 37073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37074,0
va (VaSet
)
xt "58000,-5500,70900,-4500"
st "FOP_NUM : (fop_num_bits_g-1:0)"
blo "58000,-4700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "FOP_NUM"
t "std_logic_vector"
b "(fop_num_bits_g-1 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*359 (CptPort
uid 37075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37076,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,-6375,57000,-5625"
)
tg (CPTG
uid 37077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37078,0
va (VaSet
)
xt "58000,-6500,69800,-5500"
st "OVERLAP_SIZE : (abits_g-1:0)"
blo "58000,-5700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "OVERLAP_SIZE"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*360 (CptPort
uid 37079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37080,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,-7375,57000,-6625"
)
tg (CPTG
uid 37081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37082,0
va (VaSet
)
xt "58000,-7500,69400,-6500"
st "ROW0_DELAY : (abits_g-1:0)"
blo "58000,-6700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ROW0_DELAY"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*361 (CptPort
uid 37083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37084,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,-3375,57000,-2625"
)
tg (CPTG
uid 37085,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37086,0
va (VaSet
)
xt "58000,-3500,66500,-2500"
st "PAGE_START : (25:0)"
blo "58000,-2700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "PAGE_START"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*362 (CptPort
uid 37087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37088,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,-1375,57000,-625"
)
tg (CPTG
uid 37089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37090,0
va (VaSet
)
xt "58000,-1500,60600,-500"
st "SYNC"
blo "58000,-700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*363 (CptPort
uid 37091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37092,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "56250,-375,57000,375"
)
tg (CPTG
uid 37093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37094,0
va (VaSet
)
xt "58000,-500,64500,500"
st "CONV_ENABLE"
blo "58000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CONV_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*364 (PortMapFrame
uid 37105,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 37106,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "55000,-15000,95000,13000"
)
portMapText (BiTextGroup
uid 37107,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 37108,0
va (VaSet
)
xt "91000,13000,107200,34000"
st "CLK_SYS => CLK_SYS,
RST_SYS_N => rst_sys_1_n_s,
RDADDROUT => rdaddr_s,
RDADDR0OUT => rdaddr0_s,
RDENOUT => rden_s,
RDEOFOUT => rdeof_s,
RDDATA => rddata_s,
DDR_WAITREQ => DDR_WAITREQ,
AVAIL => avail_s,
DDR_ADDROUT => DDR_ADDROUT,
DDR_DATAOUT => DDR_DATAOUT,
DDR_VALIDOUT => DDR_VALIDOUT,
DONEOUT => SEGDONEOUT,
CONV_DONEOUT => CONV_DONEOUT,
IFFT_LOOP_NUM => IFFT_LOOP_NUM,
FOP_NUM => FOP_NUM,
OVERLAP_SIZE => OVERLAP_SIZE,
ROW0_DELAY => row0_delay_s,
PAGE_START => PAGE_START,
SYNC => CONV_TRIGGER,
CONV_ENABLE => CONV_ENABLE"
)
second (MLText
uid 37109,0
va (VaSet
)
xt "91000,34000,91000,34000"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 37096,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "57000,-13000,93000,11000"
)
oxt "32000,11000,68000,35000"
ttg (MlTextGroup
uid 37097,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 37098,0
va (VaSet
font "Arial,8,1"
)
xt "71700,9000,75300,10000"
st "conv_lib"
blo "71700,9800"
tm "BdLibraryNameMgr"
)
*366 (Text
uid 37099,0
va (VaSet
font "Arial,8,1"
)
xt "71700,10000,74800,11000"
st "fop_str"
blo "71700,10800"
tm "CptNameMgr"
)
*367 (Text
uid 37100,0
va (VaSet
font "Arial,8,1"
)
xt "71700,11000,75400,12000"
st "fop_str_i"
blo "71700,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 37101,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 37102,0
text (MLText
uid 37103,0
va (VaSet
font "Courier New,8,0"
)
xt "56700,-22400,113200,-16000"
st "ddr_g            = ddr_g               ( natural )                                                           
abits_g          = abits_g             ( natural )                                                           
ifft_g           = ifft_g              ( natural )                                                           
ifft_loop_g      = ifft_loop_g         ( natural ) -- number of output frame repeats lte 2**ifft_loop_bits_g 
ifft_loop_bits_g = ifft_loop_bits_g    ( natural )                                                           
fop_num_bits_g   = fop_num_bits_g      ( natural )                                                           
delay_g          = 2                   ( natural )                                                           
delaybits_g      = 3                   ( natural )                                                           "
)
header ""
)
elements [
(GiElement
name "ddr_g"
type "natural"
value "ddr_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "ifft_g"
type "natural"
value "ifft_g"
)
(GiElement
name "ifft_loop_g"
type "natural"
value "ifft_loop_g"
e "-- number of output frame repeats lte 2**ifft_loop_bits_g"
)
(GiElement
name "ifft_loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
(GiElement
name "fop_num_bits_g"
type "natural"
value "fop_num_bits_g"
)
(GiElement
name "delay_g"
type "natural"
value "2"
)
(GiElement
name "delaybits_g"
type "natural"
value "3"
)
]
)
viewicon (ZoomableIcon
uid 37104,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "57250,9250,58750,10750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*368 (SaComponent
uid 37166,0
optionalChildren [
*369 (CptPort
uid 37110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37111,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-30375,-75000,-29625"
)
tg (CPTG
uid 37112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37113,0
va (VaSet
)
xt "-74000,-30500,-72000,-29500"
st "SOF"
blo "-74000,-29700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*370 (CptPort
uid 37114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37115,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-29375,-75000,-28625"
)
tg (CPTG
uid 37116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37117,0
va (VaSet
)
xt "-74000,-29500,-72000,-28500"
st "EOF"
blo "-74000,-28700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*371 (CptPort
uid 37118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37119,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-28375,-75000,-27625"
)
tg (CPTG
uid 37120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37121,0
va (VaSet
)
xt "-74000,-28500,-71400,-27500"
st "VALID"
blo "-74000,-27700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*372 (CptPort
uid 37122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37123,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-26375,-75000,-25625"
)
tg (CPTG
uid 37124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37125,0
va (VaSet
)
xt "-74000,-26500,-71400,-25500"
st "SYNC"
blo "-74000,-25700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 4,0
)
)
)
*373 (CptPort
uid 37126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37127,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-24375,-75000,-23625"
)
tg (CPTG
uid 37128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37129,0
va (VaSet
)
xt "-74000,-24500,-72100,-23500"
st "CLK"
blo "-74000,-23700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 5,0
)
)
)
*374 (CptPort
uid 37130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37131,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-25375,-75000,-24625"
)
tg (CPTG
uid 37132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37133,0
va (VaSet
)
xt "-74000,-25500,-71000,-24500"
st "CLKEN"
blo "-74000,-24700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLKEN"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 6,0
)
)
)
*375 (CptPort
uid 37134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37135,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-23375,-75000,-22625"
)
tg (CPTG
uid 37136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37137,0
va (VaSet
)
xt "-74000,-23500,-71000,-22500"
st "RST_N"
blo "-74000,-22700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 7,0
)
)
)
*376 (CptPort
uid 37138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37139,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-46000,-30375,-45250,-29625"
)
tg (CPTG
uid 37140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37141,0
va (VaSet
)
xt "-50700,-30500,-47000,-29500"
st "SOFOUT"
ju 2
blo "-47000,-29700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 8,0
)
)
)
*377 (CptPort
uid 37142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37143,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-46000,-29375,-45250,-28625"
)
tg (CPTG
uid 37144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37145,0
va (VaSet
)
xt "-50700,-29500,-47000,-28500"
st "EOFOUT"
ju 2
blo "-47000,-28700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "EOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 9,0
)
)
)
*378 (CptPort
uid 37146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37147,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-46000,-28375,-45250,-27625"
)
tg (CPTG
uid 37148,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37149,0
va (VaSet
)
xt "-51300,-28500,-47000,-27500"
st "VALIDOUT"
ju 2
blo "-47000,-27700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 10,0
)
)
)
*379 (CptPort
uid 37150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37151,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-46000,-25375,-45250,-24625"
)
tg (CPTG
uid 37152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37153,0
va (VaSet
)
xt "-57100,-25500,-47000,-24500"
st "WRENOUT : (loop_g-1:0)"
ju 2
blo "-47000,-24700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WRENOUT"
t "std_logic_vector"
b "(loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 14
suid 12,0
)
)
)
*380 (CptPort
uid 37154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37155,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-46000,-27375,-45250,-26625"
)
tg (CPTG
uid 37156,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37157,0
va (VaSet
)
xt "-61000,-27500,-47000,-26500"
st "LOOP_ADDROUT : (loop_bits_g-1:0)"
ju 2
blo "-47000,-26700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOOP_ADDROUT"
t "std_logic_vector"
b "(loop_bits_g-1 downto 0)"
o 13
suid 14,0
)
)
)
*381 (CptPort
uid 37158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37159,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-27375,-75000,-26625"
)
tg (CPTG
uid 37160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37161,0
va (VaSet
)
xt "-74000,-27500,-62800,-26500"
st "LOOP_NUM : (loop_bits_g:0)"
blo "-74000,-26700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "LOOP_NUM"
t "std_logic_vector"
b "(loop_bits_g DOWNTO 0)"
o 6
suid 15,0
)
)
)
*382 (CptPort
uid 37162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37163,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-31375,-75000,-30625"
)
tg (CPTG
uid 37164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37165,0
va (VaSet
)
xt "-74000,-31500,-70900,-30500"
st "READY"
blo "-74000,-30700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "READY"
t "std_logic"
o 4
suid 16,0
)
)
)
]
shape (Rectangle
uid 37167,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-75000,-32000,-46000,-20000"
)
oxt "28000,9000,57000,21000"
ttg (MlTextGroup
uid 37168,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*383 (Text
uid 37169,0
va (VaSet
font "Arial,8,1"
)
xt "-64300,-22000,-60700,-21000"
st "conv_lib"
blo "-64300,-21200"
tm "BdLibraryNameMgr"
)
*384 (Text
uid 37170,0
va (VaSet
font "Arial,8,1"
)
xt "-64300,-21000,-58500,-20000"
st "conv_ifft_ctrl"
blo "-64300,-20200"
tm "CptNameMgr"
)
*385 (Text
uid 37171,0
va (VaSet
font "Arial,8,1"
)
xt "-64300,-20000,-60200,-19000"
st "ifft_ctrl_i"
blo "-64300,-19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 37172,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 37173,0
text (MLText
uid 37174,0
va (VaSet
font "Courier New,8,0"
)
xt "-75000,-34400,-39500,-32000"
st "stages_g    = 4                   ( natural )                      
loop_g      = ifft_loop_g         ( natural ) --lte 2**loop_bits_g 
loop_bits_g = ifft_loop_bits_g    ( natural )                      "
)
header ""
)
elements [
(GiElement
name "stages_g"
type "natural"
value "4"
)
(GiElement
name "loop_g"
type "natural"
value "ifft_loop_g"
e "lte 2**loop_bits_g"
)
(GiElement
name "loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
]
)
viewicon (ZoomableIcon
uid 37175,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-74750,-21750,-73250,-20250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*386 (SaComponent
uid 37236,0
optionalChildren [
*387 (CptPort
uid 37176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37177,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,40625,-12000,41375"
)
tg (CPTG
uid 37178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37179,0
va (VaSet
)
xt "-11000,40500,-7200,41500"
st "CLK_SYS"
blo "-11000,41300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*388 (CptPort
uid 37180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37181,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,41625,-12000,42375"
)
tg (CPTG
uid 37182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37183,0
va (VaSet
)
xt "-11000,41500,-6100,42500"
st "RST_SYS_N"
blo "-11000,42300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*389 (CptPort
uid 37184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37185,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,36625,-12000,37375"
)
tg (CPTG
uid 37186,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37187,0
va (VaSet
)
xt "-11000,36500,-1400,37500"
st "RDADDR : (abits_g-1:0)"
blo "-11000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDADDR"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*390 (CptPort
uid 37188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37189,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,37625,-12000,38375"
)
tg (CPTG
uid 37190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37191,0
va (VaSet
)
xt "-11000,37500,-8300,38500"
st "RDEN"
blo "-11000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDEN"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*391 (CptPort
uid 37192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37193,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,38625,-12000,39375"
)
tg (CPTG
uid 37194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37195,0
va (VaSet
)
xt "-11000,38500,-7800,39500"
st "RDEOF"
blo "-11000,39300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDEOF"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*392 (CptPort
uid 37196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37197,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "12000,27625,12750,28375"
)
tg (CPTG
uid 37198,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37199,0
va (VaSet
)
xt "1100,27500,11000,28500"
st "DATAOUT : (dbits_g-1:0)"
ju 2
blo "11000,28300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DATAOUT"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*393 (CptPort
uid 37200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37201,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,27625,-12000,28375"
)
tg (CPTG
uid 37202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37203,0
va (VaSet
)
xt "-11000,27500,-2800,28500"
st "DATA : (dbits_g-1:0)"
blo "-11000,28300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DATA"
t "std_logic_vector"
b "(dbits_g-1 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*394 (CptPort
uid 37204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37205,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,28625,-12000,29375"
)
tg (CPTG
uid 37206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37207,0
va (VaSet
)
xt "-11000,28500,-8400,29500"
st "VALID"
blo "-11000,29300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*395 (CptPort
uid 37208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37209,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,29625,-12000,30375"
)
tg (CPTG
uid 37210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37211,0
va (VaSet
)
xt "-11000,29500,-9000,30500"
st "SOF"
blo "-11000,30300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*396 (CptPort
uid 37212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37213,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,30625,-12000,31375"
)
tg (CPTG
uid 37214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37215,0
va (VaSet
)
xt "-11000,30500,-9000,31500"
st "EOF"
blo "-11000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*397 (CptPort
uid 37216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37217,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-12750,31625,-12000,32375"
)
tg (CPTG
uid 37218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37219,0
va (VaSet
)
xt "-11000,31500,-8400,32500"
st "SYNC"
blo "-11000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*398 (CptPort
uid 37220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37221,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "12000,34625,12750,35375"
)
tg (CPTG
uid 37222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37223,0
va (VaSet
)
xt "6800,34500,11000,35500"
st "AVAILOUT"
ju 2
blo "11000,35300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AVAILOUT"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*399 (CptPort
uid 37224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37225,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "12000,32625,12750,33375"
)
tg (CPTG
uid 37226,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37227,0
va (VaSet
)
xt "6200,32500,11000,33500"
st "READYOUT"
ju 2
blo "11000,33300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "READYOUT"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 14,0
)
)
)
*400 (CptPort
uid 37228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37229,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "12000,36625,12750,37375"
)
tg (CPTG
uid 37230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37231,0
va (VaSet
)
xt "6100,36500,11000,37500"
st "OVERFLOW"
ju 2
blo "11000,37300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "OVERFLOW"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 15,0
)
)
)
*401 (CptPort
uid 37232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37233,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "12000,38625,12750,39375"
)
tg (CPTG
uid 37234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37235,0
va (VaSet
)
xt "6600,38500,11000,39500"
st "DONEOUT"
ju 2
blo "11000,39300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DONEOUT"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 16,0
)
)
)
]
shape (Rectangle
uid 37237,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-12000,26000,12000,45000"
)
oxt "25000,10000,49000,29000"
ttg (MlTextGroup
uid 37238,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*402 (Text
uid 37239,0
va (VaSet
font "Arial,8,1"
)
xt "-3300,43000,300,44000"
st "conv_lib"
blo "-3300,43800"
tm "BdLibraryNameMgr"
)
*403 (Text
uid 37240,0
va (VaSet
font "Arial,8,1"
)
xt "-3300,44000,3300,45000"
st "conv_result_str"
blo "-3300,44800"
tm "CptNameMgr"
)
*404 (Text
uid 37241,0
va (VaSet
font "Arial,8,1"
)
xt "-3300,45000,2000,46000"
st "result_str0_i"
blo "-3300,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 37242,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 37243,0
text (MLText
uid 37244,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,20000,33000,24000"
st "dbits_g  = 32                                          ( natural )                    
depth_g  = fft_g                                       ( natural )                    
abits_g  = abits_g                                     ( natural )                    
pages_g  = res_pages_g+4                               ( natural ) -- lte 2**pgbits_g 
pgbits_g = integer(ceil(log2(real(res_pages_g+4))))    ( natural )                    "
)
header ""
)
elements [
(GiElement
name "dbits_g"
type "natural"
value "32"
)
(GiElement
name "depth_g"
type "natural"
value "fft_g"
)
(GiElement
name "abits_g"
type "natural"
value "abits_g"
)
(GiElement
name "pages_g"
type "natural"
value "res_pages_g+4"
e "-- lte 2**pgbits_g"
)
(GiElement
name "pgbits_g"
type "natural"
value "integer(ceil(log2(real(res_pages_g+4))))"
)
]
)
viewicon (ZoomableIcon
uid 37245,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-11750,43250,-10250,44750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*405 (SaComponent
uid 37679,0
optionalChildren [
*406 (CptPort
uid 37627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37628,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-90750,1625,-90000,2375"
)
tg (CPTG
uid 37629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37630,0
va (VaSet
)
xt "-89000,1500,-85200,2500"
st "CLK_SYS"
blo "-89000,2300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*407 (CptPort
uid 37631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37632,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-90750,2625,-90000,3375"
)
tg (CPTG
uid 37633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37634,0
va (VaSet
)
xt "-89000,2500,-84100,3500"
st "RST_SYS_N"
blo "-89000,3300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*408 (CptPort
uid 37635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37636,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-68000,-11375,-67250,-10625"
)
tg (CPTG
uid 37637,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37638,0
va (VaSet
)
xt "-76800,-11500,-69000,-10500"
st "RDATAOUT : (31:0)"
ju 2
blo "-69000,-10700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*409 (CptPort
uid 37639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37640,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-68000,-10375,-67250,-9625"
)
tg (CPTG
uid 37641,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37642,0
va (VaSet
)
xt "-76400,-10500,-69000,-9500"
st "IDATAOUT : (31:0)"
ju 2
blo "-69000,-9700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "IDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*410 (CptPort
uid 37643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37644,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-68000,-9375,-67250,-8625"
)
tg (CPTG
uid 37645,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37646,0
va (VaSet
)
xt "-73300,-9500,-69000,-8500"
st "VALIDOUT"
ju 2
blo "-69000,-8700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*411 (CptPort
uid 37647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37648,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-68000,-8375,-67250,-7625"
)
tg (CPTG
uid 37649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37650,0
va (VaSet
)
xt "-72700,-8500,-69000,-7500"
st "SOFOUT"
ju 2
blo "-69000,-7700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*412 (CptPort
uid 37651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37652,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-68000,-7375,-67250,-6625"
)
tg (CPTG
uid 37653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37654,0
va (VaSet
)
xt "-72700,-7500,-69000,-6500"
st "EOFOUT"
ju 2
blo "-69000,-6700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "EOFOUT"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*413 (CptPort
uid 37655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37656,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-90750,-11375,-90000,-10625"
)
tg (CPTG
uid 37657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37658,0
va (VaSet
)
xt "-89000,-11500,-82900,-10500"
st "RDATA : (31:0)"
blo "-89000,-10700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 11,0
)
)
)
*414 (CptPort
uid 37659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37660,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-90750,-10375,-90000,-9625"
)
tg (CPTG
uid 37661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37662,0
va (VaSet
)
xt "-89000,-10500,-83300,-9500"
st "IDATA : (31:0)"
blo "-89000,-9700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 12,0
)
)
)
*415 (CptPort
uid 37663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37664,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-90750,-9375,-90000,-8625"
)
tg (CPTG
uid 37665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37666,0
va (VaSet
)
xt "-89000,-9500,-86400,-8500"
st "VALID"
blo "-89000,-8700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 13,0
)
)
)
*416 (CptPort
uid 37667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37668,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-90750,-8375,-90000,-7625"
)
tg (CPTG
uid 37669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37670,0
va (VaSet
)
xt "-89000,-8500,-87000,-7500"
st "SOF"
blo "-89000,-7700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 14,0
)
)
)
*417 (CptPort
uid 37671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37672,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-90750,-7375,-90000,-6625"
)
tg (CPTG
uid 37673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37674,0
va (VaSet
)
xt "-89000,-7500,-87000,-6500"
st "EOF"
blo "-89000,-6700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 15,0
)
)
)
*418 (CptPort
uid 37675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37676,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-90750,-5375,-90000,-4625"
)
tg (CPTG
uid 37677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37678,0
va (VaSet
)
xt "-89000,-5500,-86400,-4500"
st "SYNC"
blo "-89000,-4700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
o 13
suid 19,0
)
)
)
*419 (PortMapFrame
uid 37689,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 37690,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-92000,-15000,-66000,7000"
)
portMapText (BiTextGroup
uid 37691,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 37692,0
va (VaSet
)
xt "-61000,7000,-48800,13000"
st "CLK_SYS => CLK_SYS,
RST_SYS_N => rst_sys_1_n_s,
VALID => valid3_s,
SOF => sof3_s,
EOF => eof3_s,
SYNC => CONV_TRIGGER,"
)
second (MLText
uid 37693,0
va (VaSet
)
xt "-61000,13000,-49100,20000"
st "RDATAOUT => data4_s(i).RE,
IDATAOUT => data4_s(i).IM,
VALIDOUT => valid4_s(i),
SOFOUT => sof4_s(i),
EOFOUT => eof4_s(i),
RDATA => data3_s(i).RE,
IDATA => data3_s(i).IM"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 37680,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-90000,-13000,-68000,5000"
)
oxt "28000,10000,50000,28000"
ttg (MlTextGroup
uid 37681,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*420 (Text
uid 37682,0
va (VaSet
font "Arial,8,1"
)
xt "-81300,3000,-77700,4000"
st "conv_lib"
blo "-81300,3800"
tm "BdLibraryNameMgr"
)
*421 (Text
uid 37683,0
va (VaSet
font "Arial,8,1"
)
xt "-81300,4000,-77500,5000"
st "conv_ifft"
blo "-81300,4800"
tm "CptNameMgr"
)
*422 (Text
uid 37684,0
va (VaSet
font "Arial,8,1"
)
xt "-81300,5000,-79200,6000"
st "ifft_i"
blo "-81300,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 37685,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 37686,0
text (MLText
uid 37687,0
va (VaSet
font "Courier New,8,0"
)
xt "-90000,-13800,-72000,-13000"
st "ptsnum_g = fft_g    ( natural )  "
)
header ""
)
elements [
(GiElement
name "ptsnum_g"
type "natural"
value "fft_g"
)
]
)
viewicon (ZoomableIcon
uid 37688,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-89750,3250,-88250,4750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*423 (SaComponent
uid 37762,0
optionalChildren [
*424 (CptPort
uid 37702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37703,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-70375,-106000,-69625"
)
tg (CPTG
uid 37704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37705,0
va (VaSet
)
xt "-105000,-70500,-101200,-69500"
st "CLK_SYS"
blo "-105000,-69700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*425 (CptPort
uid 37706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37707,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-69375,-106000,-68625"
)
tg (CPTG
uid 37708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37709,0
va (VaSet
)
xt "-105000,-69500,-100100,-68500"
st "RST_SYS_N"
blo "-105000,-68700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*426 (CptPort
uid 37710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37711,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-76375,-106000,-75625"
)
tg (CPTG
uid 37712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37713,0
va (VaSet
)
xt "-105000,-76500,-101900,-75500"
st "READY"
blo "-105000,-75700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "READY"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*427 (CptPort
uid 37714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37715,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-82375,-106000,-81625"
)
tg (CPTG
uid 37716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37717,0
va (VaSet
)
xt "-105000,-82500,-98900,-81500"
st "RDATA : (31:0)"
blo "-105000,-81700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*428 (CptPort
uid 37718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37719,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-81375,-106000,-80625"
)
tg (CPTG
uid 37720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37721,0
va (VaSet
)
xt "-105000,-81500,-99300,-80500"
st "IDATA : (31:0)"
blo "-105000,-80700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*429 (CptPort
uid 37722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37723,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-80375,-106000,-79625"
)
tg (CPTG
uid 37724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37725,0
va (VaSet
)
xt "-105000,-80500,-102400,-79500"
st "VALID"
blo "-105000,-79700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*430 (CptPort
uid 37726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37727,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-89000,-82375,-88250,-81625"
)
tg (CPTG
uid 37728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37729,0
va (VaSet
)
xt "-97800,-82500,-90000,-81500"
st "RDATAOUT : (31:0)"
ju 2
blo "-90000,-81700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*431 (CptPort
uid 37730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37731,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-89000,-81375,-88250,-80625"
)
tg (CPTG
uid 37732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37733,0
va (VaSet
)
xt "-97400,-81500,-90000,-80500"
st "IDATAOUT : (31:0)"
ju 2
blo "-90000,-80700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "IDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*432 (CptPort
uid 37734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37735,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-89000,-80375,-88250,-79625"
)
tg (CPTG
uid 37736,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37737,0
va (VaSet
)
xt "-94300,-80500,-90000,-79500"
st "VALIDOUT"
ju 2
blo "-90000,-79700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*433 (CptPort
uid 37738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37739,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-89000,-76375,-88250,-75625"
)
tg (CPTG
uid 37740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37741,0
va (VaSet
)
xt "-94800,-76500,-90000,-75500"
st "READYOUT"
ju 2
blo "-90000,-75700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "READYOUT"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*434 (CptPort
uid 37742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37743,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-78375,-106000,-77625"
)
tg (CPTG
uid 37744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37745,0
va (VaSet
)
xt "-105000,-78500,-103000,-77500"
st "EOF"
blo "-105000,-77700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "EOF"
t "std_logic"
o 8
suid 17,0
)
)
)
*435 (CptPort
uid 37746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37747,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-89000,-78375,-88250,-77625"
)
tg (CPTG
uid 37748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37749,0
va (VaSet
)
xt "-93700,-78500,-90000,-77500"
st "EOFOUT"
ju 2
blo "-90000,-77700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "EOFOUT"
t "std_logic"
o 13
suid 18,0
)
)
)
*436 (CptPort
uid 37750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37751,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-79375,-106000,-78625"
)
tg (CPTG
uid 37752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37753,0
va (VaSet
)
xt "-105000,-79500,-103000,-78500"
st "SOF"
blo "-105000,-78700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SOF"
t "std_logic"
o 7
suid 19,0
)
)
)
*437 (CptPort
uid 37754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37755,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-89000,-79375,-88250,-78625"
)
tg (CPTG
uid 37756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37757,0
va (VaSet
)
xt "-93700,-79500,-90000,-78500"
st "SOFOUT"
ju 2
blo "-90000,-78700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SOFOUT"
t "std_logic"
o 12
suid 20,0
)
)
)
*438 (CptPort
uid 37758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37759,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-106750,-74375,-106000,-73625"
)
tg (CPTG
uid 37760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37761,0
va (VaSet
)
xt "-105000,-74500,-102400,-73500"
st "SYNC"
blo "-105000,-73700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SYNC"
t "std_logic"
o 15
suid 21,0
)
)
)
]
shape (Rectangle
uid 37763,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-106000,-84000,-89000,-66000"
)
oxt "24000,7000,41000,25000"
ttg (MlTextGroup
uid 37764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*439 (Text
uid 37765,0
va (VaSet
font "Arial,8,1"
)
xt "-99300,-68000,-95700,-67000"
st "conv_lib"
blo "-99300,-67200"
tm "BdLibraryNameMgr"
)
*440 (Text
uid 37766,0
va (VaSet
font "Arial,8,1"
)
xt "-99300,-67000,-95700,-66000"
st "conv_fft"
blo "-99300,-66200"
tm "CptNameMgr"
)
*441 (Text
uid 37767,0
va (VaSet
font "Arial,8,1"
)
xt "-99300,-66000,-97400,-65000"
st "fft_i"
blo "-99300,-65200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 37768,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 37769,0
text (MLText
uid 37770,0
va (VaSet
font "Courier New,8,0"
)
xt "-106000,-84800,-88000,-84000"
st "ptsnum_g = fft_g    ( natural )  "
)
header ""
)
elements [
(GiElement
name "ptsnum_g"
type "natural"
value "fft_g"
)
]
)
viewicon (ZoomableIcon
uid 37771,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-105750,-67750,-104250,-66250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*442 (SaComponent
uid 39314,0
optionalChildren [
*443 (CptPort
uid 39298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39299,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-132750,-6375,-132000,-5625"
)
tg (CPTG
uid 39300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39301,0
va (VaSet
)
xt "-131000,-6500,-128000,-5500"
st "RST_N"
blo "-131000,-5700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*444 (CptPort
uid 39302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39303,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-132750,-4375,-132000,-3625"
)
tg (CPTG
uid 39304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39305,0
va (VaSet
)
xt "-131000,-4500,-129100,-3500"
st "CLK"
blo "-131000,-3700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*445 (CptPort
uid 39306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39307,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-119000,-6375,-118250,-5625"
)
tg (CPTG
uid 39308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39309,0
va (VaSet
)
xt "-126300,-6500,-120000,-5500"
st "RST_OUT_0_N"
ju 2
blo "-120000,-5700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_0_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*446 (CptPort
uid 39310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39311,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-119000,-4375,-118250,-3625"
)
tg (CPTG
uid 39312,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39313,0
va (VaSet
)
xt "-126300,-4500,-120000,-3500"
st "RST_OUT_1_N"
ju 2
blo "-120000,-3700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_1_N"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 39315,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-132000,-8000,-119000,0"
)
oxt "25000,8000,38000,16000"
ttg (MlTextGroup
uid 39316,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*447 (Text
uid 39317,0
va (VaSet
font "Arial,8,1"
)
xt "-127300,-2000,-123700,-1000"
st "conv_lib"
blo "-127300,-1200"
tm "BdLibraryNameMgr"
)
*448 (Text
uid 39318,0
va (VaSet
font "Arial,8,1"
)
xt "-127300,-1000,-120800,0"
st "convreset_sync"
blo "-127300,-200"
tm "CptNameMgr"
)
*449 (Text
uid 39319,0
va (VaSet
font "Arial,8,1"
)
xt "-127300,0,-122200,1000"
st "convreset_i"
blo "-127300,800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39320,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39321,0
text (MLText
uid 39322,0
va (VaSet
font "Courier New,8,0"
)
xt "-131600,-9000,-131600,-9000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 39323,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-131750,-1750,-130250,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*450 (Net
uid 39372,0
lang 2
decl (Decl
n "rst_sys_0_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 421,0
)
declText (MLText
uid 39373,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-11000,-129500,-10200"
st "SIGNAL rst_sys_0_n_s            : std_logic
"
)
)
*451 (Net
uid 39374,0
lang 2
decl (Decl
n "rst_sys_1_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 422,0
)
declText (MLText
uid 39375,0
va (VaSet
font "Courier New,8,0"
)
xt "-153000,-11800,-129500,-11000"
st "SIGNAL rst_sys_1_n_s            : std_logic
"
)
)
*452 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "-111000,-70000,-106750,-70000"
pts [
"-111000,-70000"
"-106750,-70000"
]
)
start &1
end &424
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "-109000,-71000,-105200,-70000"
st "CLK_SYS"
blo "-109000,-70200"
tm "WireNameMgr"
)
)
on &2
)
*453 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "-91000,-75000,-69750,-61000"
pts [
"-91000,-61000"
"-85000,-61000"
"-85000,-75000"
"-69750,-75000"
]
)
start &3
end &326
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "-89000,-62000,-82500,-61000"
st "CONV_ENABLE"
blo "-89000,-61200"
tm "WireNameMgr"
)
)
on &4
)
*454 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-111000,-81000,-106750,-81000"
pts [
"-111000,-81000"
"-106750,-81000"
]
)
start &5
end &428
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "-111000,-81000,-105300,-80000"
st "IDATA : (31:0)"
blo "-111000,-80200"
tm "WireNameMgr"
)
)
on &22
)
*455 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,-11000,98000,-11000"
pts [
"98000,-11000"
"93750,-11000"
]
)
start &6
end &352
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "97000,-12000,107000,-11000"
st "DDR_ADDROUT : (25:0)"
blo "97000,-11200"
tm "WireNameMgr"
)
)
on &7
)
*456 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,-10000,98000,-10000"
pts [
"98000,-10000"
"93750,-10000"
]
)
start &8
end &353
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "97000,-11000,110100,-10000"
st "DDR_DATAOUT : (ddr_g*512-1:0)"
blo "97000,-10200"
tm "WireNameMgr"
)
)
on &9
)
*457 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "93750,-9000,98000,-9000"
pts [
"98000,-9000"
"93750,-9000"
]
)
start &10
end &354
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "97000,-10000,103900,-9000"
st "DDR_VALIDOUT"
blo "97000,-9200"
tm "WireNameMgr"
)
)
on &76
)
*458 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "-91000,-76000,-69750,-63000"
pts [
"-91000,-63000"
"-86000,-63000"
"-86000,-76000"
"-69750,-76000"
]
)
start &11
end &335
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "-89000,-64000,-81900,-63000"
st "CONV_TRIGGER"
blo "-89000,-63200"
tm "WireNameMgr"
)
)
on &168
)
*459 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "-111000,-78000,-106750,-78000"
pts [
"-111000,-78000"
"-106750,-78000"
]
)
start &12
end &434
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "-109000,-79000,-107000,-78000"
st "EOF"
blo "-109000,-78200"
tm "WireNameMgr"
)
)
on &42
)
*460 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-89000,11000,-79000,11000"
pts [
"-89000,11000"
"-79000,11000"
]
)
start &13
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "-87000,10000,-75200,11000"
st "OVERLAP_SIZE : (abits_g-1:0)"
blo "-87000,10800"
tm "WireNameMgr"
)
)
on &14
)
*461 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "-111000,-63000,-108000,-63000"
pts [
"-111000,-63000"
"-108000,-63000"
]
)
start &16
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
)
xt "-110000,-64000,-105100,-63000"
st "RST_SYS_N"
blo "-110000,-63200"
tm "WireNameMgr"
)
)
on &17
)
*462 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "-111000,-79000,-106750,-79000"
pts [
"-111000,-79000"
"-106750,-79000"
]
)
start &18
end &436
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
)
xt "-109000,-80000,-107000,-79000"
st "SOF"
blo "-109000,-79200"
tm "WireNameMgr"
)
)
on &41
)
*463 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "-111000,-80000,-106750,-80000"
pts [
"-111000,-80000"
"-106750,-80000"
]
)
start &19
end &429
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "-109000,-81000,-106400,-80000"
st "VALID"
blo "-109000,-80200"
tm "WireNameMgr"
)
)
on &20
)
*464 (Wire
uid 745,0
shape (OrthoPolyLine
uid 746,0
va (VaSet
vasetType 3
)
xt "-89000,17000,-79000,17000"
pts [
"-89000,17000"
"-79000,17000"
]
)
start &21
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 748,0
va (VaSet
isHidden 1
)
xt "-87000,16000,-80300,17000"
st "DDR_WAITREQ"
blo "-87000,16800"
tm "WireNameMgr"
)
)
on &75
)
*465 (Wire
uid 895,0
shape (OrthoPolyLine
uid 896,0
va (VaSet
vasetType 3
)
xt "-88250,-80000,-69750,-80000"
pts [
"-69750,-80000"
"-88250,-80000"
]
)
start &323
end &432
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 898,0
va (VaSet
)
xt "-88000,-81000,-84800,-80000"
st "valid1_s"
blo "-88000,-80200"
tm "WireNameMgr"
)
)
on &138
)
*466 (Wire
uid 901,0
shape (OrthoPolyLine
uid 902,0
va (VaSet
vasetType 3
)
xt "-88250,-78000,-69750,-78000"
pts [
"-69750,-78000"
"-88250,-78000"
]
)
start &325
end &435
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
)
xt "-88000,-79000,-85400,-78000"
st "eof1_s"
blo "-88000,-78200"
tm "WireNameMgr"
)
)
on &140
)
*467 (Wire
uid 907,0
shape (OrthoPolyLine
uid 908,0
va (VaSet
vasetType 3
)
xt "-88250,-79000,-69750,-79000"
pts [
"-69750,-79000"
"-88250,-79000"
]
)
start &324
end &437
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 910,0
va (VaSet
)
xt "-88000,-80000,-85400,-79000"
st "sof1_s"
blo "-88000,-79200"
tm "WireNameMgr"
)
)
on &139
)
*468 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,-113000,-25000,-77000"
pts [
"-25000,-113000"
"-28000,-113000"
"-28000,-77000"
"-41250,-77000"
]
)
start &63
end &333
sat 1
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 916,0
va (VaSet
)
xt "-39000,-78000,-25800,-77000"
st "loop_addr2_s : (ifft_loop_bits_g-1:0)"
blo "-39000,-77200"
tm "WireNameMgr"
)
)
on &146
)
*469 (Wire
uid 931,0
shape (OrthoPolyLine
uid 932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88250,-82000,-69750,-82000"
pts [
"-69750,-82000"
"-88250,-82000"
]
)
start &321
end &430
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 934,0
va (VaSet
)
xt "-88000,-83000,-81700,-82000"
st "rdata1_s : (31:0)"
blo "-88000,-82200"
tm "WireNameMgr"
)
)
on &136
)
*470 (Wire
uid 1796,0
shape (OrthoPolyLine
uid 1797,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-111000,-82000,-106750,-82000"
pts [
"-111000,-82000"
"-106750,-82000"
]
)
start &23
end &427
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1799,0
va (VaSet
isHidden 1
)
xt "-109000,-83000,-105900,-82000"
st "RDATA"
blo "-109000,-82200"
tm "WireNameMgr"
)
)
on &24
)
*471 (Wire
uid 1802,0
shape (OrthoPolyLine
uid 1803,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88250,-81000,-69750,-81000"
pts [
"-88250,-81000"
"-69750,-81000"
]
)
start &431
end &322
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1805,0
va (VaSet
)
xt "-88000,-82000,-81800,-81000"
st "idata1_s : (31:0)"
blo "-88000,-81200"
tm "WireNameMgr"
)
)
on &137
)
*472 (Wire
uid 2197,0
shape (OrthoPolyLine
uid 2198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,-82000,19250,-82000"
pts [
"19250,-82000"
"-41250,-82000"
]
)
start &244
end &313
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2200,0
va (VaSet
)
xt "-39000,-83000,-32700,-82000"
st "rdata2_s : (31:0)"
blo "-39000,-82200"
tm "WireNameMgr"
)
)
on &143
)
*473 (Wire
uid 2203,0
shape (OrthoPolyLine
uid 2204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,-81000,19250,-81000"
pts [
"19250,-81000"
"-41250,-81000"
]
)
start &239
end &314
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2206,0
va (VaSet
)
xt "-39000,-82000,-32800,-81000"
st "idata2_s : (31:0)"
blo "-39000,-81200"
tm "WireNameMgr"
)
)
on &144
)
*474 (Wire
uid 2209,0
optionalChildren [
*475 (BdJunction
uid 9696,0
ps "OnConnectorStrategy"
shape (Circle
uid 9697,0
va (VaSet
vasetType 1
)
xt "-27356,-80399,-26556,-79599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2210,0
va (VaSet
vasetType 3
)
xt "-41250,-80000,19250,-80000"
pts [
"19250,-80000"
"-41250,-80000"
]
)
start &243
end &315
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2212,0
va (VaSet
)
xt "-39000,-81000,-35800,-80000"
st "valid2_s"
blo "-39000,-80200"
tm "WireNameMgr"
)
)
on &145
)
*476 (Wire
uid 2215,0
shape (OrthoPolyLine
uid 2216,0
va (VaSet
vasetType 3
)
xt "-41250,-115000,-25000,-79000"
pts [
"-25000,-115000"
"-30000,-115000"
"-30000,-79000"
"-41250,-79000"
]
)
start &63
end &316
sat 1
eat 32
st 0
sf 1
tg (WTG
uid 2217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2218,0
va (VaSet
)
xt "-29000,-116000,-26400,-115000"
st "sof2_s"
blo "-29000,-115200"
tm "WireNameMgr"
)
)
on &157
)
*477 (Wire
uid 2221,0
shape (OrthoPolyLine
uid 2222,0
va (VaSet
vasetType 3
)
xt "-41250,-114000,-25000,-78000"
pts [
"-25000,-114000"
"-29000,-114000"
"-29000,-78000"
"-41250,-78000"
]
)
start &63
end &317
sat 1
eat 32
st 0
sf 1
tg (WTG
uid 2223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2224,0
va (VaSet
)
xt "-29000,-115000,-26400,-114000"
st "eof2_s"
blo "-29000,-114200"
tm "WireNameMgr"
)
)
on &158
)
*478 (Wire
uid 2283,0
shape (OrthoPolyLine
uid 2284,0
va (VaSet
vasetType 3
)
xt "11000,-66000,19250,-66000"
pts [
"11000,-66000"
"19250,-66000"
]
)
end &238
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2288,0
va (VaSet
)
xt "12000,-67000,15800,-66000"
st "CLK_SYS"
blo "12000,-66200"
tm "WireNameMgr"
)
)
on &2
)
*479 (Wire
uid 2289,0
shape (OrthoPolyLine
uid 2290,0
va (VaSet
vasetType 3
)
xt "11000,-65000,19250,-65000"
pts [
"11000,-65000"
"19250,-65000"
]
)
end &242
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2294,0
va (VaSet
)
xt "12000,-66000,17700,-65000"
st "rst_sys_0_n_s"
blo "12000,-65200"
tm "WireNameMgr"
)
)
on &450
)
*480 (Wire
uid 2333,0
shape (OrthoPolyLine
uid 2334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,-84000,60250,-84000"
pts [
"48000,-84000"
"60250,-84000"
]
)
start &251
sat 2
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2338,0
va (VaSet
)
xt "49000,-85000,57600,-84000"
st "data3_s : (2*ifft_g-1:0)"
blo "49000,-84200"
tm "WireNameMgr"
)
)
on &128
)
*481 (Wire
uid 2379,0
shape (OrthoPolyLine
uid 2380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-81250,22000,-75000,22000"
pts [
"-81250,22000"
"-75000,22000"
]
)
start &206
end &26
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2382,0
va (VaSet
isHidden 1
)
xt "-85250,21000,-79750,22000"
st "MCDATAOUT"
blo "-85250,21800"
tm "WireNameMgr"
)
)
on &25
)
*482 (Wire
uid 2539,0
shape (OrthoPolyLine
uid 2540,0
va (VaSet
vasetType 3
)
xt "-104000,-7000,-90750,-7000"
pts [
"-104000,-7000"
"-90750,-7000"
]
)
end &417
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2544,0
va (VaSet
)
xt "-103000,-8000,-100400,-7000"
st "eof3_s"
blo "-103000,-7200"
tm "WireNameMgr"
)
)
on &131
)
*483 (Wire
uid 2551,0
shape (OrthoPolyLine
uid 2552,0
va (VaSet
vasetType 3
)
xt "-104000,2000,-90750,2000"
pts [
"-104000,2000"
"-90750,2000"
]
)
end &406
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2556,0
va (VaSet
)
xt "-103000,1000,-99200,2000"
st "CLK_SYS"
blo "-103000,1800"
tm "WireNameMgr"
)
)
on &2
)
*484 (Wire
uid 2557,0
shape (OrthoPolyLine
uid 2558,0
va (VaSet
vasetType 3
)
xt "-104000,-9000,-90750,-9000"
pts [
"-104000,-9000"
"-90750,-9000"
]
)
end &415
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2562,0
va (VaSet
)
xt "-103000,-10000,-99800,-9000"
st "valid3_s"
blo "-103000,-9200"
tm "WireNameMgr"
)
)
on &129
)
*485 (Wire
uid 2563,0
shape (OrthoPolyLine
uid 2564,0
va (VaSet
vasetType 3
)
xt "-104000,-8000,-90750,-8000"
pts [
"-104000,-8000"
"-90750,-8000"
]
)
end &416
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2568,0
va (VaSet
)
xt "-103000,-9000,-100400,-8000"
st "sof3_s"
blo "-103000,-8200"
tm "WireNameMgr"
)
)
on &130
)
*486 (Wire
uid 2587,0
shape (OrthoPolyLine
uid 2588,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-104000,-11000,-92000,-11000"
pts [
"-104000,-11000"
"-92000,-11000"
]
)
end &419
sat 16
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 2591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2592,0
va (VaSet
)
xt "-103000,-12000,-94400,-11000"
st "data3_s : (2*ifft_g-1:0)"
blo "-103000,-11200"
tm "WireNameMgr"
)
)
on &128
)
*487 (Wire
uid 2599,0
shape (OrthoPolyLine
uid 2600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,-9000,-49000,-9000"
pts [
"-66000,-9000"
"-49000,-9000"
]
)
start &419
end &268
sat 2
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 2603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2604,0
va (VaSet
)
xt "-65000,-10000,-56200,-9000"
st "valid4_s : (2*ifft_g-1:0)"
blo "-65000,-9200"
tm "WireNameMgr"
)
)
on &125
)
*488 (Wire
uid 2605,0
shape (OrthoPolyLine
uid 2606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,-11000,-49000,-11000"
pts [
"-66000,-11000"
"-49000,-11000"
]
)
start &419
end &268
sat 2
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 2609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2610,0
va (VaSet
)
xt "-65000,-12000,-56400,-11000"
st "data4_s : (2*ifft_g-1:0)"
blo "-65000,-11200"
tm "WireNameMgr"
)
)
on &124
)
*489 (Wire
uid 3367,0
shape (OrthoPolyLine
uid 3368,0
va (VaSet
vasetType 3
)
xt "-58000,30000,-47750,30000"
pts [
"-58000,30000"
"-47750,30000"
]
)
end &279
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3372,0
va (VaSet
)
xt "-56000,29000,-52400,30000"
st "valid_0_s"
blo "-56000,29800"
tm "WireNameMgr"
)
)
on &132
)
*490 (Wire
uid 3415,0
shape (OrthoPolyLine
uid 3416,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-58000,28000,-47750,28000"
pts [
"-58000,28000"
"-47750,28000"
]
)
end &277
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3420,0
va (VaSet
)
xt "-56000,27000,-49900,28000"
st "RDATA : (31:0)"
blo "-56000,27800"
tm "WireNameMgr"
)
)
on &24
)
*491 (Wire
uid 3421,0
shape (OrthoPolyLine
uid 3422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-58000,29000,-47750,29000"
pts [
"-58000,29000"
"-47750,29000"
]
)
end &278
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3426,0
va (VaSet
)
xt "-56000,28000,-50300,29000"
st "IDATA : (31:0)"
blo "-56000,28800"
tm "WireNameMgr"
)
)
on &22
)
*492 (Wire
uid 4825,0
shape (OrthoPolyLine
uid 4826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,-8000,-49000,-8000"
pts [
"-66000,-8000"
"-49000,-8000"
]
)
start &419
end &268
sat 2
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 4829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4830,0
va (VaSet
)
xt "-65000,-9000,-56800,-8000"
st "sof4_s : (2*ifft_g-1:0)"
blo "-65000,-8200"
tm "WireNameMgr"
)
)
on &126
)
*493 (Wire
uid 4833,0
shape (OrthoPolyLine
uid 4834,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,-7000,-49000,-7000"
pts [
"-66000,-7000"
"-49000,-7000"
]
)
start &419
end &268
sat 2
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 4837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4838,0
va (VaSet
)
xt "-65000,-8000,-56800,-7000"
st "eof4_s : (2*ifft_g-1:0)"
blo "-65000,-7200"
tm "WireNameMgr"
)
)
on &127
)
*494 (Wire
uid 4845,0
shape (OrthoPolyLine
uid 4846,0
va (VaSet
vasetType 3
)
xt "-58000,31000,-47750,31000"
pts [
"-58000,31000"
"-47750,31000"
]
)
end &280
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4850,0
va (VaSet
)
xt "-56000,30000,-54000,31000"
st "SOF"
blo "-56000,30800"
tm "WireNameMgr"
)
)
on &41
)
*495 (Wire
uid 4853,0
shape (OrthoPolyLine
uid 4854,0
va (VaSet
vasetType 3
)
xt "-58000,32000,-47750,32000"
pts [
"-58000,32000"
"-47750,32000"
]
)
end &281
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4858,0
va (VaSet
)
xt "-56000,31000,-54000,32000"
st "EOF"
blo "-56000,31800"
tm "WireNameMgr"
)
)
on &42
)
*496 (Wire
uid 5519,0
shape (OrthoPolyLine
uid 5520,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,-71000,-22750,-69000"
pts [
"-41250,-71000"
"-26000,-71000"
"-26000,-69000"
"-22750,-69000"
]
)
start &320
end &96
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5522,0
va (VaSet
)
xt "-39000,-72000,-29800,-71000"
st "coef_rdaddrout_s : (9:0)"
blo "-39000,-71200"
tm "WireNameMgr"
)
)
on &147
)
*497 (Wire
uid 5525,0
shape (OrthoPolyLine
uid 5526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,-70000,-22750,-68000"
pts [
"-41250,-70000"
"-27000,-70000"
"-27000,-68000"
"-22750,-68000"
]
)
start &319
end &95
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5528,0
va (VaSet
)
xt "-39000,-71000,-26800,-70000"
st "coef_rdenout_s : (ifft_loop_g-1:0)"
blo "-39000,-70200"
tm "WireNameMgr"
)
)
on &148
)
*498 (Wire
uid 5531,0
shape (OrthoPolyLine
uid 5532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,-79000,18000,-69000"
pts [
"4000,-69000"
"13000,-69000"
"13000,-79000"
"18000,-79000"
]
)
start &106
end &251
sat 2
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 5535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5536,0
va (VaSet
)
xt "5000,-70000,12500,-69000"
st "coef_s : (ifft_g-1:0)"
blo "5000,-69200"
tm "WireNameMgr"
)
)
on &152
)
*499 (Wire
uid 5545,0
shape (OrthoPolyLine
uid 5546,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,-62000,14000,-62000"
pts [
"4000,-62000"
"14000,-62000"
]
)
start &106
sat 2
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 5549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5550,0
va (VaSet
)
xt "5000,-63000,16100,-62000"
st "mcdataout2_s : (ifft_g*32-1:0)"
blo "5000,-62200"
tm "WireNameMgr"
)
)
on &133
)
*500 (Wire
uid 5551,0
shape (OrthoPolyLine
uid 5552,0
va (VaSet
vasetType 3
)
xt "-32000,-66000,-22750,-66000"
pts [
"-32000,-66000"
"-22750,-66000"
]
)
end &91
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5556,0
va (VaSet
)
xt "-31000,-67000,-27200,-66000"
st "CLK_SYS"
blo "-31000,-66200"
tm "WireNameMgr"
)
)
on &2
)
*501 (Wire
uid 5557,0
shape (OrthoPolyLine
uid 5558,0
va (VaSet
vasetType 3
)
xt "-32000,-65000,-22750,-65000"
pts [
"-32000,-65000"
"-22750,-65000"
]
)
end &92
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5562,0
va (VaSet
)
xt "-31000,-66000,-25300,-65000"
st "rst_sys_1_n_s"
blo "-31000,-65200"
tm "WireNameMgr"
)
)
on &451
)
*502 (Wire
uid 5565,0
shape (OrthoPolyLine
uid 5566,0
va (VaSet
vasetType 3
)
xt "-32000,-57000,-22750,-57000"
pts [
"-32000,-57000"
"-22750,-57000"
]
)
end &97
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5570,0
va (VaSet
)
xt "-31000,-58000,-27400,-57000"
st "CLK_MC"
blo "-31000,-57200"
tm "WireNameMgr"
)
)
on &27
)
*503 (Wire
uid 5573,0
shape (OrthoPolyLine
uid 5574,0
va (VaSet
vasetType 3
)
xt "-32000,-56000,-22750,-56000"
pts [
"-32000,-56000"
"-22750,-56000"
]
)
end &98
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5578,0
va (VaSet
)
xt "-31000,-57000,-26300,-56000"
st "RST_MC_N"
blo "-31000,-56200"
tm "WireNameMgr"
)
)
on &28
)
*504 (Wire
uid 5581,0
shape (OrthoPolyLine
uid 5582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-32000,-60000,-24000,-60000"
pts [
"-32000,-60000"
"-24000,-60000"
]
)
end &106
sat 16
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 5585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5586,0
va (VaSet
)
xt "-39000,-61000,-24400,-60000"
st "coef_mcrden_s : (ifft_g*ifft_loop_g-1:0)"
blo "-39000,-60200"
tm "WireNameMgr"
)
)
on &150
)
*505 (Wire
uid 5589,0
shape (OrthoPolyLine
uid 5590,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-32000,-59000,-24000,-59000"
pts [
"-32000,-59000"
"-24000,-59000"
]
)
end &106
sat 16
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 5593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5594,0
va (VaSet
)
xt "-39000,-60000,-24200,-59000"
st "coef_mcwren_s : (ifft_g*ifft_loop_g-1:0)"
blo "-39000,-59200"
tm "WireNameMgr"
)
)
on &151
)
*506 (Wire
uid 5597,0
shape (OrthoPolyLine
uid 5598,0
va (VaSet
vasetType 3
)
xt "-32000,-62000,-24000,-62000"
pts [
"-32000,-62000"
"-24000,-62000"
]
)
end &106
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 5601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5602,0
va (VaSet
)
xt "-32000,-63000,-24300,-62000"
st "filter_coefficients_s"
blo "-32000,-62200"
tm "WireNameMgr"
)
)
on &134
)
*507 (Wire
uid 7335,0
shape (OrthoPolyLine
uid 7336,0
va (VaSet
vasetType 3
)
xt "-76000,-70000,-69750,-70000"
pts [
"-76000,-70000"
"-69750,-70000"
]
)
end &311
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7340,0
va (VaSet
)
xt "-75000,-71000,-71200,-70000"
st "CLK_SYS"
blo "-75000,-70200"
tm "WireNameMgr"
)
)
on &2
)
*508 (Wire
uid 7343,0
shape (OrthoPolyLine
uid 7344,0
va (VaSet
vasetType 3
)
xt "-76000,-69000,-69750,-69000"
pts [
"-76000,-69000"
"-69750,-69000"
]
)
end &312
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7348,0
va (VaSet
)
xt "-75000,-70000,-69300,-69000"
st "rst_sys_0_n_s"
blo "-75000,-69200"
tm "WireNameMgr"
)
)
on &450
)
*509 (Wire
uid 7351,0
shape (OrthoPolyLine
uid 7352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-118000,23000,-106750,23000"
pts [
"-118000,23000"
"-106750,23000"
]
)
start &43
end &204
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7356,0
va (VaSet
isHidden 1
)
xt "-116000,22000,-112000,23000"
st "MCADDR"
blo "-116000,22800"
tm "WireNameMgr"
)
)
on &30
)
*510 (Wire
uid 7365,0
shape (OrthoPolyLine
uid 7366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-118000,22000,-106750,22000"
pts [
"-118000,22000"
"-106750,22000"
]
)
start &44
end &205
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7370,0
va (VaSet
isHidden 1
)
xt "-116000,21000,-112200,22000"
st "MCDATA"
blo "-116000,21800"
tm "WireNameMgr"
)
)
on &29
)
*511 (Wire
uid 7381,0
shape (OrthoPolyLine
uid 7382,0
va (VaSet
vasetType 3
)
xt "-118000,28000,-106750,28000"
pts [
"-118000,28000"
"-106750,28000"
]
)
start &45
end &209
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7386,0
va (VaSet
isHidden 1
)
xt "-116000,27000,-112400,28000"
st "CLK_MC"
blo "-116000,27800"
tm "WireNameMgr"
)
)
on &27
)
*512 (Wire
uid 7395,0
shape (OrthoPolyLine
uid 7396,0
va (VaSet
vasetType 3
)
xt "-118000,29000,-106750,29000"
pts [
"-118000,29000"
"-106750,29000"
]
)
start &46
end &210
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7400,0
va (VaSet
isHidden 1
)
xt "-113000,28000,-108300,29000"
st "RST_MC_N"
blo "-113000,28800"
tm "WireNameMgr"
)
)
on &28
)
*513 (Wire
uid 7409,0
shape (OrthoPolyLine
uid 7410,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-28000,-11000,-5000,-11000"
pts [
"-28000,-11000"
"-5000,-11000"
]
)
start &268
end &306
sat 2
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 7413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7414,0
va (VaSet
)
xt "-26000,-12000,-17400,-11000"
st "data5_s : (2*ifft_g-1:0)"
blo "-26000,-11200"
tm "WireNameMgr"
)
)
on &123
)
*514 (Wire
uid 7429,0
shape (OrthoPolyLine
uid 7430,0
va (VaSet
vasetType 3
)
xt "-56000,-1000,-47750,-1000"
pts [
"-56000,-1000"
"-47750,-1000"
]
)
end &256
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7434,0
va (VaSet
)
xt "-55000,-2000,-51200,-1000"
st "CLK_SYS"
blo "-55000,-1200"
tm "WireNameMgr"
)
)
on &2
)
*515 (Wire
uid 7435,0
shape (OrthoPolyLine
uid 7436,0
va (VaSet
vasetType 3
)
xt "-56000,0,-47750,0"
pts [
"-56000,0"
"-47750,0"
]
)
end &257
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7440,0
va (VaSet
)
xt "-55000,-1000,-49300,0"
st "rst_sys_0_n_s"
blo "-55000,-200"
tm "WireNameMgr"
)
)
on &450
)
*516 (Wire
uid 7451,0
shape (OrthoPolyLine
uid 7452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-29250,28000,-12750,28000"
pts [
"-29250,28000"
"-12750,28000"
]
)
start &275
end &393
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 7455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7456,0
va (VaSet
)
xt "-28000,27000,-21200,28000"
st "data5_0_s : (31:0)"
blo "-28000,27800"
tm "WireNameMgr"
)
)
on &161
)
*517 (Wire
uid 7457,0
shape (OrthoPolyLine
uid 7458,0
va (VaSet
vasetType 3
)
xt "-29250,29000,-12750,29000"
pts [
"-29250,29000"
"-12750,29000"
]
)
start &276
end &394
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 7461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7462,0
va (VaSet
)
xt "-28000,28000,-23600,29000"
st "valid5_0_s"
blo "-28000,28800"
tm "WireNameMgr"
)
)
on &162
)
*518 (Wire
uid 7469,0
shape (OrthoPolyLine
uid 7470,0
va (VaSet
vasetType 3
)
xt "-55000,38000,-47750,38000"
pts [
"-55000,38000"
"-47750,38000"
]
)
end &273
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7474,0
va (VaSet
)
xt "-54000,37000,-50200,38000"
st "CLK_SYS"
blo "-54000,37800"
tm "WireNameMgr"
)
)
on &2
)
*519 (Wire
uid 7475,0
shape (OrthoPolyLine
uid 7476,0
va (VaSet
vasetType 3
)
xt "-55000,39000,-47750,39000"
pts [
"-55000,39000"
"-47750,39000"
]
)
end &274
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7480,0
va (VaSet
)
xt "-54000,38000,-48300,39000"
st "rst_sys_1_n_s"
blo "-54000,38800"
tm "WireNameMgr"
)
)
on &451
)
*520 (Wire
uid 7497,0
shape (OrthoPolyLine
uid 7498,0
va (VaSet
vasetType 3
)
xt "-115000,-76000,-106750,-76000"
pts [
"-115000,-76000"
"-106750,-76000"
]
)
end &426
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7502,0
va (VaSet
)
xt "-114000,-77000,-110500,-76000"
st "ready2_s"
blo "-114000,-76200"
tm "WireNameMgr"
)
)
on &142
)
*521 (Wire
uid 7539,0
shape (OrthoPolyLine
uid 7540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12750,28000,26000,28000"
pts [
"12750,28000"
"26000,28000"
]
)
start &392
sat 32
eat 16
sty 1
sl "(0)"
st 0
sf 1
tg (WTG
uid 7543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7544,0
va (VaSet
)
xt "14000,27000,26600,28000"
st "data6_s(0) : (2*ifft_g*ifft_loop_g:0)"
blo "14000,27800"
tm "WireNameMgr"
)
)
on &121
)
*522 (Wire
uid 7575,0
shape (OrthoPolyLine
uid 7576,0
va (VaSet
vasetType 3
)
xt "12750,39000,26000,39000"
pts [
"12750,39000"
"26000,39000"
]
)
start &401
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7580,0
va (VaSet
)
xt "14000,38000,18000,39000"
st "done6_0_s"
blo "14000,38800"
tm "WireNameMgr"
)
)
on &166
)
*523 (Wire
uid 7581,0
shape (OrthoPolyLine
uid 7582,0
va (VaSet
vasetType 3
)
xt "-20000,41000,-12750,41000"
pts [
"-20000,41000"
"-12750,41000"
]
)
end &387
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7586,0
va (VaSet
)
xt "-19000,40000,-15200,41000"
st "CLK_SYS"
blo "-19000,40800"
tm "WireNameMgr"
)
)
on &2
)
*524 (Wire
uid 7587,0
shape (OrthoPolyLine
uid 7588,0
va (VaSet
vasetType 3
)
xt "-20000,42000,-12750,42000"
pts [
"-20000,42000"
"-12750,42000"
]
)
end &388
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7592,0
va (VaSet
)
xt "-19000,41000,-13300,42000"
st "rst_sys_1_n_s"
blo "-19000,41800"
tm "WireNameMgr"
)
)
on &451
)
*525 (Wire
uid 7751,0
shape (OrthoPolyLine
uid 7752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,-11000,31000,-11000"
pts [
"23000,-11000"
"31000,-11000"
]
)
start &306
sat 2
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 7755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7756,0
va (VaSet
)
xt "26000,-12000,37600,-11000"
st "data6_s : (2*ifft_g*ifft_loop_g:0)"
blo "26000,-11200"
tm "WireNameMgr"
)
)
on &121
)
*526 (Wire
uid 7791,0
shape (OrthoPolyLine
uid 7792,0
va (VaSet
vasetType 3
)
xt "-12000,2000,-3750,2000"
pts [
"-12000,2000"
"-3750,2000"
]
)
end &291
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7796,0
va (VaSet
)
xt "-11000,1000,-7200,2000"
st "CLK_SYS"
blo "-11000,1800"
tm "WireNameMgr"
)
)
on &2
)
*527 (Wire
uid 7797,0
shape (OrthoPolyLine
uid 7798,0
va (VaSet
vasetType 3
)
xt "-12000,3000,-3750,3000"
pts [
"-12000,3000"
"-3750,3000"
]
)
end &292
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7802,0
va (VaSet
)
xt "-11000,2000,-5300,3000"
st "rst_sys_1_n_s"
blo "-11000,2800"
tm "WireNameMgr"
)
)
on &451
)
*528 (Wire
uid 8130,0
shape (OrthoPolyLine
uid 8131,0
va (VaSet
vasetType 3
)
xt "-118000,24000,-106750,24000"
pts [
"-118000,24000"
"-106750,24000"
]
)
start &47
end &207
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8135,0
va (VaSet
isHidden 1
)
xt "-116000,23000,-112300,24000"
st "MCRWN"
blo "-116000,23800"
tm "WireNameMgr"
)
)
on &77
)
*529 (Wire
uid 8144,0
shape (OrthoPolyLine
uid 8145,0
va (VaSet
vasetType 3
)
xt "-118000,25000,-106750,25000"
pts [
"-118000,25000"
"-106750,25000"
]
)
start &48
end &208
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8149,0
va (VaSet
isHidden 1
)
xt "-116000,24000,-113100,25000"
st "MCMS"
blo "-116000,24800"
tm "WireNameMgr"
)
)
on &78
)
*530 (Wire
uid 8164,0
shape (OrthoPolyLine
uid 8165,0
va (VaSet
vasetType 3
)
xt "-41250,-73000,-36000,-73000"
pts [
"-41250,-73000"
"-36000,-73000"
]
)
start &318
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 8168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8169,0
va (VaSet
)
xt "-41000,-74000,-37500,-73000"
st "ready2_s"
blo "-41000,-73200"
tm "WireNameMgr"
)
)
on &142
)
*531 (Wire
uid 8170,0
shape (OrthoPolyLine
uid 8171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41250,-67000,-33000,-67000"
pts [
"-41250,-67000"
"-33000,-67000"
]
)
start &331
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 8174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8175,0
va (VaSet
)
xt "-42000,-68000,-33500,-67000"
st "mcdataout1_s : (31:0)"
blo "-42000,-67200"
tm "WireNameMgr"
)
)
on &149
)
*532 (Wire
uid 8182,0
shape (OrthoPolyLine
uid 8183,0
va (VaSet
vasetType 3
)
xt "-76000,-64000,-69750,-64000"
pts [
"-76000,-64000"
"-69750,-64000"
]
)
end &327
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 8186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8187,0
va (VaSet
)
xt "-75000,-65000,-71400,-64000"
st "CLK_MC"
blo "-75000,-64200"
tm "WireNameMgr"
)
)
on &27
)
*533 (Wire
uid 8188,0
shape (OrthoPolyLine
uid 8189,0
va (VaSet
vasetType 3
)
xt "-76000,-63000,-69750,-63000"
pts [
"-76000,-63000"
"-69750,-63000"
]
)
end &328
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 8192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8193,0
va (VaSet
)
xt "-75000,-64000,-70300,-63000"
st "RST_MC_N"
blo "-75000,-63200"
tm "WireNameMgr"
)
)
on &28
)
*534 (Wire
uid 8194,0
shape (OrthoPolyLine
uid 8195,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-76000,-67000,-71000,-67000"
pts [
"-76000,-67000"
"-71000,-67000"
]
)
end &338
sat 16
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 8198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8199,0
va (VaSet
)
xt "-76000,-68000,-71100,-67000"
st "fft_results_s"
blo "-76000,-67200"
tm "WireNameMgr"
)
)
on &135
)
*535 (Wire
uid 9644,0
shape (OrthoPolyLine
uid 9645,0
va (VaSet
vasetType 3
)
xt "27750,-104000,33000,-104000"
pts [
"27750,-104000"
"33000,-104000"
]
)
start &196
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 9648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9649,0
va (VaSet
)
xt "28000,-105000,31200,-104000"
st "valid3_s"
blo "28000,-104200"
tm "WireNameMgr"
)
)
on &129
)
*536 (Wire
uid 9652,0
shape (OrthoPolyLine
uid 9653,0
va (VaSet
vasetType 3
)
xt "-7000,-101000,4250,-101000"
pts [
"-7000,-101000"
"4250,-101000"
]
)
end &190
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 9656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9657,0
va (VaSet
)
xt "-6000,-102000,-2200,-101000"
st "CLK_SYS"
blo "-6000,-101200"
tm "WireNameMgr"
)
)
on &2
)
*537 (Wire
uid 9660,0
shape (OrthoPolyLine
uid 9661,0
va (VaSet
vasetType 3
)
xt "-7000,-102000,4250,-102000"
pts [
"-7000,-102000"
"4250,-102000"
]
)
end &191
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 9664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9665,0
va (VaSet
)
xt "-6000,-103000,-3000,-102000"
st "clken_s"
blo "-6000,-102200"
tm "WireNameMgr"
)
)
on &159
)
*538 (Wire
uid 9668,0
shape (OrthoPolyLine
uid 9669,0
va (VaSet
vasetType 3
)
xt "-7000,-100000,4250,-100000"
pts [
"-7000,-100000"
"4250,-100000"
]
)
end &192
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 9672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9673,0
va (VaSet
)
xt "-6000,-101000,-300,-100000"
st "rst_sys_1_n_s"
blo "-6000,-100200"
tm "WireNameMgr"
)
)
on &451
)
*539 (Wire
uid 9690,0
shape (OrthoPolyLine
uid 9691,0
va (VaSet
vasetType 3
)
xt "-26956,-104000,4250,-79996"
pts [
"-26956,-79996"
"-26956,-104000"
"4250,-104000"
]
)
start &475
end &195
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9695,0
va (VaSet
)
xt "0,-105000,3200,-104000"
st "valid2_s"
blo "0,-104200"
tm "WireNameMgr"
)
)
on &145
)
*540 (Wire
uid 10199,0
shape (OrthoPolyLine
uid 10200,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,4000,100000,4000"
pts [
"93750,4000"
"100000,4000"
]
)
start &345
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10204,0
va (VaSet
)
xt "96000,3000,105100,4000"
st "rdaddr_s : (abits_g-1:0)"
blo "96000,3800"
tm "WireNameMgr"
)
)
on &165
)
*541 (Wire
uid 10207,0
shape (OrthoPolyLine
uid 10208,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,6000,100000,6000"
pts [
"93750,6000"
"100000,6000"
]
)
start &347
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10212,0
va (VaSet
)
xt "96000,5000,107300,6000"
st "rden_s : (2*ifft_g*ifft_loop_g:0)"
blo "96000,5800"
tm "WireNameMgr"
)
)
on &119
)
*542 (Wire
uid 10227,0
shape (OrthoPolyLine
uid 10228,0
va (VaSet
vasetType 3
)
xt "48000,8000,56250,8000"
pts [
"48000,8000"
"56250,8000"
]
)
end &343
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10232,0
va (VaSet
)
xt "49000,7000,52800,8000"
st "CLK_SYS"
blo "49000,7800"
tm "WireNameMgr"
)
)
on &2
)
*543 (Wire
uid 10233,0
shape (OrthoPolyLine
uid 10234,0
va (VaSet
vasetType 3
)
xt "48000,7000,56250,7000"
pts [
"48000,7000"
"56250,7000"
]
)
end &344
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10238,0
va (VaSet
)
xt "49000,6000,54700,7000"
st "rst_sys_1_n_s"
blo "49000,6800"
tm "WireNameMgr"
)
)
on &451
)
*544 (Wire
uid 10241,0
shape (OrthoPolyLine
uid 10242,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,4000,56250,4000"
pts [
"47000,4000"
"56250,4000"
]
)
end &349
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10246,0
va (VaSet
)
xt "40000,3000,55600,4000"
st "rddata_s : ((2*ifft_g*ifft_loop_g+1)*32-1:0)"
blo "40000,3800"
tm "WireNameMgr"
)
)
on &118
)
*545 (Wire
uid 10259,0
shape (OrthoPolyLine
uid 10260,0
va (VaSet
vasetType 3
)
xt "42000,-26000,56250,-11000"
pts [
"42000,-26000"
"51000,-26000"
"51000,-11000"
"56250,-11000"
]
)
start &171
end &351
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10264,0
va (VaSet
)
xt "43000,-27000,45800,-26000"
st "avail_s"
blo "43000,-26200"
tm "WireNameMgr"
)
)
on &175
)
*546 (Wire
uid 10279,0
shape (OrthoPolyLine
uid 10280,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,-6000,56250,-6000"
pts [
"47000,-6000"
"56250,-6000"
]
)
end &359
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10284,0
va (VaSet
)
xt "40000,-7000,51800,-6000"
st "OVERLAP_SIZE : (abits_g-1:0)"
blo "40000,-6200"
tm "WireNameMgr"
)
)
on &14
)
*547 (Wire
uid 10285,0
shape (OrthoPolyLine
uid 10286,0
va (VaSet
vasetType 3
)
xt "47000,-1000,56250,-1000"
pts [
"47000,-1000"
"56250,-1000"
]
)
end &362
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10290,0
va (VaSet
)
xt "48000,-2000,55100,-1000"
st "CONV_TRIGGER"
blo "48000,-1200"
tm "WireNameMgr"
)
)
on &168
)
*548 (Wire
uid 10603,0
shape (OrthoPolyLine
uid 10604,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-14000,-2000,-3750,-2000"
pts [
"-3750,-2000"
"-14000,-2000"
]
)
start &293
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 10607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10608,0
va (VaSet
)
xt "-16000,-3000,-6900,-2000"
st "rdaddr_s : (abits_g-1:0)"
blo "-16000,-2200"
tm "WireNameMgr"
)
)
on &165
)
*549 (Wire
uid 10611,0
shape (OrthoPolyLine
uid 10612,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-12000,-1000,-5000,-1000"
pts [
"-12000,-1000"
"-5000,-1000"
]
)
end &306
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10618,0
va (VaSet
)
xt "-16000,-2000,-4700,-1000"
st "rden_s : (2*ifft_g*ifft_loop_g:0)"
blo "-16000,-1200"
tm "WireNameMgr"
)
)
on &119
)
*550 (Wire
uid 10829,0
shape (OrthoPolyLine
uid 10830,0
va (VaSet
vasetType 3
)
xt "-29250,30000,-12750,30000"
pts [
"-29250,30000"
"-12750,30000"
]
)
start &282
end &395
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10832,0
va (VaSet
)
xt "-28000,29000,-24600,30000"
st "sof5_0_s"
blo "-28000,29800"
tm "WireNameMgr"
)
)
on &163
)
*551 (Wire
uid 10835,0
shape (OrthoPolyLine
uid 10836,0
va (VaSet
vasetType 3
)
xt "-29250,31000,-12750,31000"
pts [
"-29250,31000"
"-12750,31000"
]
)
start &283
end &396
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10838,0
va (VaSet
)
xt "-28000,30000,-24600,31000"
st "eof5_0_s"
blo "-28000,30800"
tm "WireNameMgr"
)
)
on &164
)
*552 (Wire
uid 10845,0
shape (OrthoPolyLine
uid 10846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-20000,37000,-12750,37000"
pts [
"-12750,37000"
"-20000,37000"
]
)
start &389
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 10849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10850,0
va (VaSet
)
xt "-23000,36000,-13500,37000"
st "rdaddr0_s : (abits_g-1:0)"
blo "-23000,36800"
tm "WireNameMgr"
)
)
on &201
)
*553 (Wire
uid 10853,0
shape (OrthoPolyLine
uid 10854,0
va (VaSet
vasetType 3
)
xt "-20000,38000,-12750,38000"
pts [
"-12750,38000"
"-20000,38000"
]
)
start &390
sat 32
eat 16
sl "(0)"
st 0
sf 1
tg (WTG
uid 10857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10858,0
va (VaSet
)
xt "-26000,37000,-13700,38000"
st "rden_s(0) : (2*ifft_g*ifft_loop_g:0)"
blo "-26000,37800"
tm "WireNameMgr"
)
)
on &119
)
*554 (Wire
uid 11293,0
shape (OrthoPolyLine
uid 11294,0
va (VaSet
vasetType 3
)
xt "-14000,-7000,-3750,-7000"
pts [
"-14000,-7000"
"-3750,-7000"
]
)
end &301
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11298,0
va (VaSet
)
xt "-13000,-8000,-5900,-7000"
st "CONV_TRIGGER"
blo "-13000,-7200"
tm "WireNameMgr"
)
)
on &168
)
*555 (Wire
uid 11592,0
shape (OrthoPolyLine
uid 11593,0
va (VaSet
vasetType 3
)
xt "-12000,0,-3750,0"
pts [
"-12000,0"
"-3750,0"
]
)
end &295
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11597,0
va (VaSet
)
xt "-9000,-1000,-6100,0"
st "rdeof_s"
blo "-9000,-200"
tm "WireNameMgr"
)
)
on &120
)
*556 (Wire
uid 11772,0
shape (OrthoPolyLine
uid 11773,0
va (VaSet
vasetType 3
)
xt "93750,7000,100000,7000"
pts [
"93750,7000"
"100000,7000"
]
)
start &348
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11777,0
va (VaSet
)
xt "96000,6000,98900,7000"
st "rdeof_s"
blo "96000,6800"
tm "WireNameMgr"
)
)
on &120
)
*557 (Wire
uid 11906,0
shape (OrthoPolyLine
uid 11907,0
va (VaSet
vasetType 3
)
xt "-20000,39000,-12750,39000"
pts [
"-20000,39000"
"-12750,39000"
]
)
end &391
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11911,0
va (VaSet
)
xt "-19000,38000,-16100,39000"
st "rdeof_s"
blo "-19000,38800"
tm "WireNameMgr"
)
)
on &120
)
*558 (Wire
uid 11914,0
shape (OrthoPolyLine
uid 11915,0
va (VaSet
vasetType 3
)
xt "-21000,32000,-12750,32000"
pts [
"-21000,32000"
"-12750,32000"
]
)
end &397
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11919,0
va (VaSet
)
xt "-20000,31000,-12900,32000"
st "CONV_TRIGGER"
blo "-20000,31800"
tm "WireNameMgr"
)
)
on &168
)
*559 (Wire
uid 12019,0
shape (OrthoPolyLine
uid 12020,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-14000,-10000,-5000,-10000"
pts [
"-14000,-10000"
"-5000,-10000"
]
)
end &306
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12026,0
va (VaSet
)
xt "-14000,-11000,-4000,-10000"
st "wren5_s : (ifft_loop_g-1:0)"
blo "-14000,-10200"
tm "WireNameMgr"
)
)
on &122
)
*560 (Wire
uid 12031,0
shape (OrthoPolyLine
uid 12032,0
va (VaSet
vasetType 3
)
xt "-14000,-9000,-3750,-9000"
pts [
"-14000,-9000"
"-3750,-9000"
]
)
end &299
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 12035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12036,0
va (VaSet
)
xt "-12000,-10000,-9400,-9000"
st "sof5_s"
blo "-12000,-9200"
tm "WireNameMgr"
)
)
on &114
)
*561 (Wire
uid 12039,0
shape (OrthoPolyLine
uid 12040,0
va (VaSet
vasetType 3
)
xt "-14000,-8000,-3750,-8000"
pts [
"-14000,-8000"
"-3750,-8000"
]
)
end &300
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 12043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12044,0
va (VaSet
)
xt "-12000,-9000,-9400,-8000"
st "eof5_s"
blo "-12000,-8200"
tm "WireNameMgr"
)
)
on &115
)
*562 (Wire
uid 12717,0
shape (OrthoPolyLine
uid 12718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,-105000,42000,-105000"
pts [
"27750,-105000"
"42000,-105000"
]
)
start &194
end &59
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 12721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12722,0
va (VaSet
)
xt "28000,-106000,39200,-105000"
st "ctrl3_s : (ifft_loop_bits_g+1:0)"
blo "28000,-105200"
tm "WireNameMgr"
)
)
on &155
)
*563 (Wire
uid 13183,0
shape (OrthoPolyLine
uid 13184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,-102000,60000,-102000"
pts [
"50000,-102000"
"60000,-102000"
]
)
start &59
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13190,0
va (VaSet
)
xt "51000,-103000,64200,-102000"
st "loop_addr3_s : (ifft_loop_bits_g-1:0)"
blo "51000,-102200"
tm "WireNameMgr"
)
)
on &154
)
*564 (Wire
uid 13486,0
shape (OrthoPolyLine
uid 13487,0
va (VaSet
vasetType 3
)
xt "-88000,-30000,-75750,-30000"
pts [
"-88000,-30000"
"-75750,-30000"
]
)
end &369
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 13490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13491,0
va (VaSet
)
xt "-87000,-31000,-77800,-30000"
st "sof4_s(0) : (2*ifft_g-1:0)"
blo "-87000,-30200"
tm "WireNameMgr"
)
)
on &126
)
*565 (Wire
uid 13494,0
shape (OrthoPolyLine
uid 13495,0
va (VaSet
vasetType 3
)
xt "-88000,-28000,-75750,-28000"
pts [
"-88000,-28000"
"-75750,-28000"
]
)
end &371
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 13498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13499,0
va (VaSet
)
xt "-87000,-29000,-77200,-28000"
st "valid4_s(0) : (2*ifft_g-1:0)"
blo "-87000,-28200"
tm "WireNameMgr"
)
)
on &125
)
*566 (Wire
uid 13502,0
shape (OrthoPolyLine
uid 13503,0
va (VaSet
vasetType 3
)
xt "-88000,-29000,-75750,-29000"
pts [
"-88000,-29000"
"-75750,-29000"
]
)
end &370
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 13506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13507,0
va (VaSet
)
xt "-87000,-30000,-77800,-29000"
st "eof4_s(0) : (2*ifft_g-1:0)"
blo "-87000,-29200"
tm "WireNameMgr"
)
)
on &127
)
*567 (Wire
uid 13518,0
shape (OrthoPolyLine
uid 13519,0
va (VaSet
vasetType 3
)
xt "-45250,-30000,-27000,-30000"
pts [
"-45250,-30000"
"-27000,-30000"
]
)
start &376
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13523,0
va (VaSet
)
xt "-44000,-31000,-41400,-30000"
st "sof5_s"
blo "-44000,-30200"
tm "WireNameMgr"
)
)
on &114
)
*568 (Wire
uid 13526,0
shape (OrthoPolyLine
uid 13527,0
va (VaSet
vasetType 3
)
xt "-45250,-29000,-27000,-29000"
pts [
"-45250,-29000"
"-27000,-29000"
]
)
start &377
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13531,0
va (VaSet
)
xt "-44000,-30000,-41400,-29000"
st "eof5_s"
blo "-44000,-29200"
tm "WireNameMgr"
)
)
on &115
)
*569 (Wire
uid 13534,0
shape (OrthoPolyLine
uid 13535,0
va (VaSet
vasetType 3
)
xt "-45250,-28000,-27000,-28000"
pts [
"-45250,-28000"
"-27000,-28000"
]
)
start &378
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13539,0
va (VaSet
)
xt "-44000,-29000,-40800,-28000"
st "valid5_s"
blo "-44000,-28200"
tm "WireNameMgr"
)
)
on &116
)
*570 (Wire
uid 13542,0
shape (OrthoPolyLine
uid 13543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-45250,-27000,-33000,-27000"
pts [
"-45250,-27000"
"-33000,-27000"
]
)
start &380
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 13546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13547,0
va (VaSet
)
xt "-44000,-28000,-30800,-27000"
st "loop_addr5_s : (ifft_loop_bits_g-1:0)"
blo "-44000,-27200"
tm "WireNameMgr"
)
)
on &117
)
*571 (Wire
uid 13550,0
shape (OrthoPolyLine
uid 13551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-45250,-25000,-27000,-25000"
pts [
"-45250,-25000"
"-27000,-25000"
]
)
start &379
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 13554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13555,0
va (VaSet
)
xt "-44000,-26000,-34000,-25000"
st "wren5_s : (ifft_loop_g-1:0)"
blo "-44000,-25200"
tm "WireNameMgr"
)
)
on &122
)
*572 (Wire
uid 13558,0
shape (OrthoPolyLine
uid 13559,0
va (VaSet
vasetType 3
)
xt "-85000,-24000,-75750,-24000"
pts [
"-85000,-24000"
"-75750,-24000"
]
)
end &373
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 13562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13563,0
va (VaSet
)
xt "-84000,-25000,-80200,-24000"
st "CLK_SYS"
blo "-84000,-24200"
tm "WireNameMgr"
)
)
on &2
)
*573 (Wire
uid 13564,0
shape (OrthoPolyLine
uid 13565,0
va (VaSet
vasetType 3
)
xt "-85000,-25000,-75750,-25000"
pts [
"-85000,-25000"
"-75750,-25000"
]
)
end &374
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 13568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13569,0
va (VaSet
)
xt "-84000,-26000,-81000,-25000"
st "clken_s"
blo "-84000,-25200"
tm "WireNameMgr"
)
)
on &159
)
*574 (Wire
uid 13572,0
shape (OrthoPolyLine
uid 13573,0
va (VaSet
vasetType 3
)
xt "-85000,-23000,-75750,-23000"
pts [
"-85000,-23000"
"-75750,-23000"
]
)
end &375
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 13576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13577,0
va (VaSet
)
xt "-84000,-24000,-78300,-23000"
st "rst_sys_0_n_s"
blo "-84000,-23200"
tm "WireNameMgr"
)
)
on &450
)
*575 (Wire
uid 13584,0
shape (OrthoPolyLine
uid 13585,0
va (VaSet
vasetType 3
)
xt "50000,-106000,60000,-106000"
pts [
"50000,-106000"
"60000,-106000"
]
)
start &59
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13591,0
va (VaSet
)
xt "51000,-107000,53600,-106000"
st "sof3_s"
blo "51000,-106200"
tm "WireNameMgr"
)
)
on &130
)
*576 (Wire
uid 13594,0
shape (OrthoPolyLine
uid 13595,0
va (VaSet
vasetType 3
)
xt "50000,-104000,60000,-104000"
pts [
"50000,-104000"
"60000,-104000"
]
)
start &59
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13601,0
va (VaSet
)
xt "51000,-105000,53600,-104000"
st "eof3_s"
blo "51000,-104200"
tm "WireNameMgr"
)
)
on &131
)
*577 (Wire
uid 13614,0
shape (OrthoPolyLine
uid 13615,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-17000,-114000,4250,-105000"
pts [
"-17000,-114000"
"3000,-114000"
"3000,-105000"
"4250,-105000"
]
)
start &63
end &193
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 13618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13619,0
va (VaSet
)
xt "-15000,-115000,-3800,-114000"
st "ctrl2_s : (ifft_loop_bits_g+1:0)"
blo "-15000,-114200"
tm "WireNameMgr"
)
)
on &156
)
*578 (Wire
uid 14059,0
shape (OrthoPolyLine
uid 14060,0
va (VaSet
vasetType 3
)
xt "47000,2000,56250,2000"
pts [
"47000,2000"
"56250,2000"
]
)
end &350
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14064,0
va (VaSet
)
xt "48000,1000,54700,2000"
st "DDR_WAITREQ"
blo "48000,1800"
tm "WireNameMgr"
)
)
on &75
)
*579 (Wire
uid 14584,0
shape (OrthoPolyLine
uid 14585,0
va (VaSet
vasetType 3
)
xt "-81250,24000,-73000,24000"
pts [
"-81250,24000"
"-73000,24000"
]
)
start &211
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 14588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14589,0
va (VaSet
)
xt "-80000,23000,-72300,24000"
st "filter_coefficients_s"
blo "-80000,23800"
tm "WireNameMgr"
)
)
on &134
)
*580 (Wire
uid 14592,0
shape (OrthoPolyLine
uid 14593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-129000,31000,-106750,31000"
pts [
"-106750,31000"
"-129000,31000"
]
)
start &212
end &79
sat 32
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 14596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14597,0
va (VaSet
)
xt "-127000,30000,-115600,31000"
st "filter_coefficients_rd_s : (31:0)"
blo "-127000,30800"
tm "WireNameMgr"
)
)
on &167
)
*581 (Wire
uid 14774,0
shape (OrthoPolyLine
uid 14775,0
va (VaSet
vasetType 3
)
xt "-81250,26000,-73000,26000"
pts [
"-81250,26000"
"-73000,26000"
]
)
start &213
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 14778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14779,0
va (VaSet
)
xt "-79250,25000,-74350,26000"
st "fft_results_s"
blo "-79250,25800"
tm "WireNameMgr"
)
)
on &135
)
*582 (Wire
uid 14782,0
shape (OrthoPolyLine
uid 14783,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-119000,32000,-106750,32000"
pts [
"-106750,32000"
"-119000,32000"
]
)
start &214
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 14786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14787,0
va (VaSet
)
xt "-118000,31000,-109500,32000"
st "mcdataout1_s : (31:0)"
blo "-118000,31800"
tm "WireNameMgr"
)
)
on &149
)
*583 (Wire
uid 15032,0
shape (OrthoPolyLine
uid 15033,0
va (VaSet
vasetType 3
)
xt "-68000,-54000,-61000,-54000"
pts [
"-68000,-54000"
"-61000,-54000"
]
)
start &55
end &15
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15037,0
va (VaSet
isHidden 1
)
xt "-66000,-55000,-61200,-54000"
st "READYOUT"
blo "-66000,-54200"
tm "WireNameMgr"
)
)
on &83
)
*584 (Wire
uid 15042,0
shape (OrthoPolyLine
uid 15043,0
va (VaSet
vasetType 3
)
xt "-88250,-76000,-76000,-54000"
pts [
"-88250,-76000"
"-87000,-76000"
"-87000,-54000"
"-76000,-54000"
]
)
start &433
end &55
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 15046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15047,0
va (VaSet
)
xt "-88000,-77000,-84500,-76000"
st "ready1_s"
blo "-88000,-76200"
tm "WireNameMgr"
)
)
on &141
)
*585 (Wire
uid 15395,0
shape (OrthoPolyLine
uid 15396,0
va (VaSet
vasetType 3
)
xt "-84000,-51000,-76000,-51000"
pts [
"-84000,-51000"
"-76000,-51000"
]
)
end &55
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 15401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15402,0
va (VaSet
)
xt "-82000,-52000,-79400,-51000"
st "VALID"
blo "-82000,-51200"
tm "WireNameMgr"
)
)
on &20
)
*586 (Wire
uid 15405,0
shape (OrthoPolyLine
uid 15406,0
va (VaSet
vasetType 3
)
xt "-68000,-51000,-60000,-51000"
pts [
"-68000,-51000"
"-60000,-51000"
]
)
start &55
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 15411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15412,0
va (VaSet
)
xt "-66000,-52000,-62400,-51000"
st "valid_0_s"
blo "-66000,-51200"
tm "WireNameMgr"
)
)
on &132
)
*587 (Wire
uid 16057,0
shape (OrthoPolyLine
uid 16058,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,-2000,31000,-2000"
pts [
"23000,-2000"
"31000,-2000"
]
)
start &306
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16064,0
va (VaSet
)
xt "26000,-3000,38700,-2000"
st "overflow_s : (2*ifft_g*ifft_loop_g:0)"
blo "26000,-2200"
tm "WireNameMgr"
)
)
on &160
)
*588 (Wire
uid 16069,0
shape (OrthoPolyLine
uid 16070,0
va (VaSet
vasetType 3
)
xt "12750,37000,26000,37000"
pts [
"12750,37000"
"26000,37000"
]
)
start &400
sat 32
eat 16
sl "(0)"
st 0
sf 1
tg (WTG
uid 16073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16074,0
va (VaSet
)
xt "14000,36000,28100,37000"
st "overflow_s(0) : (2*ifft_g*ifft_loop_g:0)"
blo "14000,36800"
tm "WireNameMgr"
)
)
on &160
)
*589 (Wire
uid 16141,0
shape (OrthoPolyLine
uid 16142,0
va (VaSet
vasetType 3
)
xt "-85000,-26000,-75750,-26000"
pts [
"-85000,-26000"
"-75750,-26000"
]
)
end &372
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 16145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16146,0
va (VaSet
)
xt "-84000,-27000,-76900,-26000"
st "CONV_TRIGGER"
blo "-84000,-26200"
tm "WireNameMgr"
)
)
on &168
)
*590 (Wire
uid 16900,0
shape (OrthoPolyLine
uid 16901,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-91000,-74000,-69750,-59000"
pts [
"-91000,-59000"
"-84000,-59000"
"-84000,-74000"
"-69750,-74000"
]
)
start &84
end &334
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16905,0
va (VaSet
isHidden 1
)
xt "-89000,-60000,-81700,-59000"
st "IFFT_LOOP_NUM"
blo "-89000,-59200"
tm "WireNameMgr"
)
)
on &89
)
*591 (Wire
uid 17095,0
shape (OrthoPolyLine
uid 17096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,-27000,-75750,-27000"
pts [
"-88000,-27000"
"-75750,-27000"
]
)
end &381
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 17099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17100,0
va (VaSet
)
xt "-91000,-28000,-76500,-27000"
st "IFFT_LOOP_NUM : (ifft_loop_bits_g:0)"
blo "-91000,-27200"
tm "WireNameMgr"
)
)
on &89
)
*592 (Wire
uid 17190,0
shape (OrthoPolyLine
uid 17191,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,-4000,56250,-4000"
pts [
"47000,-4000"
"56250,-4000"
]
)
end &357
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17195,0
va (VaSet
)
xt "40000,-5000,54500,-4000"
st "IFFT_LOOP_NUM : (ifft_loop_bits_g:0)"
blo "40000,-4200"
tm "WireNameMgr"
)
)
on &89
)
*593 (Wire
uid 17271,0
shape (OrthoPolyLine
uid 17272,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,-77000,18000,-67000"
pts [
"4000,-67000"
"14000,-67000"
"14000,-77000"
"18000,-77000"
]
)
start &106
end &251
sat 2
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 17277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17278,0
va (VaSet
)
xt "5000,-68000,13900,-67000"
st "coefconj_s : (ifft_g-1:0)"
blo "5000,-67200"
tm "WireNameMgr"
)
)
on &153
)
*594 (Wire
uid 17985,0
shape (OrthoPolyLine
uid 17986,0
va (VaSet
vasetType 3
)
xt "93750,-3000,98000,-3000"
pts [
"93750,-3000"
"98000,-3000"
]
)
start &355
end &85
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17988,0
va (VaSet
isHidden 1
)
xt "89750,-4000,96150,-3000"
st "SEGDONEOUT"
blo "89750,-3200"
tm "WireNameMgr"
)
)
on &86
)
*595 (Wire
uid 18015,0
shape (OrthoPolyLine
uid 18016,0
va (VaSet
vasetType 3
)
xt "-41250,-75000,-38000,-75000"
pts [
"-41250,-75000"
"-38000,-75000"
]
)
start &332
end &87
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18018,0
va (VaSet
isHidden 1
)
xt "-44250,-76000,-37750,-75000"
st "MCREADYOUT"
blo "-44250,-75200"
tm "WireNameMgr"
)
)
on &88
)
*596 (Wire
uid 20853,0
shape (OrthoPolyLine
uid 20854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,0,56250,0"
pts [
"47000,0"
"56250,0"
]
)
end &363
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 20857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20858,0
va (VaSet
)
xt "48000,-1000,54500,0"
st "CONV_ENABLE"
blo "48000,-200"
tm "WireNameMgr"
)
)
on &4
)
*597 (Wire
uid 21919,0
shape (OrthoPolyLine
uid 21920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-89000,13000,-79000,13000"
pts [
"-89000,13000"
"-79000,13000"
]
)
start &110
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21924,0
va (VaSet
isHidden 1
)
xt "-87000,12000,-74100,13000"
st "FOP_NUM : (fop_num_bits_g-1:0)"
blo "-87000,12800"
tm "WireNameMgr"
)
)
on &111
)
*598 (Wire
uid 21933,0
shape (OrthoPolyLine
uid 21934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,-5000,56250,-5000"
pts [
"47000,-5000"
"56250,-5000"
]
)
end &358
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21938,0
va (VaSet
)
xt "40000,-6000,52900,-5000"
st "FOP_NUM : (fop_num_bits_g-1:0)"
blo "40000,-5200"
tm "WireNameMgr"
)
)
on &111
)
*599 (Wire
uid 22139,0
shape (OrthoPolyLine
uid 22140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-150000,31000,-137000,31000"
pts [
"-150000,31000"
"-137000,31000"
]
)
end &79
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 22145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22146,0
va (VaSet
)
xt "-149000,30000,-137900,31000"
st "mcdataout2_s : (ifft_g*32-1:0)"
blo "-149000,30800"
tm "WireNameMgr"
)
)
on &133
)
*600 (Wire
uid 22260,0
shape (OrthoPolyLine
uid 22261,0
va (VaSet
vasetType 3
)
xt "93750,-1000,98000,-1000"
pts [
"93750,-1000"
"98000,-1000"
]
)
start &356
end &113
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22263,0
va (VaSet
isHidden 1
)
xt "91750,-2000,99250,-1000"
st "CONV_DONEOUT"
blo "91750,-1200"
tm "WireNameMgr"
)
)
on &112
)
*601 (Wire
uid 23949,0
shape (OrthoPolyLine
uid 23950,0
va (VaSet
vasetType 3
)
xt "-82000,-72000,-69750,-72000"
pts [
"-82000,-72000"
"-69750,-72000"
]
)
end &336
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 23953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23954,0
va (VaSet
)
xt "-81000,-73000,-70800,-72000"
st "readye_s : (ifft_loop_g-1:0)"
blo "-81000,-72200"
tm "WireNameMgr"
)
)
on &181
)
*602 (Wire
uid 23959,0
shape (OrthoPolyLine
uid 23960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,-6000,31000,-6000"
pts [
"23000,-6000"
"31000,-6000"
]
)
start &306
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 23965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23966,0
va (VaSet
)
xt "26000,-7000,38100,-6000"
st "ready6_s : (2*ifft_g*ifft_loop_g:0)"
blo "26000,-6200"
tm "WireNameMgr"
)
)
on &169
)
*603 (Wire
uid 23975,0
shape (OrthoPolyLine
uid 23976,0
va (VaSet
vasetType 3
)
xt "12750,33000,26000,33000"
pts [
"12750,33000"
"26000,33000"
]
)
start &399
sat 32
eat 16
sl "(0)"
st 0
sf 1
tg (WTG
uid 23979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23980,0
va (VaSet
)
xt "14000,32000,27100,33000"
st "ready6_s(0) : (2*ifft_g*ifft_loop_g:0)"
blo "14000,32800"
tm "WireNameMgr"
)
)
on &169
)
*604 (Wire
uid 24727,0
shape (OrthoPolyLine
uid 24728,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,-4000,31000,-4000"
pts [
"23000,-4000"
"31000,-4000"
]
)
start &306
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24734,0
va (VaSet
)
xt "26000,-5000,37800,-4000"
st "avail6_s : (2*ifft_g*ifft_loop_g:0)"
blo "26000,-4200"
tm "WireNameMgr"
)
)
on &170
)
*605 (Wire
uid 24739,0
shape (OrthoPolyLine
uid 24740,0
va (VaSet
vasetType 3
)
xt "12750,35000,26000,35000"
pts [
"12750,35000"
"26000,35000"
]
)
start &398
sat 32
eat 16
sl "(0)"
st 0
sf 1
tg (WTG
uid 24743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24744,0
va (VaSet
)
xt "14000,34000,26800,35000"
st "avail6_s(0) : (2*ifft_g*ifft_loop_g:0)"
blo "14000,34800"
tm "WireNameMgr"
)
)
on &170
)
*606 (Wire
uid 24985,0
shape (OrthoPolyLine
uid 24986,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,-26000,34000,-26000"
pts [
"22000,-26000"
"34000,-26000"
]
)
end &171
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24992,0
va (VaSet
)
xt "21000,-27000,32800,-26000"
st "avail6_s : (2*ifft_g*ifft_loop_g:0)"
blo "21000,-26200"
tm "WireNameMgr"
)
)
on &170
)
*607 (Wire
uid 24999,0
shape (OrthoPolyLine
uid 25000,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,-29000,34000,-29000"
pts [
"22000,-29000"
"34000,-29000"
]
)
end &171
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25006,0
va (VaSet
)
xt "18000,-30000,32500,-29000"
st "IFFT_LOOP_NUM : (ifft_loop_bits_g:0)"
blo "18000,-29200"
tm "WireNameMgr"
)
)
on &89
)
*608 (Wire
uid 25715,0
shape (OrthoPolyLine
uid 25716,0
va (VaSet
vasetType 3
)
xt "-86000,-106000,-79000,-106000"
pts [
"-86000,-106000"
"-79000,-106000"
]
)
start &67
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 25721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25722,0
va (VaSet
)
xt "-84000,-107000,-81000,-106000"
st "clken_s"
blo "-84000,-106200"
tm "WireNameMgr"
)
)
on &159
)
*609 (Wire
uid 25725,0
shape (OrthoPolyLine
uid 25726,0
va (VaSet
vasetType 3
)
xt "-86000,-103000,-79000,-103000"
pts [
"-86000,-103000"
"-79000,-103000"
]
)
start &67
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 25731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25732,0
va (VaSet
)
xt "-84000,-104000,-79300,-103000"
st "ready3_0_s"
blo "-84000,-103200"
tm "WireNameMgr"
)
)
on &176
)
*610 (Wire
uid 25743,0
shape (OrthoPolyLine
uid 25744,0
va (VaSet
vasetType 3
)
xt "-88000,-31000,-75750,-31000"
pts [
"-88000,-31000"
"-75750,-31000"
]
)
end &382
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 25747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25748,0
va (VaSet
)
xt "-87000,-32000,-84600,-31000"
st "tie1_s"
blo "-87000,-31200"
tm "WireNameMgr"
)
)
on &289
)
*611 (Wire
uid 25828,0
shape (OrthoPolyLine
uid 25829,0
va (VaSet
vasetType 3
)
xt "-110000,-46000,-96000,-46000"
pts [
"-110000,-46000"
"-96000,-46000"
]
)
end &177
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 25834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25835,0
va (VaSet
)
xt "-109000,-47000,-96900,-46000"
st "ready6_s : (2*ifft_g*ifft_loop_g:0)"
blo "-109000,-46200"
tm "WireNameMgr"
)
)
on &169
)
*612 (Wire
uid 25858,0
shape (OrthoPolyLine
uid 25859,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,-46000,-82000,-46000"
pts [
"-88000,-46000"
"-82000,-46000"
]
)
start &177
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25865,0
va (VaSet
)
xt "-86000,-47000,-75800,-46000"
st "readye_s : (ifft_loop_g-1:0)"
blo "-86000,-46200"
tm "WireNameMgr"
)
)
on &181
)
*613 (Wire
uid 27884,0
shape (OrthoPolyLine
uid 27885,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-129000,8000,-118000,8000"
pts [
"-129000,8000"
"-118000,8000"
]
)
start &182
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27891,0
va (VaSet
)
xt "-127000,7000,-118300,8000"
st "overflow_lat_s : (84:0)"
blo "-127000,7800"
tm "WireNameMgr"
)
)
on &186
)
*614 (Wire
uid 27896,0
shape (OrthoPolyLine
uid 27897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-146000,8000,-137000,8000"
pts [
"-146000,8000"
"-137000,8000"
]
)
end &182
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27903,0
va (VaSet
)
xt "-151000,7000,-138300,8000"
st "overflow_s : (2*ifft_g*ifft_loop_g:0)"
blo "-151000,7800"
tm "WireNameMgr"
)
)
on &160
)
*615 (Wire
uid 27908,0
shape (OrthoPolyLine
uid 27909,0
va (VaSet
vasetType 3
)
xt "-146000,10000,-137000,10000"
pts [
"-146000,10000"
"-137000,10000"
]
)
end &182
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 27914,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27915,0
va (VaSet
)
xt "-146000,9000,-138900,10000"
st "CONV_TRIGGER"
blo "-146000,9800"
tm "WireNameMgr"
)
)
on &168
)
*616 (Wire
uid 27978,0
shape (OrthoPolyLine
uid 27979,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-119000,33000,-106750,33000"
pts [
"-119000,33000"
"-106750,33000"
]
)
end &216
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27983,0
va (VaSet
)
xt "-118000,32000,-109300,33000"
st "overflow_lat_s : (84:0)"
blo "-118000,32800"
tm "WireNameMgr"
)
)
on &186
)
*617 (Wire
uid 28655,0
shape (OrthoPolyLine
uid 28656,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,-3000,56250,-3000"
pts [
"56250,-3000"
"47000,-3000"
]
)
start &361
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 28659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28660,0
va (VaSet
)
xt "40000,-4000,48500,-3000"
st "PAGE_START : (25:0)"
blo "40000,-3200"
tm "WireNameMgr"
)
)
on &187
)
*618 (Wire
uid 28663,0
shape (OrthoPolyLine
uid 28664,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-89000,15000,-79000,15000"
pts [
"-89000,15000"
"-79000,15000"
]
)
start &188
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28668,0
va (VaSet
isHidden 1
)
xt "-87000,14000,-81100,15000"
st "PAGE_START"
blo "-87000,14800"
tm "WireNameMgr"
)
)
on &187
)
*619 (Wire
uid 29742,0
shape (OrthoPolyLine
uid 29743,0
va (VaSet
vasetType 3
)
xt "-114000,-69000,-106750,-69000"
pts [
"-106750,-69000"
"-114000,-69000"
]
)
start &425
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 29746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29747,0
va (VaSet
)
xt "-112000,-70000,-106300,-69000"
st "rst_sys_0_n_s"
blo "-112000,-69200"
tm "WireNameMgr"
)
)
on &450
)
*620 (Wire
uid 29882,0
shape (OrthoPolyLine
uid 29883,0
va (VaSet
vasetType 3
)
xt "-7000,-103000,4250,-103000"
pts [
"4250,-103000"
"-7000,-103000"
]
)
start &197
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 29886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29887,0
va (VaSet
)
xt "-6000,-104000,1100,-103000"
st "CONV_TRIGGER"
blo "-6000,-103200"
tm "WireNameMgr"
)
)
on &168
)
*621 (Wire
uid 30044,0
shape (OrthoPolyLine
uid 30045,0
va (VaSet
vasetType 3
)
xt "-58000,33000,-47750,33000"
pts [
"-58000,33000"
"-47750,33000"
]
)
end &284
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 30048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30049,0
va (VaSet
)
xt "-56000,32000,-48900,33000"
st "CONV_TRIGGER"
blo "-56000,32800"
tm "WireNameMgr"
)
)
on &168
)
*622 (Wire
uid 31073,0
shape (OrthoPolyLine
uid 31074,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,5000,100000,5000"
pts [
"93750,5000"
"100000,5000"
]
)
start &346
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 31079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31080,0
va (VaSet
)
xt "96000,4000,105500,5000"
st "rdaddr0_s : (abits_g-1:0)"
blo "96000,4800"
tm "WireNameMgr"
)
)
on &201
)
*623 (Wire
uid 31297,0
shape (OrthoPolyLine
uid 31298,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-81250,28000,-73000,28000"
pts [
"-81250,28000"
"-73000,28000"
]
)
start &215
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 31301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31302,0
va (VaSet
)
xt "-79250,27000,-71150,28000"
st "row0_delay_s : (9:0)"
blo "-79250,27800"
tm "WireNameMgr"
)
)
on &202
)
*624 (Wire
uid 31410,0
shape (OrthoPolyLine
uid 31411,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,-7000,56250,-7000"
pts [
"56250,-7000"
"47000,-7000"
]
)
start &360
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 31414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31415,0
va (VaSet
)
xt "44000,-8000,52100,-7000"
st "row0_delay_s : (9:0)"
blo "44000,-7200"
tm "WireNameMgr"
)
)
on &202
)
*625 (Wire
uid 32083,0
shape (OrthoPolyLine
uid 32084,0
va (VaSet
vasetType 3
)
xt "-118000,37000,-108000,37000"
pts [
"-118000,37000"
"-108000,37000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 32089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32090,0
va (VaSet
)
xt "-116000,36000,-110700,37000"
st "rst_sys_n_d1"
blo "-116000,36800"
tm "WireNameMgr"
)
)
on &236
)
*626 (Wire
uid 33642,0
shape (OrthoPolyLine
uid 33643,0
va (VaSet
vasetType 3
)
xt "-68000,-48000,-60000,-48000"
pts [
"-68000,-48000"
"-60000,-48000"
]
)
start &55
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 33648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33649,0
va (VaSet
)
xt "-66000,-49000,-63600,-48000"
st "tie1_s"
blo "-66000,-48200"
tm "WireNameMgr"
)
)
on &289
)
*627 (Wire
uid 37696,0
shape (OrthoPolyLine
uid 37697,0
va (VaSet
vasetType 3
)
xt "-104000,-5000,-90750,-5000"
pts [
"-104000,-5000"
"-90750,-5000"
]
)
end &418
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 37700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37701,0
va (VaSet
)
xt "-103000,-6000,-95900,-5000"
st "CONV_TRIGGER"
blo "-103000,-5200"
tm "WireNameMgr"
)
)
on &168
)
*628 (Wire
uid 37774,0
shape (OrthoPolyLine
uid 37775,0
va (VaSet
vasetType 3
)
xt "-115000,-74000,-106750,-74000"
pts [
"-115000,-74000"
"-106750,-74000"
]
)
end &438
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 37778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37779,0
va (VaSet
)
xt "-114000,-75000,-106900,-74000"
st "CONV_TRIGGER"
blo "-114000,-74200"
tm "WireNameMgr"
)
)
on &168
)
*629 (Wire
uid 37782,0
shape (OrthoPolyLine
uid 37783,0
va (VaSet
vasetType 3
)
xt "-104000,3000,-90750,3000"
pts [
"-104000,3000"
"-90750,3000"
]
)
end &407
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 37786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37787,0
va (VaSet
)
xt "-103000,2000,-97300,3000"
st "rst_sys_1_n_s"
blo "-103000,2800"
tm "WireNameMgr"
)
)
on &451
)
*630 (Wire
uid 39326,0
shape (OrthoPolyLine
uid 39327,0
va (VaSet
vasetType 3
)
xt "-139000,-6000,-132750,-6000"
pts [
"-139000,-6000"
"-132750,-6000"
]
)
end &443
sat 16
eat 32
st 0
tg (WTG
uid 39330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39331,0
va (VaSet
)
xt "-138000,-7000,-133100,-6000"
st "RST_SYS_N"
blo "-138000,-6200"
tm "WireNameMgr"
)
)
on &17
)
*631 (Wire
uid 39334,0
shape (OrthoPolyLine
uid 39335,0
va (VaSet
vasetType 3
)
xt "-139000,-4000,-132750,-4000"
pts [
"-139000,-4000"
"-132750,-4000"
]
)
end &444
sat 16
eat 32
st 0
tg (WTG
uid 39338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39339,0
va (VaSet
)
xt "-138000,-5000,-134200,-4000"
st "CLK_SYS"
blo "-138000,-4200"
tm "WireNameMgr"
)
)
on &2
)
*632 (Wire
uid 39342,0
shape (OrthoPolyLine
uid 39343,0
va (VaSet
vasetType 3
)
xt "-118250,-6000,-111000,-6000"
pts [
"-118250,-6000"
"-111000,-6000"
]
)
start &445
sat 32
eat 16
st 0
tg (WTG
uid 39346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39347,0
va (VaSet
)
xt "-117000,-7000,-111300,-6000"
st "rst_sys_0_n_s"
blo "-117000,-6200"
tm "WireNameMgr"
)
)
on &450
)
*633 (Wire
uid 39350,0
shape (OrthoPolyLine
uid 39351,0
va (VaSet
vasetType 3
)
xt "-118250,-4000,-111000,-4000"
pts [
"-118250,-4000"
"-111000,-4000"
]
)
start &446
sat 32
eat 16
st 0
tg (WTG
uid 39354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39355,0
va (VaSet
)
xt "-117000,-5000,-111300,-4000"
st "rst_sys_1_n_s"
blo "-117000,-4200"
tm "WireNameMgr"
)
)
on &451
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *634 (PackageList
uid 285,0
stg "VerticalLayoutStrategy"
textVec [
*635 (Text
uid 286,0
va (VaSet
font "arial,8,1"
)
xt "-155000,-97000,-149600,-96000"
st "Package List"
blo "-155000,-96200"
)
*636 (MLText
uid 287,0
va (VaSet
)
xt "-155000,-96000,-144200,-93000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 288,0
stg "VerticalLayoutStrategy"
textVec [
*637 (Text
uid 289,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*638 (Text
uid 290,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*639 (MLText
uid 291,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*640 (Text
uid 292,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*641 (MLText
uid 293,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*642 (Text
uid 294,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*643 (MLText
uid 295,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1937,1176"
viewArea "-199564,-31611,-73686,45580"
cachedDiagramExtent "-155000,-120000,136000,47000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-156000,-149000"
lastUid 39379,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*644 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*645 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*646 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*647 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*648 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*649 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*650 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*651 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*652 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*653 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*654 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*655 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*656 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*657 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*658 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*659 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*660 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*661 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*662 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*663 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*664 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-155000,-88400,-149600,-87400"
st "Declarations"
blo "-155000,-87600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-155000,-87400,-152300,-86400"
st "Ports:"
blo "-155000,-86600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-155000,-88400,-151200,-87400"
st "Pre User:"
blo "-155000,-87600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-155000,-88400,-112500,-87600"
st "type word32_array_t is array (natural range <>) of std_logic_vector(31 downto 0);"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-155000,-64000,-147900,-63000"
st "Diagram Signals:"
blo "-155000,-63200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-155000,-88400,-150300,-87400"
st "Post User:"
blo "-155000,-87600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-155000,-88400,-155000,-88400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 422,0
usingSuid 1
emptyRow *665 (LEmptyRow
)
uid 298,0
optionalChildren [
*666 (RefLabelRowHdr
)
*667 (TitleRowHdr
)
*668 (FilterRowHdr
)
*669 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*670 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*671 (GroupColHdr
tm "GroupColHdrMgr"
)
*672 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*673 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*674 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*675 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*676 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*677 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*678 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 1,0
)
)
uid 219,0
)
*679 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 13,0
)
)
uid 221,0
)
*680 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_ADDROUT"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 19
suid 4,0
)
)
uid 225,0
)
*681 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_DATAOUT"
t "std_logic_vector"
b "(ddr_g*512-1 downto 0)"
preAdd 0
posAdd 0
o 20
suid 5,0
)
)
uid 227,0
)
*682 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 15,0
)
)
uid 237,0
)
*683 (LeafLogPort
port (LogicalPort
decl (Decl
n "CONV_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
uid 245,0
)
*684 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "OVERLAP_SIZE"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 12
suid 11,0
)
)
uid 247,0
)
*685 (LeafLogPort
port (LogicalPort
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 29,0
)
)
uid 1906,0
)
*686 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 13
suid 30,0
)
)
uid 1908,0
)
*687 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MCDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 22
suid 54,0
)
)
uid 2389,0
)
*688 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 88,0
)
)
uid 5619,0
)
*689 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 89,0
)
)
uid 5621,0
)
*690 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MCDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 92,0
)
)
uid 5627,0
)
*691 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(19 downto 0)"
preAdd 0
posAdd 0
o 7
suid 93,0
)
)
uid 5629,0
)
*692 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 96,0
)
)
uid 6757,0
)
*693 (LeafLogPort
port (LogicalPort
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 97,0
)
)
uid 6759,0
)
*694 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "DDR_WAITREQ"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 254,0
)
)
uid 14041,0
)
*695 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 256,0
)
)
uid 14043,0
)
*696 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MCRWN"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 259,0
)
)
uid 14598,0
)
*697 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MCMS"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 260,0
)
)
uid 14600,0
)
*698 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "READYOUT"
t "std_logic"
o 23
suid 266,0
)
)
uid 15050,0
)
*699 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "SEGDONEOUT"
t "std_logic"
o 25
suid 284,0
)
)
uid 17997,0
)
*700 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MCREADYOUT"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 287,0
)
)
uid 18027,0
)
*701 (LeafLogPort
port (LogicalPort
decl (Decl
n "IFFT_LOOP_NUM"
t "std_logic_vector"
b "(ifft_loop_bits_g downto 0)"
o 24
suid 290,0
)
)
uid 18964,0
)
*702 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "FOP_NUM"
t "std_logic_vector"
b "(fop_num_bits_g-1 downto 0)"
preAdd 0
posAdd 0
o 11
suid 295,0
)
)
uid 21927,0
)
*703 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "CONV_DONEOUT"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 298,0
)
)
uid 22270,0
)
*704 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sof5_s"
t "std_logic"
o 73
suid 299,0
)
)
uid 22366,0
)
*705 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eof5_s"
t "std_logic"
o 74
suid 300,0
)
)
uid 22368,0
)
*706 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid5_s"
t "std_logic"
o 72
suid 301,0
)
)
uid 22370,0
)
*707 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "loop_addr5_s"
t "std_logic_vector"
b "(ifft_loop_bits_g-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 302,0
)
)
uid 22372,0
)
*708 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rddata_s"
t "std_logic_vector"
b "((2*ifft_g*ifft_loop_g+1)*32-1 downto 0)"
preAdd 0
posAdd 0
o 66
suid 303,0
)
)
uid 22374,0
)
*709 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rden_s"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
preAdd 0
posAdd 0
o 65
suid 305,0
)
)
uid 22378,0
)
*710 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rdeof_s"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 306,0
)
)
uid 22380,0
)
*711 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data6_s"
t "word32_array_t"
b "(2*ifft_g*ifft_loop_g downto 0)"
preAdd 0
posAdd 0
o 37
suid 307,0
)
)
uid 22382,0
)
*712 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wren5_s"
t "std_logic_vector"
b "(ifft_loop_g-1 downto 0)"
o 75
suid 308,0
)
)
uid 22384,0
)
*713 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data5_s"
t "word32_array_t"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 36
suid 309,0
)
)
uid 22386,0
)
*714 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data4_s"
t "cmplx_array_t"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 52
suid 310,0
)
)
uid 22388,0
)
*715 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "valid4_s"
t "std_logic_vector"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 62
suid 311,0
)
)
uid 22390,0
)
*716 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sof4_s"
t "std_logic_vector"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 58
suid 312,0
)
)
uid 22392,0
)
*717 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eof4_s"
t "std_logic_vector"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 44
suid 313,0
)
)
uid 22394,0
)
*718 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data3_s"
t "cmplx_array_t"
b "(2*ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 47
suid 314,0
)
)
uid 22396,0
)
*719 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid3_s"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 315,0
)
)
uid 22398,0
)
*720 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sof3_s"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 316,0
)
)
uid 22400,0
)
*721 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eof3_s"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 317,0
)
)
uid 22402,0
)
*722 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_0_s"
t "std_logic"
o 82
suid 318,0
)
)
uid 22404,0
)
*723 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "mcdataout2_s"
t "std_logic_vector"
b "(ifft_g*32-1 downto 0)"
preAdd 0
posAdd 0
o 30
suid 319,0
)
)
uid 22406,0
)
*724 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "filter_coefficients_s"
t "filter_coefficients_out_t"
preAdd 0
posAdd 0
o 79
suid 320,0
)
)
uid 22408,0
)
*725 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fft_results_s"
t "fft_results_out_t"
preAdd 0
posAdd 0
o 81
suid 321,0
)
)
uid 22410,0
)
*726 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata1_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 50
suid 323,0
)
)
uid 22414,0
)
*727 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "idata1_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 45
suid 324,0
)
)
uid 22416,0
)
*728 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid1_s"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 325,0
)
)
uid 22418,0
)
*729 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sof1_s"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 326,0
)
)
uid 22420,0
)
*730 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eof1_s"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 327,0
)
)
uid 22422,0
)
*731 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ready1_s"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 328,0
)
)
uid 22424,0
)
*732 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ready2_s"
t "std_logic"
eolc "--       .sink_ready"
preAdd 0
posAdd 0
o 29
suid 329,0
)
)
uid 22426,0
)
*733 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata2_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- az"
preAdd 0
posAdd 0
o 51
suid 330,0
)
)
uid 22428,0
)
*734 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idata2_s"
t "std_logic_vector"
b "(31 downto 0)"
o 46
suid 331,0
)
)
uid 22430,0
)
*735 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid2_s"
t "std_logic"
o 60
suid 332,0
)
)
uid 22432,0
)
*736 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "loop_addr2_s"
t "std_logic_vector"
b "(ifft_loop_bits_g-1 downto 0)"
preAdd 0
posAdd 0
o 54
suid 333,0
)
)
uid 22434,0
)
*737 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "coef_rdaddrout_s"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 34
suid 334,0
)
)
uid 22436,0
)
*738 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "coef_rdenout_s"
t "std_logic_vector"
b "(ifft_loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 35
suid 335,0
)
)
uid 22438,0
)
*739 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "mcdataout1_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 31
suid 336,0
)
)
uid 22440,0
)
*740 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "coef_mcrden_s"
t "std_logic_vector"
b "(ifft_g*ifft_loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 32
suid 337,0
)
)
uid 22442,0
)
*741 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "coef_mcwren_s"
t "std_logic_vector"
b "(ifft_g*ifft_loop_g-1 downto 0)"
preAdd 0
posAdd 0
o 33
suid 338,0
)
)
uid 22444,0
)
*742 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "coef_s"
t "cmplx_array_t"
b "(ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 339,0
)
)
uid 22446,0
)
*743 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "coefconj_s"
t "cmplx_array_t"
b "(ifft_g-1 downto 0)"
preAdd 0
posAdd 0
o 48
suid 340,0
)
)
uid 22448,0
)
*744 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "loop_addr3_s"
t "std_logic_vector"
b "(ifft_loop_bits_g-1 downto 0)"
o 77
suid 341,0
)
)
uid 22450,0
)
*745 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctrl3_s"
t "std_logic_vector"
b "(ifft_loop_bits_g+1 DOWNTO 0)"
o 76
suid 342,0
)
)
uid 22452,0
)
*746 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctrl2_s"
t "std_logic_vector"
b "(ifft_loop_bits_g+1 DOWNTO 0)"
o 78
suid 343,0
)
)
uid 22454,0
)
*747 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sof2_s"
t "std_logic"
o 56
suid 344,0
)
)
uid 22456,0
)
*748 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eof2_s"
t "std_logic"
o 42
suid 345,0
)
)
uid 22458,0
)
*749 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clken_s"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 346,0
)
)
uid 22462,0
)
*750 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "overflow_s"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
o 83
suid 347,0
)
)
uid 22480,0
)
*751 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data5_0_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 38
suid 348,0
)
)
uid 22482,0
)
*752 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "valid5_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 349,0
)
)
uid 22484,0
)
*753 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sof5_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 350,0
)
)
uid 22486,0
)
*754 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "eof5_0_s"
t "std_logic"
o 70
suid 351,0
)
)
uid 22488,0
)
*755 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rdaddr_s"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 68
suid 352,0
)
)
uid 22490,0
)
*756 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "done6_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 353,0
)
)
uid 22492,0
)
*757 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "filter_coefficients_rd_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 80
suid 354,0
)
)
uid 22494,0
)
*758 (LeafLogPort
port (LogicalPort
decl (Decl
n "CONV_TRIGGER"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 355,0
)
)
uid 23241,0
)
*759 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ready6_s"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
o 84
suid 363,0
)
)
uid 23987,0
)
*760 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "avail6_s"
t "std_logic_vector"
b "(2*ifft_g*ifft_loop_g downto 0)"
o 85
suid 369,0
)
)
uid 24751,0
)
*761 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "avail_s"
t "std_logic"
o 86
suid 371,0
)
)
uid 24995,0
)
*762 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ready3_0_s"
t "std_logic"
o 87
suid 376,0
)
)
uid 25735,0
)
*763 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "readye_s"
t "std_logic_vector"
b "(ifft_loop_g-1 downto 0)"
o 88
suid 381,0
)
)
uid 25878,0
)
*764 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "overflow_lat_s"
t "std_logic_vector"
b "(84 DOWNTO 0)"
o 89
suid 383,0
)
)
uid 27916,0
)
*765 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "PAGE_START"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 28
suid 388,0
)
)
uid 28675,0
)
*766 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rdaddr0_s"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 67
suid 398,0
)
)
uid 31083,0
)
*767 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "row0_delay_s"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 90
suid 400,0
)
)
uid 31540,0
)
*768 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_sys_n_d1"
t "std_logic"
o 91
suid 402,0
)
)
uid 32081,0
scheme 0
)
*769 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tie1_s"
t "std_logic"
o 92
suid 407,0
)
)
uid 33656,0
)
*770 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_sys_0_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 421,0
)
)
uid 39376,0
)
*771 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_sys_1_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 422,0
)
)
uid 39378,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 311,0
optionalChildren [
*772 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *773 (MRCItem
litem &665
pos 94
dimension 20
)
uid 313,0
optionalChildren [
*774 (MRCItem
litem &666
pos 0
dimension 20
uid 314,0
)
*775 (MRCItem
litem &667
pos 1
dimension 23
uid 315,0
)
*776 (MRCItem
litem &668
pos 2
hidden 1
dimension 20
uid 316,0
)
*777 (MRCItem
litem &678
pos 1
dimension 20
uid 220,0
)
*778 (MRCItem
litem &679
pos 10
dimension 20
uid 222,0
)
*779 (MRCItem
litem &680
pos 13
dimension 20
uid 226,0
)
*780 (MRCItem
litem &681
pos 14
dimension 20
uid 228,0
)
*781 (MRCItem
litem &682
pos 12
dimension 20
uid 238,0
)
*782 (MRCItem
litem &683
pos 2
dimension 20
uid 246,0
)
*783 (MRCItem
litem &684
pos 7
dimension 20
uid 248,0
)
*784 (MRCItem
litem &685
pos 4
dimension 20
uid 1907,0
)
*785 (MRCItem
litem &686
pos 8
dimension 20
uid 1909,0
)
*786 (MRCItem
litem &687
pos 15
dimension 20
uid 2390,0
)
*787 (MRCItem
litem &688
pos 0
dimension 20
uid 5620,0
)
*788 (MRCItem
litem &689
pos 9
dimension 20
uid 5622,0
)
*789 (MRCItem
litem &690
pos 6
dimension 20
uid 5628,0
)
*790 (MRCItem
litem &691
pos 5
dimension 20
uid 5630,0
)
*791 (MRCItem
litem &692
pos 11
dimension 20
uid 6758,0
)
*792 (MRCItem
litem &693
pos 3
dimension 20
uid 6760,0
)
*793 (MRCItem
litem &694
pos 16
dimension 20
uid 14042,0
)
*794 (MRCItem
litem &695
pos 17
dimension 20
uid 14044,0
)
*795 (MRCItem
litem &696
pos 18
dimension 20
uid 14599,0
)
*796 (MRCItem
litem &697
pos 19
dimension 20
uid 14601,0
)
*797 (MRCItem
litem &698
pos 20
dimension 20
uid 15051,0
)
*798 (MRCItem
litem &699
pos 21
dimension 20
uid 17998,0
)
*799 (MRCItem
litem &700
pos 22
dimension 20
uid 18028,0
)
*800 (MRCItem
litem &701
pos 23
dimension 20
uid 18965,0
)
*801 (MRCItem
litem &702
pos 24
dimension 20
uid 21928,0
)
*802 (MRCItem
litem &703
pos 25
dimension 20
uid 22271,0
)
*803 (MRCItem
litem &704
pos 28
dimension 20
uid 22367,0
)
*804 (MRCItem
litem &705
pos 29
dimension 20
uid 22369,0
)
*805 (MRCItem
litem &706
pos 30
dimension 20
uid 22371,0
)
*806 (MRCItem
litem &707
pos 31
dimension 20
uid 22373,0
)
*807 (MRCItem
litem &708
pos 32
dimension 20
uid 22375,0
)
*808 (MRCItem
litem &709
pos 33
dimension 20
uid 22379,0
)
*809 (MRCItem
litem &710
pos 34
dimension 20
uid 22381,0
)
*810 (MRCItem
litem &711
pos 35
dimension 20
uid 22383,0
)
*811 (MRCItem
litem &712
pos 36
dimension 20
uid 22385,0
)
*812 (MRCItem
litem &713
pos 37
dimension 20
uid 22387,0
)
*813 (MRCItem
litem &714
pos 38
dimension 20
uid 22389,0
)
*814 (MRCItem
litem &715
pos 39
dimension 20
uid 22391,0
)
*815 (MRCItem
litem &716
pos 40
dimension 20
uid 22393,0
)
*816 (MRCItem
litem &717
pos 41
dimension 20
uid 22395,0
)
*817 (MRCItem
litem &718
pos 42
dimension 20
uid 22397,0
)
*818 (MRCItem
litem &719
pos 43
dimension 20
uid 22399,0
)
*819 (MRCItem
litem &720
pos 44
dimension 20
uid 22401,0
)
*820 (MRCItem
litem &721
pos 45
dimension 20
uid 22403,0
)
*821 (MRCItem
litem &722
pos 46
dimension 20
uid 22405,0
)
*822 (MRCItem
litem &723
pos 47
dimension 20
uid 22407,0
)
*823 (MRCItem
litem &724
pos 48
dimension 20
uid 22409,0
)
*824 (MRCItem
litem &725
pos 49
dimension 20
uid 22411,0
)
*825 (MRCItem
litem &726
pos 50
dimension 20
uid 22415,0
)
*826 (MRCItem
litem &727
pos 51
dimension 20
uid 22417,0
)
*827 (MRCItem
litem &728
pos 52
dimension 20
uid 22419,0
)
*828 (MRCItem
litem &729
pos 53
dimension 20
uid 22421,0
)
*829 (MRCItem
litem &730
pos 54
dimension 20
uid 22423,0
)
*830 (MRCItem
litem &731
pos 55
dimension 20
uid 22425,0
)
*831 (MRCItem
litem &732
pos 56
dimension 20
uid 22427,0
)
*832 (MRCItem
litem &733
pos 57
dimension 20
uid 22429,0
)
*833 (MRCItem
litem &734
pos 58
dimension 20
uid 22431,0
)
*834 (MRCItem
litem &735
pos 59
dimension 20
uid 22433,0
)
*835 (MRCItem
litem &736
pos 60
dimension 20
uid 22435,0
)
*836 (MRCItem
litem &737
pos 61
dimension 20
uid 22437,0
)
*837 (MRCItem
litem &738
pos 62
dimension 20
uid 22439,0
)
*838 (MRCItem
litem &739
pos 63
dimension 20
uid 22441,0
)
*839 (MRCItem
litem &740
pos 64
dimension 20
uid 22443,0
)
*840 (MRCItem
litem &741
pos 65
dimension 20
uid 22445,0
)
*841 (MRCItem
litem &742
pos 66
dimension 20
uid 22447,0
)
*842 (MRCItem
litem &743
pos 67
dimension 20
uid 22449,0
)
*843 (MRCItem
litem &744
pos 68
dimension 20
uid 22451,0
)
*844 (MRCItem
litem &745
pos 69
dimension 20
uid 22453,0
)
*845 (MRCItem
litem &746
pos 70
dimension 20
uid 22455,0
)
*846 (MRCItem
litem &747
pos 71
dimension 20
uid 22457,0
)
*847 (MRCItem
litem &748
pos 72
dimension 20
uid 22459,0
)
*848 (MRCItem
litem &749
pos 73
dimension 20
uid 22463,0
)
*849 (MRCItem
litem &750
pos 74
dimension 20
uid 22481,0
)
*850 (MRCItem
litem &751
pos 75
dimension 20
uid 22483,0
)
*851 (MRCItem
litem &752
pos 76
dimension 20
uid 22485,0
)
*852 (MRCItem
litem &753
pos 77
dimension 20
uid 22487,0
)
*853 (MRCItem
litem &754
pos 78
dimension 20
uid 22489,0
)
*854 (MRCItem
litem &755
pos 79
dimension 20
uid 22491,0
)
*855 (MRCItem
litem &756
pos 80
dimension 20
uid 22493,0
)
*856 (MRCItem
litem &757
pos 81
dimension 20
uid 22495,0
)
*857 (MRCItem
litem &758
pos 26
dimension 20
uid 23242,0
)
*858 (MRCItem
litem &759
pos 82
dimension 20
uid 23988,0
)
*859 (MRCItem
litem &760
pos 83
dimension 20
uid 24752,0
)
*860 (MRCItem
litem &761
pos 84
dimension 20
uid 24996,0
)
*861 (MRCItem
litem &762
pos 85
dimension 20
uid 25736,0
)
*862 (MRCItem
litem &763
pos 86
dimension 20
uid 25879,0
)
*863 (MRCItem
litem &764
pos 87
dimension 20
uid 27917,0
)
*864 (MRCItem
litem &765
pos 27
dimension 20
uid 28676,0
)
*865 (MRCItem
litem &766
pos 88
dimension 20
uid 31084,0
)
*866 (MRCItem
litem &767
pos 89
dimension 20
uid 31541,0
)
*867 (MRCItem
litem &768
pos 90
dimension 20
uid 32082,0
)
*868 (MRCItem
litem &769
pos 91
dimension 20
uid 33657,0
)
*869 (MRCItem
litem &770
pos 92
dimension 20
uid 39377,0
)
*870 (MRCItem
litem &771
pos 93
dimension 20
uid 39379,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 317,0
optionalChildren [
*871 (MRCItem
litem &669
pos 0
dimension 20
uid 318,0
)
*872 (MRCItem
litem &671
pos 1
dimension 50
uid 319,0
)
*873 (MRCItem
litem &672
pos 2
dimension 100
uid 320,0
)
*874 (MRCItem
litem &673
pos 3
dimension 50
uid 321,0
)
*875 (MRCItem
litem &674
pos 4
dimension 100
uid 322,0
)
*876 (MRCItem
litem &675
pos 5
dimension 100
uid 323,0
)
*877 (MRCItem
litem &676
pos 6
dimension 50
uid 324,0
)
*878 (MRCItem
litem &677
pos 7
dimension 80
uid 325,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 312,0
vaOverrides [
]
)
]
)
uid 297,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *879 (LEmptyRow
)
uid 327,0
optionalChildren [
*880 (RefLabelRowHdr
)
*881 (TitleRowHdr
)
*882 (FilterRowHdr
)
*883 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*884 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*885 (GroupColHdr
tm "GroupColHdrMgr"
)
*886 (NameColHdr
tm "GenericNameColHdrMgr"
)
*887 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*888 (InitColHdr
tm "GenericValueColHdrMgr"
)
*889 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*890 (EolColHdr
tm "GenericEolColHdrMgr"
)
*891 (LogGeneric
generic (GiElement
name "ddr_g"
type "natural"
value ""
e "number of external DDR interfaces"
)
uid 249,0
)
*892 (LogGeneric
generic (GiElement
name "fft_g"
type "natural"
value ""
e "FFT/IFFT points"
)
uid 10625,0
)
*893 (LogGeneric
generic (GiElement
name "ifft_g"
type "natural"
value ""
e "number of ifft filter pairs"
)
uid 18947,0
)
*894 (LogGeneric
generic (GiElement
name "ifft_loop_g"
type "natural"
value ""
e "number of filter repeats"
)
uid 18949,0
)
*895 (LogGeneric
generic (GiElement
name "ifft_loop_bits_g"
type "natural"
value ""
e "filter repeat count bits"
)
uid 18957,0
)
*896 (LogGeneric
generic (GiElement
name "abits_g"
type "natural"
value ""
e "points count bits"
)
uid 18959,0
)
*897 (LogGeneric
generic (GiElement
name "fop_num_bits_g"
type "natural"
value ""
e "bits for freq bins processed"
)
uid 21929,0
)
*898 (LogGeneric
generic (GiElement
name "res_pages_g"
type "natural"
value ""
e "Address bits for result store"
)
uid 38165,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 339,0
optionalChildren [
*899 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *900 (MRCItem
litem &879
pos 8
dimension 20
)
uid 341,0
optionalChildren [
*901 (MRCItem
litem &880
pos 0
dimension 20
uid 342,0
)
*902 (MRCItem
litem &881
pos 1
dimension 23
uid 343,0
)
*903 (MRCItem
litem &882
pos 2
hidden 1
dimension 20
uid 344,0
)
*904 (MRCItem
litem &891
pos 0
dimension 20
uid 250,0
)
*905 (MRCItem
litem &892
pos 4
dimension 20
uid 10626,0
)
*906 (MRCItem
litem &893
pos 1
dimension 20
uid 18946,0
)
*907 (MRCItem
litem &894
pos 2
dimension 20
uid 18948,0
)
*908 (MRCItem
litem &895
pos 3
dimension 20
uid 18956,0
)
*909 (MRCItem
litem &896
pos 5
dimension 20
uid 18958,0
)
*910 (MRCItem
litem &897
pos 6
dimension 20
uid 21930,0
)
*911 (MRCItem
litem &898
pos 7
dimension 20
uid 38166,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 345,0
optionalChildren [
*912 (MRCItem
litem &883
pos 0
dimension 20
uid 346,0
)
*913 (MRCItem
litem &885
pos 1
dimension 50
uid 347,0
)
*914 (MRCItem
litem &886
pos 2
dimension 100
uid 348,0
)
*915 (MRCItem
litem &887
pos 3
dimension 100
uid 349,0
)
*916 (MRCItem
litem &888
pos 4
dimension 50
uid 350,0
)
*917 (MRCItem
litem &889
pos 5
dimension 50
uid 351,0
)
*918 (MRCItem
litem &890
pos 6
dimension 80
uid 352,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 340,0
vaOverrides [
]
)
]
)
uid 326,0
type 1
)
activeModelName "BlockDiag"
frameCount 4
)
