\doxysection{system/include/cmsis/cmsis\+\_\+armcc\+\_\+\+V6.h File Reference}
\label{cmsis__armcc___v6_8h}\index{system/include/cmsis/cmsis\_armcc\_V6.h@{system/include/cmsis/cmsis\_armcc\_V6.h}}


CMSIS Cortex-\/M Core Function/\+Instruction Header File.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CMSIS\+\_\+\+GCC\+\_\+\+OUT\+\_\+\+REG}(r)~\char`\"{}=r\char`\"{} (r)
\item 
\#define \textbf{ \+\_\+\+\_\+\+CMSIS\+\_\+\+GCC\+\_\+\+USE\+\_\+\+REG}(r)~\char`\"{}r\char`\"{} (r)
\item 
\#define \textbf{ \+\_\+\+\_\+\+NOP}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+nop
\begin{DoxyCompactList}\small\item\em No Operation. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+WFI}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfi
\begin{DoxyCompactList}\small\item\em Wait For Interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+WFE}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+wfe
\begin{DoxyCompactList}\small\item\em Wait For Event. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+SEV}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+sev
\begin{DoxyCompactList}\small\item\em Send Event. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+ISB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+isb(0xF);
\begin{DoxyCompactList}\small\item\em Instruction Synchronization Barrier. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+DSB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+dsb(0xF);
\begin{DoxyCompactList}\small\item\em Data Synchronization Barrier. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+DMB}()~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+dmb(0xF);
\begin{DoxyCompactList}\small\item\em Data Memory Barrier. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+REV}~\+\_\+\+\_\+builtin\+\_\+bswap32
\begin{DoxyCompactList}\small\item\em Reverse byte order (32 bit) \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+REV16}~\+\_\+\+\_\+builtin\+\_\+bswap16                           /$\ast$ To\+Do\+:  ARMCC\+\_\+\+V6\+: check if \+\_\+\+\_\+builtin\+\_\+bswap16 could be used $\ast$/
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPT}(\textbf{ value})~\+\_\+\+\_\+\+ASM \textbf{ volatile} (\char`\"{}bkpt \char`\"{}\#value)
\begin{DoxyCompactList}\small\item\em Breakpoint. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+CLZ}~\+\_\+\+\_\+builtin\+\_\+clz
\begin{DoxyCompactList}\small\item\em Count leading zeros. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((always\+\_\+inline)) \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \+\_\+\+\_\+enable\+\_\+irq(void)
\begin{DoxyCompactList}\small\item\em Enable IRQ Interrupts. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((always\+\_\+inline)) \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \+\_\+\+\_\+\+RBIT(uint32\+\_\+t \textbf{ value})
\begin{DoxyCompactList}\small\item\em Reverse bit order of value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ op2}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/M Core Function/\+Instruction Header File. 

\begin{DoxyVersion}{Version}
V4.\+30 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
20. October 2015 
\end{DoxyDate}
