`timescale 1ns / 1ps

module DataMemory(
    input clk,
    input MemWrite,
    input [31:0] address,
    input [31:0] write_data,
    output [31:0] read_data
);

    reg [31:0] mem [0:511];

    always @(posedge clk) begin
        if (MemWrite) begin
            mem[address[8:0]] <= write_data;
        end
    end

    assign read_data = mem[address[8:0]];

endmodule
