module lab2_two(input rst_n,input clk,input pow, output reg [7:0] out);  always@(posedge clk or negedge rst_n)          begin	if(rst_n==1'b0)       		begin out <= 8'b00000000;end 	else if(pow == 1'b0)   		begin out <= out;end	else if( (out[7:4] == 4'b0010)&&(out[3:0] == 4'b0011) )  		begin out <= 8'b00000000;end 	else if(out[3:0] == 4'b1001)       	begin	   out[3:0] <= 4'b0000;		out[7:4] <= out[7:4] + 1'b1;	end	else                     	begin		out[7:4] <= out[7:4];		out[3:0] <= out[3:0] + 1'b1;	endendendmodule