
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19210 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1275.195 ; gain = 86.902 ; free physical = 881 ; free virtual = 5288
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/cpu.v:23]
	Parameter BUS_SIZE bound to: 16 - type: integer 
	Parameter OPS_SIZE bound to: 5 - type: integer 
	Parameter ADD_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'control' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/control.v:23]
	Parameter BUS_SIZE bound to: 16 - type: integer 
	Parameter OPS_SIZE bound to: 5 - type: integer 
	Parameter ADD_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'decoder' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:23]
	Parameter BUS_SIZE bound to: 16 - type: integer 
	Parameter OPS_SIZE bound to: 5 - type: integer 
	Parameter HALT bound to: 5'b00000 
	Parameter STORE bound to: 5'b00001 
	Parameter LOAD bound to: 5'b00010 
	Parameter LOADI bound to: 5'b00011 
	Parameter ADD bound to: 5'b00100 
	Parameter ADDI bound to: 5'b00101 
	Parameter SUB bound to: 5'b00110 
	Parameter SUBI bound to: 5'b00111 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (1#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/pc.v:23]
	Parameter PC_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (2#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/adder.v:23]
	Parameter PC_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/rom.v:23]
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADD_SIZE bound to: 11 - type: integer 
	Parameter BLOCK_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom' (5#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_ext' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/signal_ext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_ext' (6#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/signal_ext.v:23]
INFO: [Synth 8-6157] synthesizing module 'selectA' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/selectA.v:23]
	Parameter RAM bound to: 2'b00 
	Parameter SE bound to: 2'b01 
	Parameter OP bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'selectA' (7#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/selectA.v:23]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/accumulator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (8#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/accumulator.v:23]
INFO: [Synth 8-6157] synthesizing module 'selectB' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/selectB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'selectB' (9#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/selectB.v:23]
INFO: [Synth 8-6157] synthesizing module 'operation' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/operation.v:23]
INFO: [Synth 8-6155] done synthesizing module 'operation' (10#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/operation.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (11#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/ram.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (12#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (13#1) [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/cpu.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.820 ; gain = 131.527 ; free physical = 890 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.820 ; gain = 131.527 ; free physical = 890 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1327.824 ; gain = 139.531 ; free physical = 889 ; free virtual = 5298
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_wr_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "o_sel_A" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "o_wr_ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "o_sel_B" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/operation.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'o_wr_pc_reg' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'o_sel_A_reg' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'o_sel_B_reg' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'o_wr_acc_reg' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'o_op_reg' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'o_wr_ram_reg' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'o_rd_ram_reg' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/decoder.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'o_2acc_reg' [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.srcs/sources_1/new/selectA.v:44]
INFO: [Synth 8-6430] The Block RAM block_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1343.840 ; gain = 155.547 ; free physical = 879 ; free virtual = 5290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module selectA 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module accumulator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module selectB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module operation 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6430] The Block RAM dataMemo/block_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dataMemo/block_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM dataMemo/block_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'programMemo/o_data_reg[4]' (FD) to 'programMemo/o_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'programMemo/o_data_reg[5]' (FD) to 'programMemo/o_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'programMemo/o_data_reg[6]' (FD) to 'programMemo/o_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'programMemo/o_data_reg[7]' (FD) to 'programMemo/o_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'programMemo/o_data_reg[8]' (FD) to 'programMemo/o_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'programMemo/o_data_reg[9]' (FD) to 'programMemo/o_data_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\programMemo/o_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controlUnit/deco/o_sel_B_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controlUnit/deco/o_wr_acc_reg )
WARNING: [Synth 8-3332] Sequential element (controlUnit/deco/o_wr_pc_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (controlUnit/deco/o_sel_B_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (controlUnit/deco/o_wr_acc_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (programMemo/o_data_reg[10]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 721 ; free virtual = 5138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | block_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/dataMemo/block_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 720 ; free virtual = 5137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | block_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dataMemo/block_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 719 ; free virtual = 5137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 718 ; free virtual = 5135
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 718 ; free virtual = 5135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 718 ; free virtual = 5135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 718 ; free virtual = 5135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 718 ; free virtual = 5135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 718 ; free virtual = 5135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     4|
|3     |LUT1     |     5|
|4     |LUT2     |    22|
|5     |LUT3     |     4|
|6     |LUT4     |    22|
|7     |LUT5     |     5|
|8     |RAMB36E1 |     1|
|9     |FDRE     |    28|
|10    |LD       |    21|
|11    |IBUF     |     3|
|12    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |   132|
|2     |  controlUnit  |control     |    38|
|3     |    deco       |decoder     |    28|
|4     |    progCtr    |pc          |    10|
|5     |  dataMemo     |ram         |     1|
|6     |  datapathUnit |datapath    |    52|
|7     |    accum      |accumulator |    16|
|8     |    selector_A |selectA     |    36|
|9     |  programMemo  |rom         |    21|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 718 ; free virtual = 5135
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.934 ; gain = 255.641 ; free physical = 721 ; free virtual = 5138
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.941 ; gain = 255.641 ; free physical = 731 ; free virtual = 5148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LD => LDCE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1548.969 ; gain = 360.773 ; free physical = 698 ; free virtual = 5115
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP3/TP3v2/TP3v2.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1572.980 ; gain = 0.000 ; free physical = 697 ; free virtual = 5114
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 20:05:05 2018...
