<profile>

<section name = "Vitis HLS Report for 'BatchNorm_4_5_6_7_11_13_1'" level="0">
<item name = "Date">Mon Oct 16 16:29:41 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_stage0_kernel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">15.00 ns, 10.950 ns, 4.05 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">446209, 446209, 6.693 ms, 6.693 ms, 446209, 446209, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212">BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4, 144, 144, 2.160 us, 2.160 us, 144, 144, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3">446208, 446208, 166, -, -, 2688, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1444, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 13, 1521, 1271, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 294, -</column>
<column name="Register">-, -, 1104, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212">BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4, 0, 10, 1178, 563, 0</column>
<column name="dadd_64ns_64ns_64_2_full_dsp_1_U47">dadd_64ns_64ns_64_2_full_dsp_1, 0, 3, 343, 708, 0</column>
<column name="dsqrt_64ns_64ns_64_8_no_dsp_1_U48">dsqrt_64ns_64ns_64_8_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fpext_32ns_64_1_no_dsp_1_U45">fpext_32ns_64_1_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fpext_32ns_64_1_no_dsp_1_U46">fpext_32ns_64_1_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_423_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln14_1_fu_797_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln14_fu_503_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln15_fu_791_p2">+, 0, 0, 14, 7, 1</column>
<column name="empty_175_fu_332_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_176_fu_337_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_177_fu_342_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_179_fu_717_p2">+, 0, 0, 20, 13, 13</column>
<column name="empty_181_fu_761_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_182_fu_766_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_327_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_mid118_fu_535_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_mid120_fu_540_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_mid122_fu_545_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_mid124_fu_550_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_180_fu_743_p2">-, 0, 0, 27, 20, 20</column>
<column name="tmp3_fu_371_p2">-, 0, 0, 20, 13, 13</column>
<column name="tmp3_mid1_fu_579_p2">-, 0, 0, 20, 13, 13</column>
<column name="and_ln13_fu_497_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_417_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln14_fu_435_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln15_fu_491_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="or_ln14_fu_509_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln13_1_fu_449_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln13_2_fu_457_p3">select, 0, 0, 61, 1, 62</column>
<column name="select_ln13_3_fu_464_p3">select, 0, 0, 61, 1, 62</column>
<column name="select_ln13_4_fu_471_p3">select, 0, 0, 61, 1, 62</column>
<column name="select_ln13_5_fu_478_p3">select, 0, 0, 61, 1, 62</column>
<column name="select_ln13_fu_441_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln14_1_fu_585_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln14_2_fu_603_p3">select, 0, 0, 61, 1, 62</column>
<column name="select_ln14_3_fu_631_p3">select, 0, 0, 61, 1, 62</column>
<column name="select_ln14_4_fu_659_p3">select, 0, 0, 61, 1, 62</column>
<column name="select_ln14_5_fu_687_p3">select, 0, 0, 61, 1, 62</column>
<column name="select_ln14_6_fu_705_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln14_7_fu_803_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln14_fu_515_p3">select, 0, 0, 7, 1, 1</column>
<column name="xor_ln13_fu_485_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">118, 24, 1, 24</column>
<column name="c_fu_116">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_226_p0">14, 3, 32, 96</column>
<column name="grp_fu_232_ce">9, 2, 1, 2</column>
<column name="grp_fu_232_p0">14, 3, 64, 192</column>
<column name="grp_fu_232_p1">14, 3, 64, 192</column>
<column name="h_fu_112">9, 2, 7, 14</column>
<column name="indvar_flatten135_fu_124">9, 2, 12, 24</column>
<column name="indvar_flatten_fu_120">9, 2, 12, 24</column>
<column name="m_axi_gmem1_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem1_RREADY">9, 2, 1, 2</column>
<column name="m_axi_gmem2_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem2_BREADY">9, 2, 1, 2</column>
<column name="m_axi_gmem2_WVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem_ARADDR">26, 5, 64, 320</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_mid2_reg_976">64, 0, 64, 0</column>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="bitcast_ln14_reg_996">32, 0, 32, 0</column>
<column name="c_fu_116">5, 0, 5, 0</column>
<column name="conv3_mid2_reg_991">64, 0, 64, 0</column>
<column name="gmem_addr_25_read_reg_971">32, 0, 32, 0</column>
<column name="gmem_addr_25_reg_938">64, 0, 64, 0</column>
<column name="gmem_addr_26_read_reg_981">32, 0, 32, 0</column>
<column name="gmem_addr_26_reg_944">64, 0, 64, 0</column>
<column name="gmem_addr_27_read_reg_986">32, 0, 32, 0</column>
<column name="gmem_addr_27_reg_950">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_966">32, 0, 32, 0</column>
<column name="gmem_addr_reg_932">64, 0, 64, 0</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start_reg">1, 0, 1, 0</column>
<column name="h_fu_112">7, 0, 7, 0</column>
<column name="indvar_flatten135_fu_124">12, 0, 12, 0</column>
<column name="indvar_flatten_fu_120">12, 0, 12, 0</column>
<column name="p_cast3_mid_reg_909">62, 0, 62, 0</column>
<column name="p_cast4_mid_reg_914">62, 0, 62, 0</column>
<column name="p_cast5_mid_reg_919">62, 0, 62, 0</column>
<column name="p_cast6_mid_reg_924">62, 0, 62, 0</column>
<column name="reg_243">64, 0, 64, 0</column>
<column name="tmp_reg_1001">64, 0, 64, 0</column>
<column name="trunc_ln16_1_reg_961">62, 0, 62, 0</column>
<column name="trunc_ln_reg_956">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, BatchNorm.4.5.6.7.11.13.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, BatchNorm.4.5.6.7.11.13.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, BatchNorm.4.5.6.7.11.13.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, BatchNorm.4.5.6.7.11.13.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, BatchNorm.4.5.6.7.11.13.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, BatchNorm.4.5.6.7.11.13.1, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="X_data">in, 64, ap_none, X_data, scalar</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="Y_data">in, 64, ap_none, Y_data, scalar</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="running_mean">in, 64, ap_none, running_mean, scalar</column>
<column name="running_var">in, 64, ap_none, running_var, scalar</column>
<column name="gamma">in, 64, ap_none, gamma, scalar</column>
<column name="beta">in, 64, ap_none, beta, scalar</column>
</table>
</item>
</section>
</profile>
