# FPGA_LAB_6
This code is an implementation of a 4-bit carry look-ahead adder. The code also will parse it into values fit for a 3-number BCD. This program takes in two 4-bit numbers, a and b, and outputs a 16-bit display value. 
