
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112127                       # Number of seconds simulated
sim_ticks                                112126537860                       # Number of ticks simulated
final_tick                               641764255170                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103285                       # Simulator instruction rate (inst/s)
host_op_rate                                   130578                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5252820                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887280                       # Number of bytes of host memory used
host_seconds                                 21345.97                       # Real time elapsed on the host
sim_insts                                  2204710776                       # Number of instructions simulated
sim_ops                                    2787310993                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     11825536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6491776                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18320384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2753408                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2753408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        92387                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        50717                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                143128                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21511                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21511                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105465987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57896874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163390258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12557                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14840                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24556256                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24556256                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24556256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105465987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57896874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187946515                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               268888581                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373327                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17408784                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1908450                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8406000                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8100232                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231470                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86282                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193015979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120260514                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373327                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10331702                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25421662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5677246                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      18632346                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11805402                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1906060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    240810625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.604140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.961629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215388963     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723251      1.13%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2136211      0.89%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294902      0.95%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1957504      0.81%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1091280      0.45%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746405      0.31%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1938716      0.81%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12533393      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    240810625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079488                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447250                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190747624                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     20937887                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25279071                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111929                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3734110                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3643452                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6528                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145217943                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51703                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3734110                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191007797                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17446698                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2365971                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25134760                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1121277                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144998589                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2738                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        428256                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560010                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8543                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202878141                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675773892                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675773892                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34427435                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32663                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16583                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603646                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13962508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       290121                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1742872                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144484481                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32661                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137172915                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76146                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20027667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41325261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          501                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    240810625                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569630                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.278036                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    182943096     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24399338     10.13%     86.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12306283      5.11%     91.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7981957      3.31%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6582175      2.73%     97.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585462      1.07%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3180588      1.32%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778206      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53520      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    240810625                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962113     75.29%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146126     11.44%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169583     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113735810     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006858      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13610775      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803392      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137172915                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.510148                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277822                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009315                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516510423                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164545533                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133364237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138450737                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       143606                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1810908                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          724                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133379                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          548                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3734110                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       16665888                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322720                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144517142                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1935                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13962508                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842945                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16581                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251250                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12523                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          724                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1136378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2201362                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134587605                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13481647                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585310                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21284410                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19211621                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802763                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.500533                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133366067                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133364237                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79206529                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213478494                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.495983                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371028                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22061846                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1929535                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237076515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.516569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368308                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187349282     79.02%     79.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23295900      9.83%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10799751      4.56%     93.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816229      2.03%     95.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3649217      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1541789      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1538024      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1102267      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2984056      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237076515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2984056                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           378620668                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292790607                       # The number of ROB writes
system.switch_cpus0.timesIdled                2853371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28077956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.688886                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.688886                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371901                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371901                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608438348                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183759905                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137867603                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               268888581                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20962678                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17137148                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2041620                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8576319                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8225872                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2148702                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92247                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201839708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117763826                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20962678                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10374574                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24530916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5667231                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8344441                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12365481                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2043184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    238306618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.946021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       213775702     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1178168      0.49%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1793665      0.75%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2455547      1.03%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2518568      1.06%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2108225      0.88%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1199198      0.50%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1761533      0.74%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11516012      4.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    238306618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077960                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437965                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199512153                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10691828                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24463460                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47852                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3591316                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3461224                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144276356                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3591316                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200078548                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1896642                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7362231                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23956137                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1421735                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144189170                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2409                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        329816                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       562124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1936                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200376000                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    671055464                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    671055464                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173152631                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27223369                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39715                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22812                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4122895                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13686778                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7507281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132625                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1637539                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143992412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39697                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136563191                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26313                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16407187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38960794                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5889                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    238306618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.573057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263341                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180558941     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23542620      9.88%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12176846      5.11%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9177230      3.85%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7130309      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2863415      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1820375      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       920428      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       116454      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    238306618                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          24254     10.05%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         89127     36.92%     46.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       128029     53.03%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114414297     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2118190      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16903      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12563414      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7450387      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136563191                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.507880                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             241410                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001768                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    511700723                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160439655                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134509310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136804601                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       319780                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2260857                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183834                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3591316                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1614025                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135774                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144032109                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13686778                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7507281                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22793                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96282                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1187937                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1162410                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2350347                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134702109                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11845494                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1861082                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19294318                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19042338                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7448824                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.500959                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134509495                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134509310                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77429771                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207406352                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.500242                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373324                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101406128                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124632118                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19401139                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33808                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2075077                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    234715302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530993                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379963                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    183761069     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25125462     10.70%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9547182      4.07%     93.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4605788      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3813241      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2279473      0.97%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1932913      0.82%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       854271      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2795903      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    234715302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101406128                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124632118                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18749368                       # Number of memory references committed
system.switch_cpus1.commit.loads             11425921                       # Number of loads committed
system.switch_cpus1.commit.membars              16904                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17875178                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112338876                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2542984                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2795903                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           375952656                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291658039                       # The number of ROB writes
system.switch_cpus1.timesIdled                3154715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               30581963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101406128                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124632118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101406128                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.651601                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.651601                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377131                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377131                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607094850                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186641933                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134283630                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33808                       # number of misc regfile writes
system.l20.replacements                         95217                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            8981                       # Total number of references to valid blocks.
system.l20.sampled_refs                         95473                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.094068                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.239334                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.032193                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   247.350251                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.378221                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032185                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000126                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.966212                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.001477                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3774                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3774                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8002                       # number of Writeback hits
system.l20.Writeback_hits::total                 8002                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3774                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3774                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3774                       # number of overall hits
system.l20.overall_hits::total                   3774                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        92387                       # number of ReadReq misses
system.l20.ReadReq_misses::total                92398                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        92387                       # number of demand (read+write) misses
system.l20.demand_misses::total                 92398                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        92387                       # number of overall misses
system.l20.overall_misses::total                92398                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1874542                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  19585882537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    19587757079                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1874542                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  19585882537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     19587757079                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1874542                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  19585882537                       # number of overall miss cycles
system.l20.overall_miss_latency::total    19587757079                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96161                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96172                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8002                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8002                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96161                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96172                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96161                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96172                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.960753                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.960758                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.960753                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.960758                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.960753                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.960758                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211998.252319                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211993.301576                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211998.252319                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211993.301576                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211998.252319                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211993.301576                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7074                       # number of writebacks
system.l20.writebacks::total                     7074                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        92387                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           92398                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        92387                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            92398                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        92387                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           92398                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14048050746                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14049266376                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14048050746                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14049266376                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14048050746                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14049266376                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.960753                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.960758                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.960753                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.960758                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.960753                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.960758                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152056.574475                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152051.628563                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152056.574475                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152051.628563                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152056.574475                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152051.628563                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         58328                       # number of replacements
system.l21.tagsinuse                       255.999066                       # Cycle average of tags in use
system.l21.total_refs                           11012                       # Total number of references to valid blocks.
system.l21.sampled_refs                         58584                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.187969                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           31.485835                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.050589                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   223.918928                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.543714                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.122992                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.874683                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.002124                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2657                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2657                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15911                       # number of Writeback hits
system.l21.Writeback_hits::total                15911                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2657                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2657                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2657                       # number of overall hits
system.l21.overall_hits::total                   2657                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        50715                       # number of ReadReq misses
system.l21.ReadReq_misses::total                50728                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        50717                       # number of demand (read+write) misses
system.l21.demand_misses::total                 50730                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        50717                       # number of overall misses
system.l21.overall_misses::total                50730                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2505139                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  10355254920                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    10357760059                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       392785                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       392785                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2505139                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  10355647705                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     10358152844                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2505139                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  10355647705                       # number of overall miss cycles
system.l21.overall_miss_latency::total    10358152844                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53372                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53385                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15911                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15911                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53374                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53387                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53374                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53387                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.950217                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.950229                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.950219                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.950231                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.950219                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.950231                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       192703                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204185.249335                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204182.306793                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 196392.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 196392.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       192703                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204184.942031                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204181.999685                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       192703                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204184.942031                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204181.999685                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               14437                       # number of writebacks
system.l21.writebacks::total                    14437                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        50715                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           50728                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        50717                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            50730                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        50717                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           50730                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1724376                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7303087467                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7304811843                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       272800                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       272800                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1724376                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7303360267                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7305084643                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1724376                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7303360267                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7305084643                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.950217                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.950229                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.950219                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.950231                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.950219                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.950231                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132644.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144002.513398                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143999.602645                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       136400                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       136400                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132644.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144002.213597                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143999.303036                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132644.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144002.213597                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143999.303036                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.992977                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011813041                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846374.162409                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.992977                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017617                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.878194                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11805391                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11805391                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11805391                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11805391                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11805391                       # number of overall hits
system.cpu0.icache.overall_hits::total       11805391                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2081342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2081342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11805402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11805402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11805402                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11805402                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11805402                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11805402                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96161                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190968138                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96417                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1980.647998                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.615365                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.384635                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916466                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083534                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10383934                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10383934                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16409                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16409                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18061156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18061156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18061156                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18061156                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402553                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402553                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402643                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402643                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402643                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402643                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  85717426135                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  85717426135                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9252608                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9252608                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  85726678743                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  85726678743                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  85726678743                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  85726678743                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10786487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10786487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18463799                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18463799                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18463799                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18463799                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037320                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037320                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021807                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021807                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 212934.510822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 212934.510822                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102806.755556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102806.755556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 212909.894728                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 212909.894728                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 212909.894728                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 212909.894728                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8002                       # number of writebacks
system.cpu0.dcache.writebacks::total             8002                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306392                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306392                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306482                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306482                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306482                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306482                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96161                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96161                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  20602191554                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  20602191554                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  20602191554                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20602191554                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  20602191554                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20602191554                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005208                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005208                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005208                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005208                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214246.852196                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 214246.852196                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 214246.852196                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 214246.852196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 214246.852196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 214246.852196                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997272                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015677729                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2060198.233266                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997272                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12365462                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12365462                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12365462                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12365462                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12365462                       # number of overall hits
system.cpu1.icache.overall_hits::total       12365462                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3707653                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3707653                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3707653                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3707653                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3707653                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3707653                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12365481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12365481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12365481                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12365481                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12365481                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12365481                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 195139.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 195139.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 195139.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 195139.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 195139.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 195139.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2613039                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2613039                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2613039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2613039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2613039                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2613039                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       201003                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       201003                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       201003                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       201003                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       201003                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       201003                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53374                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172571276                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53630                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3217.812344                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.249222                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.750778                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911130                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088870                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8692406                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8692406                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7285784                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7285784                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16904                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16904                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15978190                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15978190                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15978190                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15978190                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       150790                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       150790                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2835                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2835                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153625                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153625                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153625                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153625                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  33056023348                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  33056023348                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    505000093                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    505000093                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  33561023441                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33561023441                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  33561023441                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33561023441                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8843196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8843196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7288619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7288619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16131815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16131815                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16131815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16131815                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017052                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017052                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000389                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000389                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009523                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009523                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009523                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009523                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 219218.935924                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 219218.935924                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 178130.544268                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178130.544268                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 218460.689608                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 218460.689608                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 218460.689608                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 218460.689608                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       618014                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 154503.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15911                       # number of writebacks
system.cpu1.dcache.writebacks::total            15911                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97418                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97418                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2833                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2833                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100251                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100251                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100251                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53372                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53372                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53374                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10974361381                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10974361381                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       409385                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       409385                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10974770766                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10974770766                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10974770766                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10974770766                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006035                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006035                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003309                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003309                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003309                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003309                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 205620.201248                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 205620.201248                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 204692.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 204692.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 205620.166486                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 205620.166486                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 205620.166486                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 205620.166486                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
