module part1(LW,HEX0,HEX1);
	
	input logic [3:0] LW;
	logic entrada;
	
	entrada = LW[3:0];
	
	if(entrada < 10)begin
		always *@
		
		case (entrada) 
			1: begin
				HEX0 = 7'b0000110;
			end
		endcase
	end

endmodule
