[*]
[*] GTKWave Analyzer v3.3.89 (w)1999-2018 BSI
[*] Sun Apr 29 03:26:35 2018
[*]
[dumpfile] "/home/phung/Documents/Grive/Personal/Digital/UART/UART/UART/bench/UART_BMC.vcd"
[dumpfile_mtime] "Sun Apr 29 03:24:57 2018"
[dumpfile_size] 167814
[savefile] "/home/phung/Documents/Grive/Personal/Digital/UART/UART/UART/bench/UART_BMC.gtkw"
[timestart] 0
[size] 1920 995
[pos] 387 97
*-7.332748 1130 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] test_UART.
[treeopen] test_UART.uart.
[treeopen] test_UART.uart.rx.
[treeopen] test_UART.uart.rx.rx.
[treeopen] test_UART.uart.tx.
[sst_width] 51
[signals_width] 386
[sst_expanded] 0
[sst_vpaned_height] 309
@28
smt_clock
@24
smt_step
@28
test_UART.reset
test_UART.uart.tx.baud_clk
test_UART.enable
test_UART.had_been_enabled
test_UART.tx_in_progress
test_UART.tx_shift_reg_contains_data_bits
test_UART.Tx_shift_reg_assertion[7:0]
@25
test_UART.cnt[7:0]
@24
test_UART.stop_bit_location[3:0]
@28
test_UART.i_data[7:0]
test_UART.uart.tx.tx.shift_reg[10:0]
test_UART.uart.tx.parity_bit
test_UART.o_busy
test_UART.serial_out
test_UART.serial_in
test_UART.uart.rx.sync.serial_in_reg
test_UART.uart.rx.sync.serial_in_reg2
test_UART.uart.rx.rx.dsb.serial_in_synced
@22
test_UART.state[3:0]
@29
test_UART.data_is_valid
@28
test_UART.received_data[7:0]
test_UART.rx_error
test_UART.uart.rx.rx.dsb.previously_idle
test_UART.uart.rx.rx.dsb.start_detected
test_UART.first_clock_passed
test_UART.uart.rx.cp.is_parity_stage
test_UART.uart.rx.cp.parity_bit
test_UART.uart.rx.cp.parity_value
test_UART.uart.rx.rx.ssg.sampling_strobe
[pattern_trace] 1
[pattern_trace] 0
