

================================================================
== Vitis HLS Report for 'fir_Pipeline_Time_delay_loop'
================================================================
* Date:           Sun Apr  2 17:55:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q5
* Solution:       reshape (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Time_delay_loop  |      129|      129|         3|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   9602|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|    2077|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2077|   9656|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln27_fu_84_p2     |         +|   0|  0|    15|           8|           2|
    |and_ln29_fu_150_p2    |       and|   0|  0|  1024|        1024|        1024|
    |lshr_ln29_fu_117_p2   |      lshr|   0|  0|  2171|        1024|        1024|
    |or_ln29_fu_166_p2     |        or|   0|  0|  1024|        1024|        1024|
    |shl_ln29_2_fu_160_p2  |       shl|   0|  0|  2171|        1024|        1024|
    |shl_ln29_fu_138_p2    |       shl|   0|  0|  2171|           8|        1024|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    |xor_ln29_fu_144_p2    |       xor|   0|  0|  1024|        1024|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  9602|        5137|        5126|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_done_int              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|     8|         16|
    |ap_sig_allocacmp_p_load  |   9|          2|  1024|       2048|
    |empty_fu_46              |   9|          2|  1024|       2048|
    |i_fu_42                  |   9|          2|     8|         16|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  54|         12|  2066|       4132|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------+------+----+------+-----------+
    |               Name               |  FF  | LUT| Bits | Const Bits|
    +----------------------------------+------+----+------+-----------+
    |add_ln27_reg_199                  |     8|   0|     8|          0|
    |ap_CS_fsm                         |     1|   0|     1|          0|
    |ap_done_reg                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |     1|   0|     1|          0|
    |empty_fu_46                       |  1024|   0|  1024|          0|
    |i_fu_42                           |     8|   0|     8|          0|
    |or_ln29_reg_209                   |  1024|   0|  1024|          0|
    |tmp_reg_195                       |     1|   0|     1|          0|
    |trunc_ln29_2_reg_204              |     7|   0|     7|          0|
    +----------------------------------+------+----+------+-----------+
    |Total                             |  2077|   0|  2077|          0|
    +----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |         Source Object        |    C Type    |
+----------------------------+-----+------+------------+------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|fir_int_int_shift_reg_load  |   in|  1024|     ap_none|    fir_int_int_shift_reg_load|        scalar|
|p_out                       |  out|  1024|      ap_vld|                         p_out|       pointer|
|p_out_ap_vld                |  out|     1|      ap_vld|                         p_out|       pointer|
+----------------------------+-----+------+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fir_int_int_shift_reg_load_read = read i1024 @_ssdm_op_Read.ap_auto.i1024, i1024 %fir_int_int_shift_reg_load"   --->   Operation 8 'read' 'fir_int_int_shift_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i1024 %fir_int_int_shift_reg_load_read, i1024 %empty"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 127, i8 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [fir128_Q5/fir.cpp:29]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir128_Q5/fir.cpp:27]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 15 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp, void %for.inc.split, void %for.end.exitStub" [fir128_Q5/fir.cpp:27]   --->   Operation 16 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln27 = add i8 %i_1, i8 255" [fir128_Q5/fir.cpp:27]   --->   Operation 17 'add' 'add_ln27' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i8 %i_1" [fir128_Q5/fir.cpp:29]   --->   Operation 18 'trunc' 'trunc_ln29_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln27 = store i8 %add_ln27, i8 %i" [fir128_Q5/fir.cpp:27]   --->   Operation 19 'store' 'store_ln27' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_load = load i1024 %empty" [fir128_Q5/fir.cpp:29]   --->   Operation 20 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%trunc_ln29 = trunc i8 %add_ln27" [fir128_Q5/fir.cpp:29]   --->   Operation 21 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln29, i3 0" [fir128_Q5/fir.cpp:29]   --->   Operation 22 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%zext_ln29 = zext i10 %tmp_1" [fir128_Q5/fir.cpp:29]   --->   Operation 23 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%lshr_ln29 = lshr i1024 %p_load, i1024 %zext_ln29" [fir128_Q5/fir.cpp:29]   --->   Operation 24 'lshr' 'lshr_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%trunc_ln29_1 = trunc i1024 %lshr_ln29" [fir128_Q5/fir.cpp:29]   --->   Operation 25 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln29_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln29_2, i3 0" [fir128_Q5/fir.cpp:29]   --->   Operation 26 'bitconcatenate' 'shl_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i10 %shl_ln29_1" [fir128_Q5/fir.cpp:29]   --->   Operation 27 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%shl_ln29 = shl i1024 255, i1024 %zext_ln29_1" [fir128_Q5/fir.cpp:29]   --->   Operation 28 'shl' 'shl_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%xor_ln29 = xor i1024 %shl_ln29, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [fir128_Q5/fir.cpp:29]   --->   Operation 29 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%and_ln29 = and i1024 %p_load, i1024 %xor_ln29" [fir128_Q5/fir.cpp:29]   --->   Operation 30 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%zext_ln29_2 = zext i8 %trunc_ln29_1" [fir128_Q5/fir.cpp:29]   --->   Operation 31 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%shl_ln29_2 = shl i1024 %zext_ln29_2, i1024 %zext_ln29_1" [fir128_Q5/fir.cpp:29]   --->   Operation 32 'shl' 'shl_ln29_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (5.94ns) (out node of the LUT)   --->   "%or_ln29 = or i1024 %and_ln29, i1024 %shl_ln29_2" [fir128_Q5/fir.cpp:29]   --->   Operation 33 'or' 'or_ln29' <Predicate = true> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_load3 = load i1024 %empty"   --->   Operation 37 'load' 'p_load3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1024P0A, i1024 %p_out, i1024 %p_load3"   --->   Operation 38 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fir128_Q5/fir.cpp:25]   --->   Operation 34 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln27 = store i1024 %or_ln29, i1024 %empty" [fir128_Q5/fir.cpp:27]   --->   Operation 35 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [fir128_Q5/fir.cpp:27]   --->   Operation 36 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fir_int_int_shift_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                               (alloca           ) [ 0100]
empty                           (alloca           ) [ 0111]
fir_int_int_shift_reg_load_read (read             ) [ 0000]
store_ln0                       (store            ) [ 0000]
store_ln0                       (store            ) [ 0000]
br_ln0                          (br               ) [ 0000]
i_1                             (load             ) [ 0000]
specpipeline_ln0                (specpipeline     ) [ 0000]
tmp                             (bitselect        ) [ 0110]
empty_10                        (speclooptripcount) [ 0000]
br_ln27                         (br               ) [ 0000]
add_ln27                        (add              ) [ 0110]
trunc_ln29_2                    (trunc            ) [ 0110]
store_ln27                      (store            ) [ 0000]
p_load                          (load             ) [ 0000]
trunc_ln29                      (trunc            ) [ 0000]
tmp_1                           (bitconcatenate   ) [ 0000]
zext_ln29                       (zext             ) [ 0000]
lshr_ln29                       (lshr             ) [ 0000]
trunc_ln29_1                    (trunc            ) [ 0000]
shl_ln29_1                      (bitconcatenate   ) [ 0000]
zext_ln29_1                     (zext             ) [ 0000]
shl_ln29                        (shl              ) [ 0000]
xor_ln29                        (xor              ) [ 0000]
and_ln29                        (and              ) [ 0000]
zext_ln29_2                     (zext             ) [ 0000]
shl_ln29_2                      (shl              ) [ 0000]
or_ln29                         (or               ) [ 0101]
specloopname_ln25               (specloopname     ) [ 0000]
store_ln27                      (store            ) [ 0000]
br_ln27                         (br               ) [ 0000]
p_load3                         (load             ) [ 0000]
write_ln0                       (write            ) [ 0000]
ret_ln0                         (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fir_int_int_shift_reg_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_shift_reg_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1024"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="empty_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="fir_int_int_shift_reg_load_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1024" slack="0"/>
<pin id="52" dir="0" index="1" bw="1024" slack="0"/>
<pin id="53" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fir_int_int_shift_reg_load_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="1024" slack="0"/>
<pin id="59" dir="0" index="2" bw="1024" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1024" slack="0"/>
<pin id="65" dir="0" index="1" bw="1024" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_1_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln27_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln29_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln27_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1024" slack="1"/>
<pin id="101" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln29_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="1"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="7" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln29_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="lshr_ln29_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1024" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln29/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln29_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1024" slack="0"/>
<pin id="125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="shl_ln29_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="1"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln29_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shl_ln29_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln29/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="xor_ln29_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1024" slack="0"/>
<pin id="146" dir="0" index="1" bw="1024" slack="0"/>
<pin id="147" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="and_ln29_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1024" slack="0"/>
<pin id="152" dir="0" index="1" bw="1024" slack="0"/>
<pin id="153" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln29_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln29_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln29_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln29_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1024" slack="0"/>
<pin id="168" dir="0" index="1" bw="1024" slack="0"/>
<pin id="169" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln27_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1024" slack="1"/>
<pin id="174" dir="0" index="1" bw="1024" slack="2"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_load3_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1024" slack="1"/>
<pin id="178" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load3/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="187" class="1005" name="empty_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1024" slack="0"/>
<pin id="189" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="199" class="1005" name="add_ln27_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="204" class="1005" name="trunc_ln29_2_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="1"/>
<pin id="206" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29_2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="or_ln29_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1024" slack="1"/>
<pin id="211" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="or_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="50" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="73" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="73" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="73" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="84" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="99" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="99" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="123" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="134" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="150" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="183"><net_src comp="42" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="190"><net_src comp="46" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="198"><net_src comp="76" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="84" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="207"><net_src comp="90" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="212"><net_src comp="166" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: fir_Pipeline_Time_delay_loop : fir_int_int_shift_reg_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		tmp : 2
		br_ln27 : 3
		add_ln27 : 2
		trunc_ln29_2 : 2
		store_ln27 : 3
	State 2
		tmp_1 : 1
		zext_ln29 : 2
		lshr_ln29 : 3
		trunc_ln29_1 : 4
		zext_ln29_1 : 1
		shl_ln29 : 2
		xor_ln29 : 3
		and_ln29 : 3
		zext_ln29_2 : 5
		shl_ln29_2 : 6
		or_ln29 : 7
		write_ln0 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   lshr   |              lshr_ln29_fu_117              |    0    |   2171  |
|----------|--------------------------------------------|---------|---------|
|    xor   |               xor_ln29_fu_144              |    0    |   1024  |
|----------|--------------------------------------------|---------|---------|
|    and   |               and_ln29_fu_150              |    0    |   1024  |
|----------|--------------------------------------------|---------|---------|
|    or    |               or_ln29_fu_166               |    0    |   1024  |
|----------|--------------------------------------------|---------|---------|
|    shl   |               shl_ln29_fu_138              |    0    |    21   |
|          |              shl_ln29_2_fu_160             |    0    |    21   |
|----------|--------------------------------------------|---------|---------|
|    add   |               add_ln27_fu_84               |    0    |    15   |
|----------|--------------------------------------------|---------|---------|
|   read   | fir_int_int_shift_reg_load_read_read_fu_50 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |            write_ln0_write_fu_56           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
| bitselect|                  tmp_fu_76                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |             trunc_ln29_2_fu_90             |    0    |    0    |
|   trunc  |              trunc_ln29_fu_102             |    0    |    0    |
|          |             trunc_ln29_1_fu_123            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|bitconcatenate|                tmp_1_fu_105                |    0    |    0    |
|          |              shl_ln29_1_fu_127             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              zext_ln29_fu_113              |    0    |    0    |
|   zext   |             zext_ln29_1_fu_134             |    0    |    0    |
|          |             zext_ln29_2_fu_156             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   5300  |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln27_reg_199  |    8   |
|    empty_reg_187   |  1024  |
|      i_reg_180     |    8   |
|   or_ln29_reg_209  |  1024  |
|     tmp_reg_195    |    1   |
|trunc_ln29_2_reg_204|    7   |
+--------------------+--------+
|        Total       |  2072  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  5300  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  2072  |    -   |
+-----------+--------+--------+
|   Total   |  2072  |  5300  |
+-----------+--------+--------+
