// Seed: 2494142519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  generate
    assign id_4 = id_2;
  endgenerate
  assign module_1.type_18 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd36,
    parameter id_15 = 32'd11
) (
    input uwire id_0,
    inout uwire id_1,
    output tri id_2,
    input tri id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8
    , id_11,
    output wor id_9
);
  uwire id_12 = 1;
  wire  id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
  defparam id_14.id_15 = 1'd0 == 1;
endmodule
