<!doctype html><html lang=en dir=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>SPI | Rishav's Digital Garden</title>
<meta name=keywords content="Platform/Protocol"><meta name=description content="SPI (Serial Peripheral Interface)
Overview

Synchronous, full-duplex serial bus.
Master-slave architecture (1 master, multiple slaves).
Uses 4 wires:

SCLK (clock), MOSI (Master Out Slave In), MISO (Master In Slave Out), SS/CS (Slave Select).



Physical Layer

Push-pull outputs (faster than open-drain).
Each slave requires a dedicated SS line.

Data Frame Structure

No start/stop bits – continuous stream synchronized to SCLK.
Data sampled on clock edges defined by CPOL (clock polarity) and CPHA (clock phase):

Mode 0: CPOL=0 (idle low), CPHA=0 (sample on rising edge).
Mode 3: CPOL=1 (idle high), CPHA=1 (sample on falling edge).



SCLK | MOSI (Data from Master) | MISO (Data from Slave) | CS (Active Low)
Key Features

Full-duplex communication (simultaneous MOSI/MISO).
No addressing – slaves selected via SS lines.
Speeds: Up to 100+ Mbps (depends on hardware).

Pros & Cons

  
      
          Pros
          Cons
      
  
  
      
          High-speed communication
          High pin count (n+3 for n slaves)
      
      
          Simple protocol, flexible modes
          No built-in error detection
      
      
          Full-duplex support
          No multi-master support
      
  

Use Cases

High-speed sensors (e.g., IMUs).
Display controllers (OLED, TFT).
SD cards, NOR flash memory.


Comparison Table

  
      
          Feature
          UART
          I2C
          SPI
      
  
  
      
          Clock
          None (async)
          Shared (SCL)
          Shared (SCLK)
      
      
          Duplex
          Full-duplex
          Half-duplex
          Full-duplex
      
      
          Topology
          Point-to-point
          Multi-device
          Master-slave
      
      
          Speed
          Low (≤115kbps)
          Moderate (≤3.4Mbps)
          High (≥10Mbps)
      
      
          Addressing
          None
          7/10-bit
          Hardware (SS lines)
      
      
          Pins
          2 (TX/RX)
          2 (SCL/SDA)
          4 + n (SS per slave)
      
      
          Error Handling
          Parity bit
          ACK/NACK
          None
      
  
"><meta name=author content><link rel=canonical href=https://blog.rishavs.in/posts/spi/><link crossorigin=anonymous href=/assets/css/stylesheet.2211ca3164be7830024f6aad2b3a2e520843a64f8f048445c3401c1249aa051d.css integrity="sha256-IhHKMWS+eDACT2qtKzouUghDpk+PBIRFw0AcEkmqBR0=" rel="preload stylesheet" as=style><link rel=icon href=https://blog.rishavs.in/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://blog.rishavs.in/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://blog.rishavs.in/favicon-32x32.png><link rel=apple-touch-icon href=https://blog.rishavs.in/apple-touch-icon.png><link rel=mask-icon href=https://blog.rishavs.in/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=en href=https://blog.rishavs.in/posts/spi/><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--code-block-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><meta property="og:url" content="https://blog.rishavs.in/posts/spi/"><meta property="og:site_name" content="Rishav's Digital Garden"><meta property="og:title" content="SPI"><meta property="og:description" content="SPI (Serial Peripheral Interface) Overview Synchronous, full-duplex serial bus. Master-slave architecture (1 master, multiple slaves). Uses 4 wires: SCLK (clock), MOSI (Master Out Slave In), MISO (Master In Slave Out), SS/CS (Slave Select). Physical Layer Push-pull outputs (faster than open-drain). Each slave requires a dedicated SS line. Data Frame Structure No start/stop bits – continuous stream synchronized to SCLK. Data sampled on clock edges defined by CPOL (clock polarity) and CPHA (clock phase): Mode 0: CPOL=0 (idle low), CPHA=0 (sample on rising edge). Mode 3: CPOL=1 (idle high), CPHA=1 (sample on falling edge). SCLK | MOSI (Data from Master) | MISO (Data from Slave) | CS (Active Low) Key Features Full-duplex communication (simultaneous MOSI/MISO). No addressing – slaves selected via SS lines. Speeds: Up to 100+ Mbps (depends on hardware). Pros & Cons Pros Cons High-speed communication High pin count (n+3 for n slaves) Simple protocol, flexible modes No built-in error detection Full-duplex support No multi-master support Use Cases High-speed sensors (e.g., IMUs). Display controllers (OLED, TFT). SD cards, NOR flash memory. Comparison Table Feature UART I2C SPI Clock None (async) Shared (SCL) Shared (SCLK) Duplex Full-duplex Half-duplex Full-duplex Topology Point-to-point Multi-device Master-slave Speed Low (≤115kbps) Moderate (≤3.4Mbps) High (≥10Mbps) Addressing None 7/10-bit Hardware (SS lines) Pins 2 (TX/RX) 2 (SCL/SDA) 4 + n (SS per slave) Error Handling Parity bit ACK/NACK None "><meta property="og:locale" content="en-us"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2025-02-05T23:06:00+00:00"><meta property="article:modified_time" content="2025-02-05T23:06:00+00:00"><meta property="article:tag" content="Platform/Protocol"><meta name=twitter:card content="summary"><meta name=twitter:title content="SPI"><meta name=twitter:description content="SPI (Serial Peripheral Interface)
Overview

Synchronous, full-duplex serial bus.
Master-slave architecture (1 master, multiple slaves).
Uses 4 wires:

SCLK (clock), MOSI (Master Out Slave In), MISO (Master In Slave Out), SS/CS (Slave Select).



Physical Layer

Push-pull outputs (faster than open-drain).
Each slave requires a dedicated SS line.

Data Frame Structure

No start/stop bits – continuous stream synchronized to SCLK.
Data sampled on clock edges defined by CPOL (clock polarity) and CPHA (clock phase):

Mode 0: CPOL=0 (idle low), CPHA=0 (sample on rising edge).
Mode 3: CPOL=1 (idle high), CPHA=1 (sample on falling edge).



SCLK | MOSI (Data from Master) | MISO (Data from Slave) | CS (Active Low)
Key Features

Full-duplex communication (simultaneous MOSI/MISO).
No addressing – slaves selected via SS lines.
Speeds: Up to 100+ Mbps (depends on hardware).

Pros & Cons

  
      
          Pros
          Cons
      
  
  
      
          High-speed communication
          High pin count (n+3 for n slaves)
      
      
          Simple protocol, flexible modes
          No built-in error detection
      
      
          Full-duplex support
          No multi-master support
      
  

Use Cases

High-speed sensors (e.g., IMUs).
Display controllers (OLED, TFT).
SD cards, NOR flash memory.


Comparison Table

  
      
          Feature
          UART
          I2C
          SPI
      
  
  
      
          Clock
          None (async)
          Shared (SCL)
          Shared (SCLK)
      
      
          Duplex
          Full-duplex
          Half-duplex
          Full-duplex
      
      
          Topology
          Point-to-point
          Multi-device
          Master-slave
      
      
          Speed
          Low (≤115kbps)
          Moderate (≤3.4Mbps)
          High (≥10Mbps)
      
      
          Addressing
          None
          7/10-bit
          Hardware (SS lines)
      
      
          Pins
          2 (TX/RX)
          2 (SCL/SDA)
          4 + n (SS per slave)
      
      
          Error Handling
          Parity bit
          ACK/NACK
          None
      
  
"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Posts","item":"https://blog.rishavs.in/posts/"},{"@type":"ListItem","position":2,"name":"SPI","item":"https://blog.rishavs.in/posts/spi/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"SPI","name":"SPI","description":"SPI (Serial Peripheral Interface) Overview Synchronous, full-duplex serial bus. Master-slave architecture (1 master, multiple slaves). Uses 4 wires: SCLK (clock), MOSI (Master Out Slave In), MISO (Master In Slave Out), SS/CS (Slave Select). Physical Layer Push-pull outputs (faster than open-drain). Each slave requires a dedicated SS line. Data Frame Structure No start/stop bits – continuous stream synchronized to SCLK. Data sampled on clock edges defined by CPOL (clock polarity) and CPHA (clock phase): Mode 0: CPOL=0 (idle low), CPHA=0 (sample on rising edge). Mode 3: CPOL=1 (idle high), CPHA=1 (sample on falling edge). SCLK | MOSI (Data from Master) | MISO (Data from Slave) | CS (Active Low) Key Features Full-duplex communication (simultaneous MOSI/MISO). No addressing – slaves selected via SS lines. Speeds: Up to 100+ Mbps (depends on hardware). Pros \u0026amp; Cons Pros Cons High-speed communication High pin count (n+3 for n slaves) Simple protocol, flexible modes No built-in error detection Full-duplex support No multi-master support Use Cases High-speed sensors (e.g., IMUs). Display controllers (OLED, TFT). SD cards, NOR flash memory. Comparison Table Feature UART I2C SPI Clock None (async) Shared (SCL) Shared (SCLK) Duplex Full-duplex Half-duplex Full-duplex Topology Point-to-point Multi-device Master-slave Speed Low (≤115kbps) Moderate (≤3.4Mbps) High (≥10Mbps) Addressing None 7/10-bit Hardware (SS lines) Pins 2 (TX/RX) 2 (SCL/SDA) 4 + n (SS per slave) Error Handling Parity bit ACK/NACK None ","keywords":["Platform/Protocol"],"articleBody":"SPI (Serial Peripheral Interface) Overview Synchronous, full-duplex serial bus. Master-slave architecture (1 master, multiple slaves). Uses 4 wires: SCLK (clock), MOSI (Master Out Slave In), MISO (Master In Slave Out), SS/CS (Slave Select). Physical Layer Push-pull outputs (faster than open-drain). Each slave requires a dedicated SS line. Data Frame Structure No start/stop bits – continuous stream synchronized to SCLK. Data sampled on clock edges defined by CPOL (clock polarity) and CPHA (clock phase): Mode 0: CPOL=0 (idle low), CPHA=0 (sample on rising edge). Mode 3: CPOL=1 (idle high), CPHA=1 (sample on falling edge). SCLK | MOSI (Data from Master) | MISO (Data from Slave) | CS (Active Low) Key Features Full-duplex communication (simultaneous MOSI/MISO). No addressing – slaves selected via SS lines. Speeds: Up to 100+ Mbps (depends on hardware). Pros \u0026 Cons Pros Cons High-speed communication High pin count (n+3 for n slaves) Simple protocol, flexible modes No built-in error detection Full-duplex support No multi-master support Use Cases High-speed sensors (e.g., IMUs). Display controllers (OLED, TFT). SD cards, NOR flash memory. Comparison Table Feature UART I2C SPI Clock None (async) Shared (SCL) Shared (SCLK) Duplex Full-duplex Half-duplex Full-duplex Topology Point-to-point Multi-device Master-slave Speed Low (≤115kbps) Moderate (≤3.4Mbps) High (≥10Mbps) Addressing None 7/10-bit Hardware (SS lines) Pins 2 (TX/RX) 2 (SCL/SDA) 4 + n (SS per slave) Error Handling Parity bit ACK/NACK None ","wordCount":"223","inLanguage":"en","datePublished":"2025-02-05T23:06:00Z","dateModified":"2025-02-05T23:06:00Z","mainEntityOfPage":{"@type":"WebPage","@id":"https://blog.rishavs.in/posts/spi/"},"publisher":{"@type":"Organization","name":"Rishav's Digital Garden","logo":{"@type":"ImageObject","url":"https://blog.rishavs.in/favicon.ico"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add("dark"):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove("dark"):window.matchMedia("(prefers-color-scheme: dark)").matches&&document.body.classList.add("dark")</script><header class=header><nav class=nav><div class=logo><a href=https://blog.rishavs.in/ accesskey=h title="Rishav's Digital Garden (Alt + H)">Rishav's Digital Garden</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)" aria-label="Toggle theme"><svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://blog.rishavs.in/archives title=Archive><span>Archive</span></a></li><li><a href=https://blog.rishavs.in/search/ title="Search (Alt + /)" accesskey=/><span>Search</span></a></li><li><a href=https://blog.rishavs.in/tags/ title=Tags><span>Tags</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><h1 class="post-title entry-hint-parent">SPI</h1><div class=post-meta><span title='2025-02-05 23:06:00 +0000 UTC'>February 5, 2025</span>&nbsp;·&nbsp;2 min</div></header><div class=post-content><h2 id=spi-serial-peripheral-interface>SPI (Serial Peripheral Interface)<a hidden class=anchor aria-hidden=true href=#spi-serial-peripheral-interface>#</a></h2><h3 id=overview>Overview<a hidden class=anchor aria-hidden=true href=#overview>#</a></h3><ul><li><strong>Synchronous</strong>, <strong>full-duplex</strong> serial bus.</li><li><strong>Master-slave</strong> architecture (1 master, multiple slaves).</li><li>Uses <strong>4 wires</strong>:<ul><li><strong>SCLK</strong> (clock), <strong>MOSI</strong> (Master Out Slave In), <strong>MISO</strong> (Master In Slave Out), <strong>SS/CS</strong> (Slave Select).</li></ul></li></ul><h3 id=physical-layer>Physical Layer<a hidden class=anchor aria-hidden=true href=#physical-layer>#</a></h3><ul><li><strong>Push-pull outputs</strong> (faster than open-drain).</li><li>Each slave requires a dedicated <strong>SS line</strong>.</li></ul><h3 id=data-frame-structure>Data Frame Structure<a hidden class=anchor aria-hidden=true href=#data-frame-structure>#</a></h3><ul><li><strong>No start/stop bits</strong> – continuous stream synchronized to SCLK.</li><li>Data sampled on clock edges defined by <strong>CPOL</strong> (clock polarity) and <strong>CPHA</strong> (clock phase):<ul><li><strong>Mode 0</strong>: CPOL=0 (idle low), CPHA=0 (sample on rising edge).</li><li><strong>Mode 3</strong>: CPOL=1 (idle high), CPHA=1 (sample on falling edge).</li></ul></li></ul><pre tabindex=0><code>SCLK | MOSI (Data from Master) | MISO (Data from Slave) | CS (Active Low)
</code></pre><h3 id=key-features>Key Features<a hidden class=anchor aria-hidden=true href=#key-features>#</a></h3><ul><li><strong>Full-duplex</strong> communication (simultaneous MOSI/MISO).</li><li><strong>No addressing</strong> – slaves selected via SS lines.</li><li>Speeds: Up to 100+ Mbps (depends on hardware).</li></ul><h3 id=pros--cons>Pros & Cons<a hidden class=anchor aria-hidden=true href=#pros--cons>#</a></h3><table><thead><tr><th><strong>Pros</strong></th><th><strong>Cons</strong></th></tr></thead><tbody><tr><td>High-speed communication</td><td>High pin count (n+3 for n slaves)</td></tr><tr><td>Simple protocol, flexible modes</td><td>No built-in error detection</td></tr><tr><td>Full-duplex support</td><td>No multi-master support</td></tr></tbody></table><h3 id=use-cases>Use Cases<a hidden class=anchor aria-hidden=true href=#use-cases>#</a></h3><ul><li>High-speed sensors (e.g., IMUs).</li><li>Display controllers (OLED, TFT).</li><li>SD cards, NOR flash memory.</li></ul><hr><h2 id=comparison-table>Comparison Table<a hidden class=anchor aria-hidden=true href=#comparison-table>#</a></h2><table><thead><tr><th><strong>Feature</strong></th><th><strong>UART</strong></th><th><strong>I2C</strong></th><th><strong>SPI</strong></th></tr></thead><tbody><tr><td><strong>Clock</strong></td><td>None (async)</td><td>Shared (SCL)</td><td>Shared (SCLK)</td></tr><tr><td><strong>Duplex</strong></td><td>Full-duplex</td><td>Half-duplex</td><td>Full-duplex</td></tr><tr><td><strong>Topology</strong></td><td>Point-to-point</td><td>Multi-device</td><td>Master-slave</td></tr><tr><td><strong>Speed</strong></td><td>Low (≤115kbps)</td><td>Moderate (≤3.4Mbps)</td><td>High (≥10Mbps)</td></tr><tr><td><strong>Addressing</strong></td><td>None</td><td>7/10-bit</td><td>Hardware (SS lines)</td></tr><tr><td><strong>Pins</strong></td><td>2 (TX/RX)</td><td>2 (SCL/SDA)</td><td>4 + n (SS per slave)</td></tr><tr><td><strong>Error Handling</strong></td><td>Parity bit</td><td>ACK/NACK</td><td>None</td></tr></tbody></table></div><footer class=post-footer><ul class=post-tags><li><a href=https://blog.rishavs.in/tags/platform/protocol/>Platform/Protocol</a></li></ul><nav class=paginav><a class=prev href=https://blog.rishavs.in/posts/bayer-filter/><span class=title>« Prev</span><br><span>Bayer Filter</span>
</a><a class=next href=https://blog.rishavs.in/posts/uart/><span class=title>Next »</span><br><span>UART</span></a></nav></footer></article></main><footer class=footer><span>&copy; 2025 <a href=https://blog.rishavs.in/>Rishav's Digital Garden</a></span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
        <a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="copy";function s(){t.innerHTML="copied!",setTimeout(()=>{t.innerHTML="copy"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>