
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014a8 <.init>:
  4014a8:	stp	x29, x30, [sp, #-16]!
  4014ac:	mov	x29, sp
  4014b0:	bl	401910 <ferror@plt+0x60>
  4014b4:	ldp	x29, x30, [sp], #16
  4014b8:	ret

Disassembly of section .plt:

00000000004014c0 <memcpy@plt-0x20>:
  4014c0:	stp	x16, x30, [sp, #-16]!
  4014c4:	adrp	x16, 416000 <ferror@plt+0x14750>
  4014c8:	ldr	x17, [x16, #4088]
  4014cc:	add	x16, x16, #0xff8
  4014d0:	br	x17
  4014d4:	nop
  4014d8:	nop
  4014dc:	nop

00000000004014e0 <memcpy@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4014e4:	ldr	x17, [x16]
  4014e8:	add	x16, x16, #0x0
  4014ec:	br	x17

00000000004014f0 <_exit@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4014f4:	ldr	x17, [x16, #8]
  4014f8:	add	x16, x16, #0x8
  4014fc:	br	x17

0000000000401500 <strtok@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15750>
  401504:	ldr	x17, [x16, #16]
  401508:	add	x16, x16, #0x10
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15750>
  401514:	ldr	x17, [x16, #24]
  401518:	add	x16, x16, #0x18
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15750>
  401524:	ldr	x17, [x16, #32]
  401528:	add	x16, x16, #0x20
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15750>
  401534:	ldr	x17, [x16, #40]
  401538:	add	x16, x16, #0x28
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15750>
  401544:	ldr	x17, [x16, #48]
  401548:	add	x16, x16, #0x30
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15750>
  401554:	ldr	x17, [x16, #56]
  401558:	add	x16, x16, #0x38
  40155c:	br	x17

0000000000401560 <daemon@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15750>
  401564:	ldr	x17, [x16, #64]
  401568:	add	x16, x16, #0x40
  40156c:	br	x17

0000000000401570 <strtod@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15750>
  401574:	ldr	x17, [x16, #72]
  401578:	add	x16, x16, #0x48
  40157c:	br	x17

0000000000401580 <pause@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15750>
  401584:	ldr	x17, [x16, #80]
  401588:	add	x16, x16, #0x50
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15750>
  401594:	ldr	x17, [x16, #88]
  401598:	add	x16, x16, #0x58
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015a4:	ldr	x17, [x16, #96]
  4015a8:	add	x16, x16, #0x60
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015b4:	ldr	x17, [x16, #104]
  4015b8:	add	x16, x16, #0x68
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015c4:	ldr	x17, [x16, #112]
  4015c8:	add	x16, x16, #0x70
  4015cc:	br	x17

00000000004015d0 <tcgetattr@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015d4:	ldr	x17, [x16, #120]
  4015d8:	add	x16, x16, #0x78
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015e4:	ldr	x17, [x16, #128]
  4015e8:	add	x16, x16, #0x80
  4015ec:	br	x17

00000000004015f0 <signal@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015f4:	ldr	x17, [x16, #136]
  4015f8:	add	x16, x16, #0x88
  4015fc:	br	x17

0000000000401600 <malloc@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15750>
  401604:	ldr	x17, [x16, #144]
  401608:	add	x16, x16, #0x90
  40160c:	br	x17

0000000000401610 <open@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15750>
  401614:	ldr	x17, [x16, #152]
  401618:	add	x16, x16, #0x98
  40161c:	br	x17

0000000000401620 <__strtol_internal@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15750>
  401624:	ldr	x17, [x16, #160]
  401628:	add	x16, x16, #0xa0
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15750>
  401634:	ldr	x17, [x16, #168]
  401638:	add	x16, x16, #0xa8
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15750>
  401644:	ldr	x17, [x16, #176]
  401648:	add	x16, x16, #0xb0
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15750>
  401654:	ldr	x17, [x16, #184]
  401658:	add	x16, x16, #0xb8
  40165c:	br	x17

0000000000401660 <fgetc@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15750>
  401664:	ldr	x17, [x16, #192]
  401668:	add	x16, x16, #0xc0
  40166c:	br	x17

0000000000401670 <sleep@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15750>
  401674:	ldr	x17, [x16, #200]
  401678:	add	x16, x16, #0xc8
  40167c:	br	x17

0000000000401680 <vwarnx@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15750>
  401684:	ldr	x17, [x16, #208]
  401688:	add	x16, x16, #0xd0
  40168c:	br	x17

0000000000401690 <__strtoul_internal@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15750>
  401694:	ldr	x17, [x16, #216]
  401698:	add	x16, x16, #0xd8
  40169c:	br	x17

00000000004016a0 <strcasecmp@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016a4:	ldr	x17, [x16, #224]
  4016a8:	add	x16, x16, #0xe0
  4016ac:	br	x17

00000000004016b0 <strdup@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016b4:	ldr	x17, [x16, #232]
  4016b8:	add	x16, x16, #0xe8
  4016bc:	br	x17

00000000004016c0 <close@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016c4:	ldr	x17, [x16, #240]
  4016c8:	add	x16, x16, #0xf0
  4016cc:	br	x17

00000000004016d0 <__gmon_start__@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016d4:	ldr	x17, [x16, #248]
  4016d8:	add	x16, x16, #0xf8
  4016dc:	br	x17

00000000004016e0 <write@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016e4:	ldr	x17, [x16, #256]
  4016e8:	add	x16, x16, #0x100
  4016ec:	br	x17

00000000004016f0 <abort@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016f4:	ldr	x17, [x16, #264]
  4016f8:	add	x16, x16, #0x108
  4016fc:	br	x17

0000000000401700 <textdomain@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15750>
  401704:	ldr	x17, [x16, #272]
  401708:	add	x16, x16, #0x110
  40170c:	br	x17

0000000000401710 <getopt_long@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15750>
  401714:	ldr	x17, [x16, #280]
  401718:	add	x16, x16, #0x118
  40171c:	br	x17

0000000000401720 <strcmp@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15750>
  401724:	ldr	x17, [x16, #288]
  401728:	add	x16, x16, #0x120
  40172c:	br	x17

0000000000401730 <warn@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15750>
  401734:	ldr	x17, [x16, #296]
  401738:	add	x16, x16, #0x128
  40173c:	br	x17

0000000000401740 <__ctype_b_loc@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15750>
  401744:	ldr	x17, [x16, #304]
  401748:	add	x16, x16, #0x130
  40174c:	br	x17

0000000000401750 <strtol@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15750>
  401754:	ldr	x17, [x16, #312]
  401758:	add	x16, x16, #0x138
  40175c:	br	x17

0000000000401760 <cfsetspeed@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15750>
  401764:	ldr	x17, [x16, #320]
  401768:	add	x16, x16, #0x140
  40176c:	br	x17

0000000000401770 <free@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15750>
  401774:	ldr	x17, [x16, #328]
  401778:	add	x16, x16, #0x148
  40177c:	br	x17

0000000000401780 <nanosleep@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15750>
  401784:	ldr	x17, [x16, #336]
  401788:	add	x16, x16, #0x150
  40178c:	br	x17

0000000000401790 <vasprintf@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15750>
  401794:	ldr	x17, [x16, #344]
  401798:	add	x16, x16, #0x158
  40179c:	br	x17

00000000004017a0 <strndup@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017a4:	ldr	x17, [x16, #352]
  4017a8:	add	x16, x16, #0x160
  4017ac:	br	x17

00000000004017b0 <strspn@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017b4:	ldr	x17, [x16, #360]
  4017b8:	add	x16, x16, #0x168
  4017bc:	br	x17

00000000004017c0 <strchr@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017c4:	ldr	x17, [x16, #368]
  4017c8:	add	x16, x16, #0x170
  4017cc:	br	x17

00000000004017d0 <fflush@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017d4:	ldr	x17, [x16, #376]
  4017d8:	add	x16, x16, #0x178
  4017dc:	br	x17

00000000004017e0 <warnx@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017e4:	ldr	x17, [x16, #384]
  4017e8:	add	x16, x16, #0x180
  4017ec:	br	x17

00000000004017f0 <tcsetattr@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017f4:	ldr	x17, [x16, #392]
  4017f8:	add	x16, x16, #0x188
  4017fc:	br	x17

0000000000401800 <isatty@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15750>
  401804:	ldr	x17, [x16, #400]
  401808:	add	x16, x16, #0x190
  40180c:	br	x17

0000000000401810 <cfmakeraw@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15750>
  401814:	ldr	x17, [x16, #408]
  401818:	add	x16, x16, #0x198
  40181c:	br	x17

0000000000401820 <dcgettext@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15750>
  401824:	ldr	x17, [x16, #416]
  401828:	add	x16, x16, #0x1a0
  40182c:	br	x17

0000000000401830 <errx@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15750>
  401834:	ldr	x17, [x16, #424]
  401838:	add	x16, x16, #0x1a8
  40183c:	br	x17

0000000000401840 <strcspn@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15750>
  401844:	ldr	x17, [x16, #432]
  401848:	add	x16, x16, #0x1b0
  40184c:	br	x17

0000000000401850 <printf@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15750>
  401854:	ldr	x17, [x16, #440]
  401858:	add	x16, x16, #0x1b8
  40185c:	br	x17

0000000000401860 <__errno_location@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15750>
  401864:	ldr	x17, [x16, #448]
  401868:	add	x16, x16, #0x1c0
  40186c:	br	x17

0000000000401870 <fprintf@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15750>
  401874:	ldr	x17, [x16, #456]
  401878:	add	x16, x16, #0x1c8
  40187c:	br	x17

0000000000401880 <err@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15750>
  401884:	ldr	x17, [x16, #464]
  401888:	add	x16, x16, #0x1d0
  40188c:	br	x17

0000000000401890 <ioctl@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15750>
  401894:	ldr	x17, [x16, #472]
  401898:	add	x16, x16, #0x1d8
  40189c:	br	x17

00000000004018a0 <setlocale@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4018a4:	ldr	x17, [x16, #480]
  4018a8:	add	x16, x16, #0x1e0
  4018ac:	br	x17

00000000004018b0 <ferror@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4018b4:	ldr	x17, [x16, #488]
  4018b8:	add	x16, x16, #0x1e8
  4018bc:	br	x17

Disassembly of section .text:

00000000004018c0 <.text>:
  4018c0:	mov	x29, #0x0                   	// #0
  4018c4:	mov	x30, #0x0                   	// #0
  4018c8:	mov	x5, x0
  4018cc:	ldr	x1, [sp]
  4018d0:	add	x2, sp, #0x8
  4018d4:	mov	x6, sp
  4018d8:	movz	x0, #0x0, lsl #48
  4018dc:	movk	x0, #0x0, lsl #32
  4018e0:	movk	x0, #0x40, lsl #16
  4018e4:	movk	x0, #0x1ce0
  4018e8:	movz	x3, #0x0, lsl #48
  4018ec:	movk	x3, #0x0, lsl #32
  4018f0:	movk	x3, #0x40, lsl #16
  4018f4:	movk	x3, #0x4538
  4018f8:	movz	x4, #0x0, lsl #48
  4018fc:	movk	x4, #0x0, lsl #32
  401900:	movk	x4, #0x40, lsl #16
  401904:	movk	x4, #0x45b8
  401908:	bl	401650 <__libc_start_main@plt>
  40190c:	bl	4016f0 <abort@plt>
  401910:	adrp	x0, 416000 <ferror@plt+0x14750>
  401914:	ldr	x0, [x0, #4064]
  401918:	cbz	x0, 401920 <ferror@plt+0x70>
  40191c:	b	4016d0 <__gmon_start__@plt>
  401920:	ret
  401924:	adrp	x0, 417000 <ferror@plt+0x15750>
  401928:	add	x0, x0, #0x208
  40192c:	adrp	x1, 417000 <ferror@plt+0x15750>
  401930:	add	x1, x1, #0x208
  401934:	cmp	x0, x1
  401938:	b.eq	40196c <ferror@plt+0xbc>  // b.none
  40193c:	stp	x29, x30, [sp, #-32]!
  401940:	mov	x29, sp
  401944:	adrp	x0, 404000 <ferror@plt+0x2750>
  401948:	ldr	x0, [x0, #1512]
  40194c:	str	x0, [sp, #24]
  401950:	mov	x1, x0
  401954:	cbz	x1, 401964 <ferror@plt+0xb4>
  401958:	adrp	x0, 417000 <ferror@plt+0x15750>
  40195c:	add	x0, x0, #0x208
  401960:	blr	x1
  401964:	ldp	x29, x30, [sp], #32
  401968:	ret
  40196c:	ret
  401970:	adrp	x0, 417000 <ferror@plt+0x15750>
  401974:	add	x0, x0, #0x208
  401978:	adrp	x1, 417000 <ferror@plt+0x15750>
  40197c:	add	x1, x1, #0x208
  401980:	sub	x0, x0, x1
  401984:	lsr	x1, x0, #63
  401988:	add	x0, x1, x0, asr #3
  40198c:	cmp	xzr, x0, asr #1
  401990:	b.eq	4019c8 <ferror@plt+0x118>  // b.none
  401994:	stp	x29, x30, [sp, #-32]!
  401998:	mov	x29, sp
  40199c:	asr	x1, x0, #1
  4019a0:	adrp	x0, 404000 <ferror@plt+0x2750>
  4019a4:	ldr	x0, [x0, #1520]
  4019a8:	str	x0, [sp, #24]
  4019ac:	mov	x2, x0
  4019b0:	cbz	x2, 4019c0 <ferror@plt+0x110>
  4019b4:	adrp	x0, 417000 <ferror@plt+0x15750>
  4019b8:	add	x0, x0, #0x208
  4019bc:	blr	x2
  4019c0:	ldp	x29, x30, [sp], #32
  4019c4:	ret
  4019c8:	ret
  4019cc:	adrp	x0, 417000 <ferror@plt+0x15750>
  4019d0:	ldrb	w0, [x0, #560]
  4019d4:	cbnz	w0, 4019f8 <ferror@plt+0x148>
  4019d8:	stp	x29, x30, [sp, #-16]!
  4019dc:	mov	x29, sp
  4019e0:	bl	401924 <ferror@plt+0x74>
  4019e4:	adrp	x0, 417000 <ferror@plt+0x15750>
  4019e8:	mov	w1, #0x1                   	// #1
  4019ec:	strb	w1, [x0, #560]
  4019f0:	ldp	x29, x30, [sp], #16
  4019f4:	ret
  4019f8:	ret
  4019fc:	stp	x29, x30, [sp, #-16]!
  401a00:	mov	x29, sp
  401a04:	bl	401970 <ferror@plt+0xc0>
  401a08:	ldp	x29, x30, [sp], #16
  401a0c:	ret
  401a10:	cbz	x1, 401aa4 <ferror@plt+0x1f4>
  401a14:	stp	x29, x30, [sp, #-64]!
  401a18:	mov	x29, sp
  401a1c:	stp	x19, x20, [sp, #16]
  401a20:	stp	x21, x22, [sp, #32]
  401a24:	stp	x23, x24, [sp, #48]
  401a28:	mov	x21, x0
  401a2c:	mov	x20, x1
  401a30:	mov	w19, #0x1                   	// #1
  401a34:	adrp	x22, 404000 <ferror@plt+0x2750>
  401a38:	add	x22, x22, #0x5f8
  401a3c:	mov	w23, #0x6667                	// #26215
  401a40:	movk	w23, #0x6666, lsl #16
  401a44:	mov	w24, #0xa                   	// #10
  401a48:	b	401a60 <ferror@plt+0x1b0>
  401a4c:	mov	x1, x21
  401a50:	mov	w0, w24
  401a54:	bl	4015a0 <fputc@plt>
  401a58:	add	x20, x20, #0x10
  401a5c:	add	w19, w19, #0x1
  401a60:	ldr	x2, [x20]
  401a64:	cbz	x2, 401a90 <ferror@plt+0x1e0>
  401a68:	mov	x1, x22
  401a6c:	mov	x0, x21
  401a70:	bl	401870 <fprintf@plt>
  401a74:	smull	x2, w19, w23
  401a78:	asr	x2, x2, #33
  401a7c:	sub	w2, w2, w19, asr #31
  401a80:	add	w2, w2, w2, lsl #2
  401a84:	cmp	w19, w2
  401a88:	b.ne	401a58 <ferror@plt+0x1a8>  // b.any
  401a8c:	b	401a4c <ferror@plt+0x19c>
  401a90:	ldp	x19, x20, [sp, #16]
  401a94:	ldp	x21, x22, [sp, #32]
  401a98:	ldp	x23, x24, [sp, #48]
  401a9c:	ldp	x29, x30, [sp], #64
  401aa0:	ret
  401aa4:	ret
  401aa8:	stp	x29, x30, [sp, #-32]!
  401aac:	mov	x29, sp
  401ab0:	stp	x19, x20, [sp, #16]
  401ab4:	mov	x19, x0
  401ab8:	mov	x20, x1
  401abc:	cbnz	x0, 401acc <ferror@plt+0x21c>
  401ac0:	mov	w0, #0xffffffff            	// #-1
  401ac4:	b	401aec <ferror@plt+0x23c>
  401ac8:	add	x19, x19, #0x10
  401acc:	ldr	x0, [x19]
  401ad0:	cbz	x0, 401ae8 <ferror@plt+0x238>
  401ad4:	mov	x1, x20
  401ad8:	bl	4016a0 <strcasecmp@plt>
  401adc:	cbnz	w0, 401ac8 <ferror@plt+0x218>
  401ae0:	ldr	w0, [x19, #8]
  401ae4:	b	401aec <ferror@plt+0x23c>
  401ae8:	mov	w0, #0xffffffff            	// #-1
  401aec:	ldp	x19, x20, [sp, #16]
  401af0:	ldp	x29, x30, [sp], #32
  401af4:	ret
  401af8:	stp	x29, x30, [sp, #-288]!
  401afc:	mov	x29, sp
  401b00:	str	x19, [sp, #16]
  401b04:	mov	x19, x0
  401b08:	str	x1, [sp, #232]
  401b0c:	str	x2, [sp, #240]
  401b10:	str	x3, [sp, #248]
  401b14:	str	x4, [sp, #256]
  401b18:	str	x5, [sp, #264]
  401b1c:	str	x6, [sp, #272]
  401b20:	str	x7, [sp, #280]
  401b24:	str	q0, [sp, #96]
  401b28:	str	q1, [sp, #112]
  401b2c:	str	q2, [sp, #128]
  401b30:	str	q3, [sp, #144]
  401b34:	str	q4, [sp, #160]
  401b38:	str	q5, [sp, #176]
  401b3c:	str	q6, [sp, #192]
  401b40:	str	q7, [sp, #208]
  401b44:	adrp	x0, 417000 <ferror@plt+0x15750>
  401b48:	ldr	w0, [x0, #564]
  401b4c:	cbnz	w0, 401b5c <ferror@plt+0x2ac>
  401b50:	ldr	x19, [sp, #16]
  401b54:	ldp	x29, x30, [sp], #288
  401b58:	ret
  401b5c:	mov	x0, #0x0                   	// #0
  401b60:	bl	4017d0 <fflush@plt>
  401b64:	add	x0, sp, #0x120
  401b68:	str	x0, [sp, #64]
  401b6c:	str	x0, [sp, #72]
  401b70:	add	x0, sp, #0xe0
  401b74:	str	x0, [sp, #80]
  401b78:	mov	w0, #0xffffffc8            	// #-56
  401b7c:	str	w0, [sp, #88]
  401b80:	mov	w0, #0xffffff80            	// #-128
  401b84:	str	w0, [sp, #92]
  401b88:	ldp	x0, x1, [sp, #64]
  401b8c:	stp	x0, x1, [sp, #32]
  401b90:	ldp	x0, x1, [sp, #80]
  401b94:	stp	x0, x1, [sp, #48]
  401b98:	add	x1, sp, #0x20
  401b9c:	mov	x0, x19
  401ba0:	bl	401680 <vwarnx@plt>
  401ba4:	mov	x0, #0x0                   	// #0
  401ba8:	bl	4017d0 <fflush@plt>
  401bac:	b	401b50 <ferror@plt+0x2a0>
  401bb0:	stp	x29, x30, [sp, #-16]!
  401bb4:	mov	x29, sp
  401bb8:	mov	w1, w0
  401bbc:	adrp	x0, 404000 <ferror@plt+0x2750>
  401bc0:	add	x0, x0, #0x600
  401bc4:	bl	401af8 <ferror@plt+0x248>
  401bc8:	mov	w0, #0x0                   	// #0
  401bcc:	bl	401540 <exit@plt>
  401bd0:	stp	x29, x30, [sp, #-32]!
  401bd4:	mov	x29, sp
  401bd8:	stp	x19, x20, [sp, #16]
  401bdc:	adrp	x0, 417000 <ferror@plt+0x15750>
  401be0:	ldr	x20, [x0, #544]
  401be4:	bl	401860 <__errno_location@plt>
  401be8:	mov	x19, x0
  401bec:	str	wzr, [x0]
  401bf0:	mov	x0, x20
  401bf4:	bl	4018b0 <ferror@plt>
  401bf8:	cbz	w0, 401c40 <ferror@plt+0x390>
  401bfc:	ldr	w0, [x19]
  401c00:	cmp	w0, #0x9
  401c04:	b.eq	401c10 <ferror@plt+0x360>  // b.none
  401c08:	cmp	w0, #0x20
  401c0c:	b.ne	401c6c <ferror@plt+0x3bc>  // b.any
  401c10:	adrp	x0, 417000 <ferror@plt+0x15750>
  401c14:	ldr	x20, [x0, #520]
  401c18:	str	wzr, [x19]
  401c1c:	mov	x0, x20
  401c20:	bl	4018b0 <ferror@plt>
  401c24:	cbz	w0, 401cac <ferror@plt+0x3fc>
  401c28:	ldr	w0, [x19]
  401c2c:	cmp	w0, #0x9
  401c30:	b.ne	401cd8 <ferror@plt+0x428>  // b.any
  401c34:	ldp	x19, x20, [sp, #16]
  401c38:	ldp	x29, x30, [sp], #32
  401c3c:	ret
  401c40:	mov	x0, x20
  401c44:	bl	4017d0 <fflush@plt>
  401c48:	cbnz	w0, 401bfc <ferror@plt+0x34c>
  401c4c:	mov	x0, x20
  401c50:	bl	4015e0 <fileno@plt>
  401c54:	tbnz	w0, #31, 401bfc <ferror@plt+0x34c>
  401c58:	bl	401550 <dup@plt>
  401c5c:	tbnz	w0, #31, 401bfc <ferror@plt+0x34c>
  401c60:	bl	4016c0 <close@plt>
  401c64:	cbz	w0, 401c10 <ferror@plt+0x360>
  401c68:	b	401bfc <ferror@plt+0x34c>
  401c6c:	cbz	w0, 401c90 <ferror@plt+0x3e0>
  401c70:	mov	w2, #0x5                   	// #5
  401c74:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c78:	add	x1, x1, #0x618
  401c7c:	mov	x0, #0x0                   	// #0
  401c80:	bl	401820 <dcgettext@plt>
  401c84:	bl	401730 <warn@plt>
  401c88:	mov	w0, #0x1                   	// #1
  401c8c:	bl	4014f0 <_exit@plt>
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c98:	add	x1, x1, #0x618
  401c9c:	mov	x0, #0x0                   	// #0
  401ca0:	bl	401820 <dcgettext@plt>
  401ca4:	bl	4017e0 <warnx@plt>
  401ca8:	b	401c88 <ferror@plt+0x3d8>
  401cac:	mov	x0, x20
  401cb0:	bl	4017d0 <fflush@plt>
  401cb4:	cbnz	w0, 401c28 <ferror@plt+0x378>
  401cb8:	mov	x0, x20
  401cbc:	bl	4015e0 <fileno@plt>
  401cc0:	tbnz	w0, #31, 401c28 <ferror@plt+0x378>
  401cc4:	bl	401550 <dup@plt>
  401cc8:	tbnz	w0, #31, 401c28 <ferror@plt+0x378>
  401ccc:	bl	4016c0 <close@plt>
  401cd0:	cbz	w0, 401c34 <ferror@plt+0x384>
  401cd4:	b	401c28 <ferror@plt+0x378>
  401cd8:	mov	w0, #0x1                   	// #1
  401cdc:	bl	4014f0 <_exit@plt>
  401ce0:	stp	x29, x30, [sp, #-288]!
  401ce4:	mov	x29, sp
  401ce8:	stp	x19, x20, [sp, #16]
  401cec:	stp	x21, x22, [sp, #32]
  401cf0:	mov	w20, w0
  401cf4:	mov	x21, x1
  401cf8:	adrp	x19, 401000 <memcpy@plt-0x4e0>
  401cfc:	add	x19, x19, #0xbb0
  401d00:	mov	x1, x19
  401d04:	mov	w0, #0x9                   	// #9
  401d08:	bl	4015f0 <signal@plt>
  401d0c:	mov	x1, x19
  401d10:	mov	w0, #0x2                   	// #2
  401d14:	bl	4015f0 <signal@plt>
  401d18:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d1c:	add	x1, x1, #0x710
  401d20:	mov	w0, #0x6                   	// #6
  401d24:	bl	4018a0 <setlocale@plt>
  401d28:	adrp	x19, 404000 <ferror@plt+0x2750>
  401d2c:	add	x19, x19, #0x640
  401d30:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d34:	add	x1, x1, #0x628
  401d38:	mov	x0, x19
  401d3c:	bl	401640 <bindtextdomain@plt>
  401d40:	mov	x0, x19
  401d44:	bl	401700 <textdomain@plt>
  401d48:	adrp	x0, 401000 <memcpy@plt-0x4e0>
  401d4c:	add	x0, x0, #0xbd0
  401d50:	bl	4045c0 <ferror@plt+0x2d10>
  401d54:	cbz	w20, 401dac <ferror@plt+0x4fc>
  401d58:	stp	x23, x24, [sp, #48]
  401d5c:	stp	x25, x26, [sp, #64]
  401d60:	stp	x27, x28, [sp, #80]
  401d64:	str	wzr, [sp, #120]
  401d68:	mov	w24, #0x0                   	// #0
  401d6c:	str	xzr, [sp, #128]
  401d70:	mov	w0, #0x1                   	// #1
  401d74:	str	w0, [sp, #140]
  401d78:	mov	w25, #0x2d                  	// #45
  401d7c:	str	w25, [sp, #124]
  401d80:	str	w25, [sp, #108]
  401d84:	str	wzr, [sp, #136]
  401d88:	adrp	x22, 404000 <ferror@plt+0x2750>
  401d8c:	add	x22, x22, #0xe70
  401d90:	add	x26, x22, #0x240
  401d94:	adrp	x23, 404000 <ferror@plt+0x2750>
  401d98:	add	x23, x23, #0xae0
  401d9c:	adrp	x0, 404000 <ferror@plt+0x2750>
  401da0:	add	x0, x0, #0x6b0
  401da4:	str	x0, [sp, #112]
  401da8:	b	401df0 <ferror@plt+0x540>
  401dac:	stp	x23, x24, [sp, #48]
  401db0:	stp	x25, x26, [sp, #64]
  401db4:	stp	x27, x28, [sp, #80]
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2750>
  401dc0:	add	x1, x1, #0x650
  401dc4:	mov	x0, #0x0                   	// #0
  401dc8:	bl	401820 <dcgettext@plt>
  401dcc:	mov	x1, x0
  401dd0:	mov	w0, #0x1                   	// #1
  401dd4:	bl	401830 <errx@plt>
  401dd8:	cmp	w0, #0x32
  401ddc:	b.le	401e4c <ferror@plt+0x59c>
  401de0:	sub	w1, w0, #0x37
  401de4:	cmp	w1, #0x1
  401de8:	b.hi	401e54 <ferror@plt+0x5a4>  // b.pmore
  401dec:	str	w0, [sp, #108]
  401df0:	mov	x4, #0x0                   	// #0
  401df4:	mov	x3, x26
  401df8:	mov	x2, x23
  401dfc:	mov	x1, x21
  401e00:	mov	w0, w20
  401e04:	bl	401710 <getopt_long@plt>
  401e08:	tbnz	w0, #31, 402334 <ferror@plt+0xa84>
  401e0c:	cmp	w0, #0x65
  401e10:	b.eq	402310 <ferror@plt+0xa60>  // b.none
  401e14:	cmp	w0, #0x65
  401e18:	b.gt	401e8c <ferror@plt+0x5dc>
  401e1c:	cmp	w0, #0x56
  401e20:	b.eq	402018 <ferror@plt+0x768>  // b.none
  401e24:	b.le	401dd8 <ferror@plt+0x528>
  401e28:	cmp	w0, #0x63
  401e2c:	b.eq	401f70 <ferror@plt+0x6c0>  // b.none
  401e30:	cmp	w0, #0x64
  401e34:	b.ne	401e54 <ferror@plt+0x5a4>  // b.any
  401e38:	adrp	x0, 417000 <ferror@plt+0x15750>
  401e3c:	mov	w1, #0x1                   	// #1
  401e40:	str	w1, [x0, #564]
  401e44:	ldr	w0, [sp, #108]
  401e48:	b	401dec <ferror@plt+0x53c>
  401e4c:	cmp	w0, #0x30
  401e50:	b.gt	40231c <ferror@plt+0xa6c>
  401e54:	adrp	x0, 417000 <ferror@plt+0x15750>
  401e58:	ldr	x19, [x0, #520]
  401e5c:	mov	w2, #0x5                   	// #5
  401e60:	adrp	x1, 404000 <ferror@plt+0x2750>
  401e64:	add	x1, x1, #0xab8
  401e68:	mov	x0, #0x0                   	// #0
  401e6c:	bl	401820 <dcgettext@plt>
  401e70:	adrp	x1, 417000 <ferror@plt+0x15750>
  401e74:	ldr	x2, [x1, #552]
  401e78:	mov	x1, x0
  401e7c:	mov	x0, x19
  401e80:	bl	401870 <fprintf@plt>
  401e84:	mov	w0, #0x1                   	// #1
  401e88:	bl	401540 <exit@plt>
  401e8c:	cmp	w0, #0x6f
  401e90:	b.gt	401ed8 <ferror@plt+0x628>
  401e94:	cmp	w0, #0x6d
  401e98:	b.gt	402328 <ferror@plt+0xa78>
  401e9c:	cmp	w0, #0x68
  401ea0:	b.eq	402048 <ferror@plt+0x798>  // b.none
  401ea4:	cmp	w0, #0x69
  401ea8:	b.ne	401e54 <ferror@plt+0x5a4>  // b.any
  401eac:	adrp	x0, 417000 <ferror@plt+0x15750>
  401eb0:	ldr	x28, [x0, #528]
  401eb4:	adrp	x1, 404000 <ferror@plt+0x2750>
  401eb8:	add	x1, x1, #0x6a8
  401ebc:	mov	x0, x28
  401ec0:	bl	401500 <strtok@plt>
  401ec4:	mov	x19, x0
  401ec8:	cbz	x0, 401ffc <ferror@plt+0x74c>
  401ecc:	adrp	x27, 404000 <ferror@plt+0x2750>
  401ed0:	add	x27, x27, #0x6a8
  401ed4:	b	401fbc <ferror@plt+0x70c>
  401ed8:	cmp	w0, #0x70
  401edc:	b.eq	401f1c <ferror@plt+0x66c>  // b.none
  401ee0:	cmp	w0, #0x73
  401ee4:	b.ne	401e54 <ferror@plt+0x5a4>  // b.any
  401ee8:	adrp	x0, 417000 <ferror@plt+0x15750>
  401eec:	ldr	x19, [x0, #528]
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	adrp	x1, 404000 <ferror@plt+0x2750>
  401ef8:	add	x1, x1, #0x660
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	bl	401820 <dcgettext@plt>
  401f04:	mov	x1, x0
  401f08:	mov	x0, x19
  401f0c:	bl	4033a4 <ferror@plt+0x1af4>
  401f10:	str	w0, [sp, #136]
  401f14:	ldr	w0, [sp, #108]
  401f18:	b	401dec <ferror@plt+0x53c>
  401f1c:	adrp	x0, 417000 <ferror@plt+0x15750>
  401f20:	ldr	x19, [x0, #528]
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	adrp	x1, 404000 <ferror@plt+0x2750>
  401f2c:	add	x1, x1, #0x678
  401f30:	mov	x0, #0x0                   	// #0
  401f34:	bl	401820 <dcgettext@plt>
  401f38:	mov	x1, x0
  401f3c:	mov	x0, x19
  401f40:	bl	4032bc <ferror@plt+0x1a0c>
  401f44:	str	w0, [sp, #140]
  401f48:	cmp	w0, #0xa
  401f4c:	b.gt	401f58 <ferror@plt+0x6a8>
  401f50:	ldr	w0, [sp, #108]
  401f54:	b	401dec <ferror@plt+0x53c>
  401f58:	adrp	x0, 417000 <ferror@plt+0x15750>
  401f5c:	ldr	x2, [x0, #528]
  401f60:	adrp	x1, 404000 <ferror@plt+0x2750>
  401f64:	add	x1, x1, #0x690
  401f68:	mov	w0, #0x1                   	// #1
  401f6c:	bl	401830 <errx@plt>
  401f70:	adrp	x0, 417000 <ferror@plt+0x15750>
  401f74:	ldr	x0, [x0, #528]
  401f78:	str	x0, [sp, #128]
  401f7c:	ldr	w0, [sp, #108]
  401f80:	b	401dec <ferror@plt+0x53c>
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	ldr	x1, [sp, #112]
  401f8c:	mov	x0, #0x0                   	// #0
  401f90:	bl	401820 <dcgettext@plt>
  401f94:	mov	x1, x0
  401f98:	mov	x0, x19
  401f9c:	bl	4033a4 <ferror@plt+0x1af4>
  401fa0:	b	401fd8 <ferror@plt+0x728>
  401fa4:	orr	w24, w24, w0
  401fa8:	mov	x1, x27
  401fac:	mov	x0, #0x0                   	// #0
  401fb0:	bl	401500 <strtok@plt>
  401fb4:	mov	x19, x0
  401fb8:	cbz	x0, 401ffc <ferror@plt+0x74c>
  401fbc:	ldrsb	w0, [x19]
  401fc0:	cmp	w0, #0x2d
  401fc4:	cinc	x19, x19, eq  // eq = none
  401fc8:	mov	x1, x19
  401fcc:	mov	x0, x22
  401fd0:	bl	401aa8 <ferror@plt+0x1f8>
  401fd4:	tbnz	w0, #31, 401f84 <ferror@plt+0x6d4>
  401fd8:	cmp	x28, x19
  401fdc:	b.cs	401fa4 <ferror@plt+0x6f4>  // b.hs, b.nlast
  401fe0:	ldursb	w1, [x19, #-1]
  401fe4:	cmp	w1, #0x2d
  401fe8:	b.ne	401fa4 <ferror@plt+0x6f4>  // b.any
  401fec:	ldr	w1, [sp, #120]
  401ff0:	orr	w0, w1, w0
  401ff4:	str	w0, [sp, #120]
  401ff8:	b	401fa8 <ferror@plt+0x6f8>
  401ffc:	ldr	w2, [sp, #120]
  402000:	mov	w1, w24
  402004:	adrp	x0, 404000 <ferror@plt+0x2750>
  402008:	add	x0, x0, #0x6c0
  40200c:	bl	401af8 <ferror@plt+0x248>
  402010:	ldr	w0, [sp, #108]
  402014:	b	401dec <ferror@plt+0x53c>
  402018:	mov	w2, #0x5                   	// #5
  40201c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402020:	add	x1, x1, #0x6e0
  402024:	mov	x0, #0x0                   	// #0
  402028:	bl	401820 <dcgettext@plt>
  40202c:	adrp	x2, 404000 <ferror@plt+0x2750>
  402030:	add	x2, x2, #0x6f0
  402034:	adrp	x1, 417000 <ferror@plt+0x15750>
  402038:	ldr	x1, [x1, #552]
  40203c:	bl	401850 <printf@plt>
  402040:	mov	w0, #0x0                   	// #0
  402044:	bl	401540 <exit@plt>
  402048:	adrp	x0, 417000 <ferror@plt+0x15750>
  40204c:	ldr	x19, [x0, #544]
  402050:	mov	w2, #0x5                   	// #5
  402054:	adrp	x1, 404000 <ferror@plt+0x2750>
  402058:	add	x1, x1, #0x708
  40205c:	mov	x0, #0x0                   	// #0
  402060:	bl	401820 <dcgettext@plt>
  402064:	mov	x1, x19
  402068:	bl	401530 <fputs@plt>
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 404000 <ferror@plt+0x2750>
  402074:	add	x1, x1, #0x718
  402078:	mov	x0, #0x0                   	// #0
  40207c:	bl	401820 <dcgettext@plt>
  402080:	adrp	x1, 417000 <ferror@plt+0x15750>
  402084:	ldr	x2, [x1, #552]
  402088:	mov	x1, x0
  40208c:	mov	x0, x19
  402090:	bl	401870 <fprintf@plt>
  402094:	mov	x1, x19
  402098:	mov	w0, #0xa                   	// #10
  40209c:	bl	4015a0 <fputc@plt>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	adrp	x1, 404000 <ferror@plt+0x2750>
  4020a8:	add	x1, x1, #0x738
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	bl	401820 <dcgettext@plt>
  4020b4:	mov	x1, x19
  4020b8:	bl	401530 <fputs@plt>
  4020bc:	mov	w2, #0x5                   	// #5
  4020c0:	adrp	x1, 404000 <ferror@plt+0x2750>
  4020c4:	add	x1, x1, #0x768
  4020c8:	mov	x0, #0x0                   	// #0
  4020cc:	bl	401820 <dcgettext@plt>
  4020d0:	mov	x1, x19
  4020d4:	bl	401530 <fputs@plt>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	adrp	x1, 404000 <ferror@plt+0x2750>
  4020e0:	add	x1, x1, #0x778
  4020e4:	mov	x0, #0x0                   	// #0
  4020e8:	bl	401820 <dcgettext@plt>
  4020ec:	mov	x1, x19
  4020f0:	bl	401530 <fputs@plt>
  4020f4:	mov	w2, #0x5                   	// #5
  4020f8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4020fc:	add	x1, x1, #0x7b8
  402100:	mov	x0, #0x0                   	// #0
  402104:	bl	401820 <dcgettext@plt>
  402108:	mov	x1, x19
  40210c:	bl	401530 <fputs@plt>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 404000 <ferror@plt+0x2750>
  402118:	add	x1, x1, #0x7e8
  40211c:	mov	x0, #0x0                   	// #0
  402120:	bl	401820 <dcgettext@plt>
  402124:	mov	x1, x19
  402128:	bl	401530 <fputs@plt>
  40212c:	mov	w2, #0x5                   	// #5
  402130:	adrp	x1, 404000 <ferror@plt+0x2750>
  402134:	add	x1, x1, #0x828
  402138:	mov	x0, #0x0                   	// #0
  40213c:	bl	401820 <dcgettext@plt>
  402140:	mov	x1, x19
  402144:	bl	401530 <fputs@plt>
  402148:	mov	w2, #0x5                   	// #5
  40214c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402150:	add	x1, x1, #0x868
  402154:	mov	x0, #0x0                   	// #0
  402158:	bl	401820 <dcgettext@plt>
  40215c:	mov	x1, x19
  402160:	bl	401530 <fputs@plt>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 404000 <ferror@plt+0x2750>
  40216c:	add	x1, x1, #0x8a0
  402170:	mov	x0, #0x0                   	// #0
  402174:	bl	401820 <dcgettext@plt>
  402178:	mov	x1, x19
  40217c:	bl	401530 <fputs@plt>
  402180:	mov	w2, #0x5                   	// #5
  402184:	adrp	x1, 404000 <ferror@plt+0x2750>
  402188:	add	x1, x1, #0x8d8
  40218c:	mov	x0, #0x0                   	// #0
  402190:	bl	401820 <dcgettext@plt>
  402194:	mov	x1, x19
  402198:	bl	401530 <fputs@plt>
  40219c:	mov	w2, #0x5                   	// #5
  4021a0:	adrp	x1, 404000 <ferror@plt+0x2750>
  4021a4:	add	x1, x1, #0x908
  4021a8:	mov	x0, #0x0                   	// #0
  4021ac:	bl	401820 <dcgettext@plt>
  4021b0:	mov	x1, x19
  4021b4:	bl	401530 <fputs@plt>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 404000 <ferror@plt+0x2750>
  4021c0:	add	x1, x1, #0x938
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	bl	401820 <dcgettext@plt>
  4021cc:	mov	x1, x19
  4021d0:	bl	401530 <fputs@plt>
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4021dc:	add	x1, x1, #0x968
  4021e0:	mov	x0, #0x0                   	// #0
  4021e4:	bl	401820 <dcgettext@plt>
  4021e8:	mov	x1, x19
  4021ec:	bl	401530 <fputs@plt>
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	adrp	x1, 404000 <ferror@plt+0x2750>
  4021f8:	add	x1, x1, #0x998
  4021fc:	mov	x0, #0x0                   	// #0
  402200:	bl	401820 <dcgettext@plt>
  402204:	mov	x1, x19
  402208:	bl	401530 <fputs@plt>
  40220c:	mov	w2, #0x5                   	// #5
  402210:	adrp	x1, 404000 <ferror@plt+0x2750>
  402214:	add	x1, x1, #0x9c8
  402218:	mov	x0, #0x0                   	// #0
  40221c:	bl	401820 <dcgettext@plt>
  402220:	mov	x1, x19
  402224:	bl	401530 <fputs@plt>
  402228:	mov	x1, x19
  40222c:	mov	w0, #0xa                   	// #10
  402230:	bl	4015a0 <fputc@plt>
  402234:	mov	w2, #0x5                   	// #5
  402238:	adrp	x1, 404000 <ferror@plt+0x2750>
  40223c:	add	x1, x1, #0x9f8
  402240:	mov	x0, #0x0                   	// #0
  402244:	bl	401820 <dcgettext@plt>
  402248:	mov	x20, x0
  40224c:	mov	w2, #0x5                   	// #5
  402250:	adrp	x1, 404000 <ferror@plt+0x2750>
  402254:	add	x1, x1, #0xa10
  402258:	mov	x0, #0x0                   	// #0
  40225c:	bl	401820 <dcgettext@plt>
  402260:	mov	x4, x0
  402264:	adrp	x3, 404000 <ferror@plt+0x2750>
  402268:	add	x3, x3, #0xa20
  40226c:	mov	x2, x20
  402270:	adrp	x1, 404000 <ferror@plt+0x2750>
  402274:	add	x1, x1, #0xa30
  402278:	adrp	x0, 404000 <ferror@plt+0x2750>
  40227c:	add	x0, x0, #0xa40
  402280:	bl	401850 <printf@plt>
  402284:	mov	w2, #0x5                   	// #5
  402288:	adrp	x1, 404000 <ferror@plt+0x2750>
  40228c:	add	x1, x1, #0xa58
  402290:	mov	x0, #0x0                   	// #0
  402294:	bl	401820 <dcgettext@plt>
  402298:	mov	x1, x19
  40229c:	bl	401530 <fputs@plt>
  4022a0:	adrp	x20, 404000 <ferror@plt+0x2750>
  4022a4:	add	x20, x20, #0xe70
  4022a8:	add	x1, x20, #0x100
  4022ac:	mov	x0, x19
  4022b0:	bl	401a10 <ferror@plt+0x160>
  4022b4:	mov	x1, x19
  4022b8:	mov	w0, #0xa                   	// #10
  4022bc:	bl	4015a0 <fputc@plt>
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	adrp	x1, 404000 <ferror@plt+0x2750>
  4022c8:	add	x1, x1, #0xa70
  4022cc:	mov	x0, #0x0                   	// #0
  4022d0:	bl	401820 <dcgettext@plt>
  4022d4:	mov	x1, x19
  4022d8:	bl	401530 <fputs@plt>
  4022dc:	mov	x1, x20
  4022e0:	mov	x0, x19
  4022e4:	bl	401a10 <ferror@plt+0x160>
  4022e8:	mov	w2, #0x5                   	// #5
  4022ec:	adrp	x1, 404000 <ferror@plt+0x2750>
  4022f0:	add	x1, x1, #0xa88
  4022f4:	mov	x0, #0x0                   	// #0
  4022f8:	bl	401820 <dcgettext@plt>
  4022fc:	adrp	x1, 404000 <ferror@plt+0x2750>
  402300:	add	x1, x1, #0xaa8
  402304:	bl	401850 <printf@plt>
  402308:	mov	w0, #0x0                   	// #0
  40230c:	bl	401540 <exit@plt>
  402310:	str	w0, [sp, #124]
  402314:	ldr	w0, [sp, #108]
  402318:	b	401dec <ferror@plt+0x53c>
  40231c:	mov	w25, w0
  402320:	ldr	w0, [sp, #108]
  402324:	b	401dec <ferror@plt+0x53c>
  402328:	str	w0, [sp, #124]
  40232c:	ldr	w0, [sp, #108]
  402330:	b	401dec <ferror@plt+0x53c>
  402334:	adrp	x0, 417000 <ferror@plt+0x15750>
  402338:	ldr	w0, [x0, #536]
  40233c:	sub	w20, w20, w0
  402340:	cmp	w20, #0x2
  402344:	b.eq	402398 <ferror@plt+0xae8>  // b.none
  402348:	mov	w2, #0x5                   	// #5
  40234c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402350:	add	x1, x1, #0xaf8
  402354:	mov	x0, #0x0                   	// #0
  402358:	bl	401820 <dcgettext@plt>
  40235c:	bl	4017e0 <warnx@plt>
  402360:	adrp	x0, 417000 <ferror@plt+0x15750>
  402364:	ldr	x19, [x0, #520]
  402368:	mov	w2, #0x5                   	// #5
  40236c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402370:	add	x1, x1, #0xab8
  402374:	mov	x0, #0x0                   	// #0
  402378:	bl	401820 <dcgettext@plt>
  40237c:	adrp	x1, 417000 <ferror@plt+0x15750>
  402380:	ldr	x2, [x1, #552]
  402384:	mov	x1, x0
  402388:	mov	x0, x19
  40238c:	bl	401870 <fprintf@plt>
  402390:	mov	w0, #0x1                   	// #1
  402394:	bl	401540 <exit@plt>
  402398:	ldr	x19, [x21, w0, sxtw #3]
  40239c:	mov	x1, x19
  4023a0:	adrp	x0, 404000 <ferror@plt+0x2750>
  4023a4:	add	x0, x0, #0xe70
  4023a8:	add	x0, x0, #0x100
  4023ac:	bl	401aa8 <ferror@plt+0x1f8>
  4023b0:	str	w0, [sp, #220]
  4023b4:	tbnz	w0, #31, 402414 <ferror@plt+0xb64>
  4023b8:	ldr	w0, [sp, #220]
  4023bc:	cmp	w0, #0x10
  4023c0:	b.eq	40243c <ferror@plt+0xb8c>  // b.none
  4023c4:	adrp	x0, 417000 <ferror@plt+0x15750>
  4023c8:	ldrsw	x0, [x0, #536]
  4023cc:	add	x0, x0, #0x1
  4023d0:	ldr	x20, [x21, x0, lsl #3]
  4023d4:	mov	w1, #0x102                 	// #258
  4023d8:	mov	x0, x20
  4023dc:	bl	401610 <open@plt>
  4023e0:	mov	w19, w0
  4023e4:	tbnz	w0, #31, 40248c <ferror@plt+0xbdc>
  4023e8:	bl	401800 <isatty@plt>
  4023ec:	cbnz	w0, 4024b0 <ferror@plt+0xc00>
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	adrp	x1, 404000 <ferror@plt+0x2750>
  4023f8:	add	x1, x1, #0xb48
  4023fc:	mov	x0, #0x0                   	// #0
  402400:	bl	401820 <dcgettext@plt>
  402404:	mov	x2, x20
  402408:	mov	x1, x0
  40240c:	mov	w0, #0x1                   	// #1
  402410:	bl	401830 <errx@plt>
  402414:	mov	w2, #0x5                   	// #5
  402418:	adrp	x1, 404000 <ferror@plt+0x2750>
  40241c:	add	x1, x1, #0xb10
  402420:	mov	x0, #0x0                   	// #0
  402424:	bl	401820 <dcgettext@plt>
  402428:	mov	x1, x0
  40242c:	mov	x0, x19
  402430:	bl	4033a4 <ferror@plt+0x1af4>
  402434:	str	w0, [sp, #220]
  402438:	b	4023b8 <ferror@plt+0xb08>
  40243c:	ldr	w1, [sp, #136]
  402440:	cmp	w1, #0x0
  402444:	mov	w0, #0xc200                	// #49664
  402448:	movk	w0, #0x1, lsl #16
  40244c:	csel	w0, w1, w0, ne  // ne = any
  402450:	str	w0, [sp, #136]
  402454:	ldr	w1, [sp, #108]
  402458:	cmp	w1, #0x2d
  40245c:	mov	w0, #0x38                  	// #56
  402460:	csel	w0, w1, w0, ne  // ne = any
  402464:	str	w0, [sp, #108]
  402468:	ldr	w1, [sp, #124]
  40246c:	cmp	w1, #0x2d
  402470:	mov	w0, #0x6e                  	// #110
  402474:	csel	w0, w1, w0, ne  // ne = any
  402478:	str	w0, [sp, #124]
  40247c:	cmp	w25, #0x2d
  402480:	mov	w0, #0x31                  	// #49
  402484:	csel	w25, w25, w0, ne  // ne = any
  402488:	b	4023c4 <ferror@plt+0xb14>
  40248c:	mov	w2, #0x5                   	// #5
  402490:	adrp	x1, 404000 <ferror@plt+0x2750>
  402494:	add	x1, x1, #0xb38
  402498:	mov	x0, #0x0                   	// #0
  40249c:	bl	401820 <dcgettext@plt>
  4024a0:	mov	x2, x20
  4024a4:	mov	x1, x0
  4024a8:	mov	w0, #0x1                   	// #1
  4024ac:	bl	401880 <err@plt>
  4024b0:	mov	x1, x20
  4024b4:	adrp	x0, 404000 <ferror@plt+0x2750>
  4024b8:	add	x0, x0, #0xb60
  4024bc:	bl	401af8 <ferror@plt+0x248>
  4024c0:	add	x1, sp, #0xe0
  4024c4:	mov	w0, w19
  4024c8:	bl	4015d0 <tcgetattr@plt>
  4024cc:	tbnz	w0, #31, 402500 <ferror@plt+0xc50>
  4024d0:	add	x0, sp, #0xe0
  4024d4:	bl	401810 <cfmakeraw@plt>
  4024d8:	ldr	w0, [sp, #136]
  4024dc:	cbnz	w0, 402524 <ferror@plt+0xc74>
  4024e0:	cmp	w25, #0x31
  4024e4:	b.eq	402590 <ferror@plt+0xce0>  // b.none
  4024e8:	cmp	w25, #0x32
  4024ec:	b.ne	402564 <ferror@plt+0xcb4>  // b.any
  4024f0:	ldr	w0, [sp, #232]
  4024f4:	orr	w0, w0, #0x40
  4024f8:	str	w0, [sp, #232]
  4024fc:	b	40256c <ferror@plt+0xcbc>
  402500:	mov	w2, #0x5                   	// #5
  402504:	adrp	x1, 404000 <ferror@plt+0x2750>
  402508:	add	x1, x1, #0xb70
  40250c:	mov	x0, #0x0                   	// #0
  402510:	bl	401820 <dcgettext@plt>
  402514:	mov	x2, x20
  402518:	mov	x1, x0
  40251c:	mov	w0, #0x1                   	// #1
  402520:	bl	401880 <err@plt>
  402524:	ldr	w21, [sp, #136]
  402528:	mov	w1, w21
  40252c:	add	x0, sp, #0xe0
  402530:	bl	401760 <cfsetspeed@plt>
  402534:	cbz	w0, 4024e0 <ferror@plt+0xc30>
  402538:	adrp	x0, 404000 <ferror@plt+0x2750>
  40253c:	add	x0, x0, #0xb98
  402540:	bl	401af8 <ferror@plt+0x248>
  402544:	str	w21, [sp, #276]
  402548:	str	w21, [sp, #280]
  40254c:	ldr	w0, [sp, #232]
  402550:	mov	w1, #0xffffeff0            	// #-4112
  402554:	and	w0, w0, w1
  402558:	orr	w0, w0, #0x1000
  40255c:	str	w0, [sp, #232]
  402560:	b	4024e0 <ferror@plt+0xc30>
  402564:	cmp	w25, #0x2d
  402568:	b.ne	4025a0 <ferror@plt+0xcf0>  // b.any
  40256c:	ldr	w0, [sp, #108]
  402570:	cmp	w0, #0x37
  402574:	b.eq	4025e4 <ferror@plt+0xd34>  // b.none
  402578:	cmp	w0, #0x38
  40257c:	b.ne	4025a4 <ferror@plt+0xcf4>  // b.any
  402580:	ldr	w0, [sp, #232]
  402584:	orr	w0, w0, #0x30
  402588:	str	w0, [sp, #232]
  40258c:	b	4025ac <ferror@plt+0xcfc>
  402590:	ldr	w0, [sp, #232]
  402594:	and	w0, w0, #0xffffffbf
  402598:	str	w0, [sp, #232]
  40259c:	b	40256c <ferror@plt+0xcbc>
  4025a0:	bl	4016f0 <abort@plt>
  4025a4:	cmp	w0, #0x2d
  4025a8:	b.ne	4025f8 <ferror@plt+0xd48>  // b.any
  4025ac:	ldr	w0, [sp, #124]
  4025b0:	cmp	w0, #0x6e
  4025b4:	b.eq	402618 <ferror@plt+0xd68>  // b.none
  4025b8:	cmp	w0, #0x6e
  4025bc:	b.gt	4025fc <ferror@plt+0xd4c>
  4025c0:	cmp	w0, #0x2d
  4025c4:	b.eq	402624 <ferror@plt+0xd74>  // b.none
  4025c8:	cmp	w0, #0x65
  4025cc:	b.ne	4026dc <ferror@plt+0xe2c>  // b.any
  4025d0:	ldr	w0, [sp, #232]
  4025d4:	and	w0, w0, #0xfffffdff
  4025d8:	orr	w0, w0, #0x100
  4025dc:	str	w0, [sp, #232]
  4025e0:	b	402624 <ferror@plt+0xd74>
  4025e4:	ldr	w0, [sp, #232]
  4025e8:	and	w0, w0, #0xffffffcf
  4025ec:	orr	w0, w0, #0x20
  4025f0:	str	w0, [sp, #232]
  4025f4:	b	4025ac <ferror@plt+0xcfc>
  4025f8:	bl	4016f0 <abort@plt>
  4025fc:	ldr	w0, [sp, #124]
  402600:	cmp	w0, #0x6f
  402604:	b.ne	4026dc <ferror@plt+0xe2c>  // b.any
  402608:	ldr	w0, [sp, #232]
  40260c:	orr	w0, w0, #0x300
  402610:	str	w0, [sp, #232]
  402614:	b	402624 <ferror@plt+0xd74>
  402618:	ldr	w0, [sp, #232]
  40261c:	and	w0, w0, #0xfffffcff
  402620:	str	w0, [sp, #232]
  402624:	ldr	w0, [sp, #232]
  402628:	orr	w0, w0, #0x80
  40262c:	str	w0, [sp, #232]
  402630:	ldr	w0, [sp, #224]
  402634:	orr	w24, w24, w0
  402638:	ldr	w0, [sp, #120]
  40263c:	bic	w24, w24, w0
  402640:	str	w24, [sp, #224]
  402644:	add	x2, sp, #0xe0
  402648:	mov	w1, #0x2                   	// #2
  40264c:	mov	w0, w19
  402650:	bl	4017f0 <tcsetattr@plt>
  402654:	tbnz	w0, #31, 4026e0 <ferror@plt+0xe30>
  402658:	ldr	w5, [sp, #232]
  40265c:	mov	w4, w25
  402660:	ldr	w3, [sp, #124]
  402664:	ldr	w2, [sp, #108]
  402668:	ldr	w1, [sp, #136]
  40266c:	adrp	x0, 404000 <ferror@plt+0x2750>
  402670:	add	x0, x0, #0xbe0
  402674:	bl	401af8 <ferror@plt+0x248>
  402678:	ldr	x0, [sp, #128]
  40267c:	cbz	x0, 402688 <ferror@plt+0xdd8>
  402680:	ldrsb	w0, [x0]
  402684:	cbnz	w0, 402704 <ferror@plt+0xe54>
  402688:	add	x2, sp, #0xdc
  40268c:	mov	x1, #0x5423                	// #21539
  402690:	mov	w0, w19
  402694:	bl	401890 <ioctl@plt>
  402698:	tbnz	w0, #31, 4027a4 <ferror@plt+0xef4>
  40269c:	ldr	w1, [sp, #220]
  4026a0:	adrp	x0, 404000 <ferror@plt+0x2750>
  4026a4:	add	x0, x0, #0xc58
  4026a8:	bl	401af8 <ferror@plt+0x248>
  4026ac:	ldr	w0, [sp, #220]
  4026b0:	cmp	w0, #0x15
  4026b4:	b.eq	4027c4 <ferror@plt+0xf14>  // b.none
  4026b8:	adrp	x0, 417000 <ferror@plt+0x15750>
  4026bc:	ldr	w0, [x0, #564]
  4026c0:	cbnz	w0, 4026d0 <ferror@plt+0xe20>
  4026c4:	mov	w1, #0x0                   	// #0
  4026c8:	bl	401560 <daemon@plt>
  4026cc:	tbnz	w0, #31, 402808 <ferror@plt+0xf58>
  4026d0:	bl	401580 <pause@plt>
  4026d4:	mov	w0, #0x0                   	// #0
  4026d8:	bl	401540 <exit@plt>
  4026dc:	bl	4016f0 <abort@plt>
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	adrp	x1, 404000 <ferror@plt+0x2750>
  4026e8:	add	x1, x1, #0xbb8
  4026ec:	mov	x0, #0x0                   	// #0
  4026f0:	bl	401820 <dcgettext@plt>
  4026f4:	mov	x2, x20
  4026f8:	mov	x1, x0
  4026fc:	mov	w0, #0x1                   	// #1
  402700:	bl	401880 <err@plt>
  402704:	ldr	x21, [sp, #128]
  402708:	mov	x1, x21
  40270c:	adrp	x0, 404000 <ferror@plt+0x2750>
  402710:	add	x0, x0, #0xc08
  402714:	bl	401af8 <ferror@plt+0x248>
  402718:	mov	x0, x21
  40271c:	bl	401520 <strlen@plt>
  402720:	mov	x22, x0
  402724:	mov	x23, #0xb280                	// #45696
  402728:	movk	x23, #0xee6, lsl #16
  40272c:	b	40274c <ferror@plt+0xe9c>
  402730:	ldr	w0, [x21]
  402734:	cmp	w0, #0x4
  402738:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40273c:	b.ne	402828 <ferror@plt+0xf78>  // b.any
  402740:	ldr	w0, [x21]
  402744:	cmp	w0, #0xb
  402748:	b.eq	40278c <ferror@plt+0xedc>  // b.none
  40274c:	cbz	x22, 40284c <ferror@plt+0xf9c>
  402750:	bl	401860 <__errno_location@plt>
  402754:	mov	x21, x0
  402758:	str	wzr, [x0]
  40275c:	mov	x2, x22
  402760:	ldr	x24, [sp, #128]
  402764:	mov	x1, x24
  402768:	mov	w0, w19
  40276c:	bl	4016e0 <write@plt>
  402770:	cmp	x0, #0x0
  402774:	b.le	402730 <ferror@plt+0xe80>
  402778:	subs	x22, x22, x0
  40277c:	add	x0, x24, x0
  402780:	csel	x0, x0, x24, ne  // ne = any
  402784:	str	x0, [sp, #128]
  402788:	b	402740 <ferror@plt+0xe90>
  40278c:	str	xzr, [sp, #144]
  402790:	str	x23, [sp, #152]
  402794:	mov	x1, #0x0                   	// #0
  402798:	add	x0, sp, #0x90
  40279c:	bl	401780 <nanosleep@plt>
  4027a0:	b	40274c <ferror@plt+0xe9c>
  4027a4:	mov	w2, #0x5                   	// #5
  4027a8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4027ac:	add	x1, x1, #0xc38
  4027b0:	mov	x0, #0x0                   	// #0
  4027b4:	bl	401820 <dcgettext@plt>
  4027b8:	mov	x1, x0
  4027bc:	mov	w0, #0x1                   	// #1
  4027c0:	bl	401880 <err@plt>
  4027c4:	add	x2, sp, #0x90
  4027c8:	mov	x1, #0x4700                	// #18176
  4027cc:	movk	x1, #0x804c, lsl #16
  4027d0:	mov	w0, w19
  4027d4:	bl	401890 <ioctl@plt>
  4027d8:	mov	w0, #0x1                   	// #1
  4027dc:	str	w0, [sp, #152]
  4027e0:	str	wzr, [sp, #148]
  4027e4:	mov	w0, #0x7f                  	// #127
  4027e8:	str	w0, [sp, #172]
  4027ec:	str	w0, [sp, #176]
  4027f0:	add	x2, sp, #0x90
  4027f4:	mov	x1, #0x4701                	// #18177
  4027f8:	movk	x1, #0x404c, lsl #16
  4027fc:	mov	w0, w19
  402800:	bl	401890 <ioctl@plt>
  402804:	b	4026b8 <ferror@plt+0xe08>
  402808:	mov	w2, #0x5                   	// #5
  40280c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402810:	add	x1, x1, #0xc78
  402814:	mov	x0, #0x0                   	// #0
  402818:	bl	401820 <dcgettext@plt>
  40281c:	mov	x1, x0
  402820:	mov	w0, #0x1                   	// #1
  402824:	bl	401880 <err@plt>
  402828:	mov	w2, #0x5                   	// #5
  40282c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402830:	add	x1, x1, #0xc90
  402834:	mov	x0, #0x0                   	// #0
  402838:	bl	401820 <dcgettext@plt>
  40283c:	mov	x2, x20
  402840:	mov	x1, x0
  402844:	mov	w0, #0x1                   	// #1
  402848:	bl	401880 <err@plt>
  40284c:	ldr	w0, [sp, #140]
  402850:	cbz	w0, 402688 <ferror@plt+0xdd8>
  402854:	ldr	w20, [sp, #140]
  402858:	mov	w1, w20
  40285c:	adrp	x0, 404000 <ferror@plt+0x2750>
  402860:	add	x0, x0, #0xc20
  402864:	bl	401af8 <ferror@plt+0x248>
  402868:	mov	w0, w20
  40286c:	bl	401670 <sleep@plt>
  402870:	b	402688 <ferror@plt+0xdd8>
  402874:	str	xzr, [x1]
  402878:	cbnz	x0, 402884 <ferror@plt+0xfd4>
  40287c:	b	4028dc <ferror@plt+0x102c>
  402880:	add	x0, x0, #0x1
  402884:	ldrsb	w2, [x0]
  402888:	cmp	w2, #0x2f
  40288c:	b.ne	40289c <ferror@plt+0xfec>  // b.any
  402890:	ldrsb	w2, [x0, #1]
  402894:	cmp	w2, #0x2f
  402898:	b.eq	402880 <ferror@plt+0xfd0>  // b.none
  40289c:	ldrsb	w2, [x0]
  4028a0:	cbz	w2, 4028e0 <ferror@plt+0x1030>
  4028a4:	mov	x2, #0x1                   	// #1
  4028a8:	str	x2, [x1]
  4028ac:	add	x3, x0, x2
  4028b0:	ldrsb	w2, [x0, #1]
  4028b4:	cmp	w2, #0x2f
  4028b8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4028bc:	b.eq	4028dc <ferror@plt+0x102c>  // b.none
  4028c0:	ldr	x2, [x1]
  4028c4:	add	x2, x2, #0x1
  4028c8:	str	x2, [x1]
  4028cc:	ldrsb	w2, [x3, #1]!
  4028d0:	cmp	w2, #0x2f
  4028d4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4028d8:	b.ne	4028c0 <ferror@plt+0x1010>  // b.any
  4028dc:	ret
  4028e0:	mov	x0, #0x0                   	// #0
  4028e4:	b	4028dc <ferror@plt+0x102c>
  4028e8:	stp	x29, x30, [sp, #-80]!
  4028ec:	mov	x29, sp
  4028f0:	stp	x19, x20, [sp, #16]
  4028f4:	stp	x21, x22, [sp, #32]
  4028f8:	stp	x23, x24, [sp, #48]
  4028fc:	mov	x24, x1
  402900:	ldrsb	w1, [x0]
  402904:	cbz	w1, 402984 <ferror@plt+0x10d4>
  402908:	str	x25, [sp, #64]
  40290c:	mov	x19, #0x1                   	// #1
  402910:	mov	w21, #0x0                   	// #0
  402914:	mov	w23, #0x0                   	// #0
  402918:	mov	w25, #0x1                   	// #1
  40291c:	sub	x22, x0, #0x1
  402920:	b	402938 <ferror@plt+0x1088>
  402924:	mov	w21, w23
  402928:	mov	w20, w19
  40292c:	add	x19, x19, #0x1
  402930:	ldrsb	w1, [x22, x19]
  402934:	cbz	w1, 402964 <ferror@plt+0x10b4>
  402938:	sub	w20, w19, #0x1
  40293c:	cbnz	w21, 402924 <ferror@plt+0x1074>
  402940:	cmp	w1, #0x5c
  402944:	b.eq	40295c <ferror@plt+0x10ac>  // b.none
  402948:	mov	x0, x24
  40294c:	bl	4017c0 <strchr@plt>
  402950:	cbz	x0, 402928 <ferror@plt+0x1078>
  402954:	ldr	x25, [sp, #64]
  402958:	b	402968 <ferror@plt+0x10b8>
  40295c:	mov	w21, w25
  402960:	b	402928 <ferror@plt+0x1078>
  402964:	ldr	x25, [sp, #64]
  402968:	sub	w0, w20, w21
  40296c:	sxtw	x0, w0
  402970:	ldp	x19, x20, [sp, #16]
  402974:	ldp	x21, x22, [sp, #32]
  402978:	ldp	x23, x24, [sp, #48]
  40297c:	ldp	x29, x30, [sp], #80
  402980:	ret
  402984:	mov	w20, #0x0                   	// #0
  402988:	mov	w21, #0x0                   	// #0
  40298c:	b	402968 <ferror@plt+0x10b8>
  402990:	stp	x29, x30, [sp, #-64]!
  402994:	mov	x29, sp
  402998:	stp	x19, x20, [sp, #16]
  40299c:	stp	x21, x22, [sp, #32]
  4029a0:	mov	x19, x0
  4029a4:	mov	x22, x1
  4029a8:	mov	w21, w2
  4029ac:	str	xzr, [sp, #56]
  4029b0:	bl	401860 <__errno_location@plt>
  4029b4:	str	wzr, [x0]
  4029b8:	cbz	x19, 4029c8 <ferror@plt+0x1118>
  4029bc:	mov	x20, x0
  4029c0:	ldrsb	w0, [x19]
  4029c4:	cbnz	w0, 4029e4 <ferror@plt+0x1134>
  4029c8:	mov	x3, x19
  4029cc:	mov	x2, x22
  4029d0:	adrp	x1, 405000 <ferror@plt+0x3750>
  4029d4:	add	x1, x1, #0x290
  4029d8:	adrp	x0, 417000 <ferror@plt+0x15750>
  4029dc:	ldr	w0, [x0, #512]
  4029e0:	bl	401830 <errx@plt>
  4029e4:	mov	w3, #0x0                   	// #0
  4029e8:	mov	w2, w21
  4029ec:	add	x1, sp, #0x38
  4029f0:	mov	x0, x19
  4029f4:	bl	401690 <__strtoul_internal@plt>
  4029f8:	ldr	w1, [x20]
  4029fc:	cbnz	w1, 402a28 <ferror@plt+0x1178>
  402a00:	ldr	x1, [sp, #56]
  402a04:	cmp	x1, x19
  402a08:	b.eq	4029c8 <ferror@plt+0x1118>  // b.none
  402a0c:	cbz	x1, 402a18 <ferror@plt+0x1168>
  402a10:	ldrsb	w1, [x1]
  402a14:	cbnz	w1, 4029c8 <ferror@plt+0x1118>
  402a18:	ldp	x19, x20, [sp, #16]
  402a1c:	ldp	x21, x22, [sp, #32]
  402a20:	ldp	x29, x30, [sp], #64
  402a24:	ret
  402a28:	cmp	w1, #0x22
  402a2c:	b.ne	4029c8 <ferror@plt+0x1118>  // b.any
  402a30:	mov	x3, x19
  402a34:	mov	x2, x22
  402a38:	adrp	x1, 405000 <ferror@plt+0x3750>
  402a3c:	add	x1, x1, #0x290
  402a40:	adrp	x0, 417000 <ferror@plt+0x15750>
  402a44:	ldr	w0, [x0, #512]
  402a48:	bl	401880 <err@plt>
  402a4c:	stp	x29, x30, [sp, #-32]!
  402a50:	mov	x29, sp
  402a54:	stp	x19, x20, [sp, #16]
  402a58:	mov	x20, x0
  402a5c:	mov	x19, x1
  402a60:	bl	402990 <ferror@plt+0x10e0>
  402a64:	mov	x1, #0xffffffff            	// #4294967295
  402a68:	cmp	x0, x1
  402a6c:	b.hi	402a7c <ferror@plt+0x11cc>  // b.pmore
  402a70:	ldp	x19, x20, [sp, #16]
  402a74:	ldp	x29, x30, [sp], #32
  402a78:	ret
  402a7c:	bl	401860 <__errno_location@plt>
  402a80:	mov	w1, #0x22                  	// #34
  402a84:	str	w1, [x0]
  402a88:	mov	x3, x20
  402a8c:	mov	x2, x19
  402a90:	adrp	x1, 405000 <ferror@plt+0x3750>
  402a94:	add	x1, x1, #0x290
  402a98:	adrp	x0, 417000 <ferror@plt+0x15750>
  402a9c:	ldr	w0, [x0, #512]
  402aa0:	bl	401880 <err@plt>
  402aa4:	stp	x29, x30, [sp, #-32]!
  402aa8:	mov	x29, sp
  402aac:	stp	x19, x20, [sp, #16]
  402ab0:	mov	x20, x0
  402ab4:	mov	x19, x1
  402ab8:	bl	402a4c <ferror@plt+0x119c>
  402abc:	mov	w1, #0xffff                	// #65535
  402ac0:	cmp	w0, w1
  402ac4:	b.hi	402ad4 <ferror@plt+0x1224>  // b.pmore
  402ac8:	ldp	x19, x20, [sp, #16]
  402acc:	ldp	x29, x30, [sp], #32
  402ad0:	ret
  402ad4:	bl	401860 <__errno_location@plt>
  402ad8:	mov	w1, #0x22                  	// #34
  402adc:	str	w1, [x0]
  402ae0:	mov	x3, x20
  402ae4:	mov	x2, x19
  402ae8:	adrp	x1, 405000 <ferror@plt+0x3750>
  402aec:	add	x1, x1, #0x290
  402af0:	adrp	x0, 417000 <ferror@plt+0x15750>
  402af4:	ldr	w0, [x0, #512]
  402af8:	bl	401880 <err@plt>
  402afc:	adrp	x1, 417000 <ferror@plt+0x15750>
  402b00:	str	w0, [x1, #512]
  402b04:	ret
  402b08:	stp	x29, x30, [sp, #-128]!
  402b0c:	mov	x29, sp
  402b10:	stp	x19, x20, [sp, #16]
  402b14:	str	xzr, [x1]
  402b18:	cbz	x0, 402f28 <ferror@plt+0x1678>
  402b1c:	stp	x21, x22, [sp, #32]
  402b20:	mov	x19, x0
  402b24:	mov	x21, x1
  402b28:	mov	x22, x2
  402b2c:	ldrsb	w0, [x0]
  402b30:	cbz	w0, 402f30 <ferror@plt+0x1680>
  402b34:	stp	x23, x24, [sp, #48]
  402b38:	bl	401740 <__ctype_b_loc@plt>
  402b3c:	mov	x24, x0
  402b40:	ldr	x4, [x0]
  402b44:	mov	x1, x19
  402b48:	ldrsb	w2, [x1]
  402b4c:	and	x0, x2, #0xff
  402b50:	ldrh	w3, [x4, x0, lsl #1]
  402b54:	tbz	w3, #13, 402b60 <ferror@plt+0x12b0>
  402b58:	add	x1, x1, #0x1
  402b5c:	b	402b48 <ferror@plt+0x1298>
  402b60:	cmp	w2, #0x2d
  402b64:	b.eq	402f54 <ferror@plt+0x16a4>  // b.none
  402b68:	stp	x25, x26, [sp, #64]
  402b6c:	bl	401860 <__errno_location@plt>
  402b70:	mov	x25, x0
  402b74:	str	wzr, [x0]
  402b78:	str	xzr, [sp, #120]
  402b7c:	mov	w3, #0x0                   	// #0
  402b80:	mov	w2, #0x0                   	// #0
  402b84:	add	x1, sp, #0x78
  402b88:	mov	x0, x19
  402b8c:	bl	401690 <__strtoul_internal@plt>
  402b90:	mov	x26, x0
  402b94:	ldr	x20, [sp, #120]
  402b98:	cmp	x20, x19
  402b9c:	b.eq	402bd8 <ferror@plt+0x1328>  // b.none
  402ba0:	ldr	w0, [x25]
  402ba4:	cbz	w0, 402bb4 <ferror@plt+0x1304>
  402ba8:	sub	x1, x26, #0x1
  402bac:	cmn	x1, #0x3
  402bb0:	b.hi	402bf4 <ferror@plt+0x1344>  // b.pmore
  402bb4:	cbz	x20, 402ef4 <ferror@plt+0x1644>
  402bb8:	ldrsb	w0, [x20]
  402bbc:	cbz	w0, 402efc <ferror@plt+0x164c>
  402bc0:	stp	x27, x28, [sp, #80]
  402bc4:	mov	w19, #0x0                   	// #0
  402bc8:	mov	x27, #0x0                   	// #0
  402bcc:	add	x0, sp, #0x78
  402bd0:	str	x0, [sp, #104]
  402bd4:	b	402ce0 <ferror@plt+0x1430>
  402bd8:	ldr	w0, [x25]
  402bdc:	mov	w20, #0xffffffea            	// #-22
  402be0:	cbnz	w0, 402bf4 <ferror@plt+0x1344>
  402be4:	ldp	x21, x22, [sp, #32]
  402be8:	ldp	x23, x24, [sp, #48]
  402bec:	ldp	x25, x26, [sp, #64]
  402bf0:	b	402f38 <ferror@plt+0x1688>
  402bf4:	neg	w20, w0
  402bf8:	b	402f04 <ferror@plt+0x1654>
  402bfc:	ldrsb	w0, [x20, #2]
  402c00:	and	w0, w0, #0xffffffdf
  402c04:	cmp	w0, #0x42
  402c08:	b.ne	402d00 <ferror@plt+0x1450>  // b.any
  402c0c:	ldrsb	w0, [x20, #3]
  402c10:	cbnz	w0, 402d00 <ferror@plt+0x1450>
  402c14:	mov	w23, #0x400                 	// #1024
  402c18:	b	402c24 <ferror@plt+0x1374>
  402c1c:	cbnz	w0, 402d00 <ferror@plt+0x1450>
  402c20:	mov	w23, #0x400                 	// #1024
  402c24:	ldrsb	w20, [x20]
  402c28:	mov	w1, w20
  402c2c:	adrp	x0, 405000 <ferror@plt+0x3750>
  402c30:	add	x0, x0, #0x2a0
  402c34:	bl	4017c0 <strchr@plt>
  402c38:	cbz	x0, 402ddc <ferror@plt+0x152c>
  402c3c:	adrp	x2, 405000 <ferror@plt+0x3750>
  402c40:	add	x2, x2, #0x2a0
  402c44:	sub	x0, x0, x2
  402c48:	add	w2, w0, #0x1
  402c4c:	cbz	w2, 402ff4 <ferror@plt+0x1744>
  402c50:	sxtw	x3, w23
  402c54:	umulh	x0, x26, x3
  402c58:	cbnz	x0, 402e24 <ferror@plt+0x1574>
  402c5c:	sub	w1, w2, #0x2
  402c60:	mul	x26, x26, x3
  402c64:	cmn	w1, #0x1
  402c68:	b.eq	402e04 <ferror@plt+0x1554>  // b.none
  402c6c:	umulh	x0, x26, x3
  402c70:	sub	w1, w1, #0x1
  402c74:	cbz	x0, 402c60 <ferror@plt+0x13b0>
  402c78:	mov	w20, #0xffffffde            	// #-34
  402c7c:	b	402e08 <ferror@plt+0x1558>
  402c80:	ldrsb	w0, [x20]
  402c84:	cbz	w0, 402f94 <ferror@plt+0x16e4>
  402c88:	mov	x2, x23
  402c8c:	mov	x1, x20
  402c90:	mov	x0, x28
  402c94:	bl	401630 <strncmp@plt>
  402c98:	cbnz	w0, 402fac <ferror@plt+0x16fc>
  402c9c:	add	x1, x20, x23
  402ca0:	ldrsb	w0, [x20, x23]
  402ca4:	cmp	w0, #0x30
  402ca8:	b.ne	402d38 <ferror@plt+0x1488>  // b.any
  402cac:	mov	x20, x1
  402cb0:	add	w2, w19, #0x1
  402cb4:	sub	w19, w20, w1
  402cb8:	add	w19, w19, w2
  402cbc:	ldrsb	w0, [x20, #1]!
  402cc0:	cmp	w0, #0x30
  402cc4:	b.eq	402cb4 <ferror@plt+0x1404>  // b.none
  402cc8:	sxtb	x0, w0
  402ccc:	ldr	x1, [x24]
  402cd0:	ldrh	w0, [x1, x0, lsl #1]
  402cd4:	tbnz	w0, #11, 402d40 <ferror@plt+0x1490>
  402cd8:	str	x20, [sp, #120]
  402cdc:	ldr	x20, [sp, #120]
  402ce0:	ldrsb	w0, [x20, #1]
  402ce4:	cmp	w0, #0x69
  402ce8:	b.eq	402bfc <ferror@plt+0x134c>  // b.none
  402cec:	and	w1, w0, #0xffffffdf
  402cf0:	cmp	w1, #0x42
  402cf4:	b.ne	402c1c <ferror@plt+0x136c>  // b.any
  402cf8:	ldrsb	w0, [x20, #2]
  402cfc:	cbz	w0, 402dd4 <ferror@plt+0x1524>
  402d00:	bl	4015c0 <localeconv@plt>
  402d04:	cbz	x0, 402f64 <ferror@plt+0x16b4>
  402d08:	ldr	x28, [x0]
  402d0c:	cbz	x28, 402f7c <ferror@plt+0x16cc>
  402d10:	mov	x0, x28
  402d14:	bl	401520 <strlen@plt>
  402d18:	mov	x23, x0
  402d1c:	cbz	x27, 402c80 <ferror@plt+0x13d0>
  402d20:	mov	w20, #0xffffffea            	// #-22
  402d24:	ldp	x21, x22, [sp, #32]
  402d28:	ldp	x23, x24, [sp, #48]
  402d2c:	ldp	x25, x26, [sp, #64]
  402d30:	ldp	x27, x28, [sp, #80]
  402d34:	b	402f38 <ferror@plt+0x1688>
  402d38:	mov	x20, x1
  402d3c:	b	402cc8 <ferror@plt+0x1418>
  402d40:	str	wzr, [x25]
  402d44:	str	xzr, [sp, #120]
  402d48:	mov	w3, #0x0                   	// #0
  402d4c:	mov	w2, #0x0                   	// #0
  402d50:	ldr	x1, [sp, #104]
  402d54:	mov	x0, x20
  402d58:	bl	401690 <__strtoul_internal@plt>
  402d5c:	mov	x27, x0
  402d60:	ldr	x0, [sp, #120]
  402d64:	cmp	x0, x20
  402d68:	b.eq	402da8 <ferror@plt+0x14f8>  // b.none
  402d6c:	ldr	w1, [x25]
  402d70:	cbz	w1, 402d80 <ferror@plt+0x14d0>
  402d74:	sub	x2, x27, #0x1
  402d78:	cmn	x2, #0x3
  402d7c:	b.hi	402dc8 <ferror@plt+0x1518>  // b.pmore
  402d80:	cbz	x27, 402cdc <ferror@plt+0x142c>
  402d84:	cbz	x0, 402fc4 <ferror@plt+0x1714>
  402d88:	ldrsb	w0, [x0]
  402d8c:	cbnz	w0, 402cdc <ferror@plt+0x142c>
  402d90:	mov	w20, #0xffffffea            	// #-22
  402d94:	ldp	x21, x22, [sp, #32]
  402d98:	ldp	x23, x24, [sp, #48]
  402d9c:	ldp	x25, x26, [sp, #64]
  402da0:	ldp	x27, x28, [sp, #80]
  402da4:	b	402f38 <ferror@plt+0x1688>
  402da8:	ldr	w1, [x25]
  402dac:	mov	w20, #0xffffffea            	// #-22
  402db0:	cbnz	w1, 402dc8 <ferror@plt+0x1518>
  402db4:	ldp	x21, x22, [sp, #32]
  402db8:	ldp	x23, x24, [sp, #48]
  402dbc:	ldp	x25, x26, [sp, #64]
  402dc0:	ldp	x27, x28, [sp, #80]
  402dc4:	b	402f38 <ferror@plt+0x1688>
  402dc8:	neg	w20, w1
  402dcc:	ldp	x27, x28, [sp, #80]
  402dd0:	b	402f04 <ferror@plt+0x1654>
  402dd4:	mov	w23, #0x3e8                 	// #1000
  402dd8:	b	402c24 <ferror@plt+0x1374>
  402ddc:	mov	w1, w20
  402de0:	adrp	x0, 405000 <ferror@plt+0x3750>
  402de4:	add	x0, x0, #0x2b0
  402de8:	bl	4017c0 <strchr@plt>
  402dec:	cbz	x0, 402fdc <ferror@plt+0x172c>
  402df0:	adrp	x2, 405000 <ferror@plt+0x3750>
  402df4:	add	x2, x2, #0x2b0
  402df8:	sub	x0, x0, x2
  402dfc:	add	w2, w0, #0x1
  402e00:	b	402c4c <ferror@plt+0x139c>
  402e04:	mov	w20, #0x0                   	// #0
  402e08:	cbz	x22, 402e10 <ferror@plt+0x1560>
  402e0c:	str	w2, [x22]
  402e10:	cmp	x27, #0x0
  402e14:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402e18:	b.ne	402e2c <ferror@plt+0x157c>  // b.any
  402e1c:	ldp	x27, x28, [sp, #80]
  402e20:	b	402f00 <ferror@plt+0x1650>
  402e24:	mov	w20, #0xffffffde            	// #-34
  402e28:	b	402e08 <ferror@plt+0x1558>
  402e2c:	sxtw	x23, w23
  402e30:	sub	w0, w2, #0x2
  402e34:	mov	x4, #0x1                   	// #1
  402e38:	mul	x4, x4, x23
  402e3c:	cmn	w0, #0x1
  402e40:	b.eq	402e50 <ferror@plt+0x15a0>  // b.none
  402e44:	umulh	x1, x4, x23
  402e48:	sub	w0, w0, #0x1
  402e4c:	cbz	x1, 402e38 <ferror@plt+0x1588>
  402e50:	cmp	x27, #0xa
  402e54:	b.ls	402ea0 <ferror@plt+0x15f0>  // b.plast
  402e58:	mov	x0, #0xa                   	// #10
  402e5c:	add	x0, x0, x0, lsl #2
  402e60:	lsl	x1, x0, #1
  402e64:	mov	x0, x1
  402e68:	cmp	x27, x1
  402e6c:	b.hi	402e5c <ferror@plt+0x15ac>  // b.pmore
  402e70:	cmp	w19, #0x0
  402e74:	b.le	402e90 <ferror@plt+0x15e0>
  402e78:	mov	w1, #0x0                   	// #0
  402e7c:	add	x0, x0, x0, lsl #2
  402e80:	lsl	x0, x0, #1
  402e84:	add	w1, w1, #0x1
  402e88:	cmp	w19, w1
  402e8c:	b.ne	402e7c <ferror@plt+0x15cc>  // b.any
  402e90:	mov	x2, #0x1                   	// #1
  402e94:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402e98:	movk	x6, #0xcccd
  402e9c:	b	402eb0 <ferror@plt+0x1600>
  402ea0:	mov	x0, #0xa                   	// #10
  402ea4:	b	402e70 <ferror@plt+0x15c0>
  402ea8:	cmp	x5, #0x9
  402eac:	b.ls	402eec <ferror@plt+0x163c>  // b.plast
  402eb0:	umulh	x3, x27, x6
  402eb4:	lsr	x1, x3, #3
  402eb8:	add	x1, x1, x1, lsl #2
  402ebc:	sub	x1, x27, x1, lsl #1
  402ec0:	mov	x5, x27
  402ec4:	lsr	x27, x3, #3
  402ec8:	mov	x3, x2
  402ecc:	add	x2, x2, x2, lsl #2
  402ed0:	lsl	x2, x2, #1
  402ed4:	cbz	w1, 402ea8 <ferror@plt+0x15f8>
  402ed8:	udiv	x3, x0, x3
  402edc:	udiv	x1, x3, x1
  402ee0:	udiv	x1, x4, x1
  402ee4:	add	x26, x26, x1
  402ee8:	b	402ea8 <ferror@plt+0x15f8>
  402eec:	ldp	x27, x28, [sp, #80]
  402ef0:	b	402f00 <ferror@plt+0x1650>
  402ef4:	mov	w20, #0x0                   	// #0
  402ef8:	b	402f00 <ferror@plt+0x1650>
  402efc:	mov	w20, #0x0                   	// #0
  402f00:	str	x26, [x21]
  402f04:	tbnz	w20, #31, 402f18 <ferror@plt+0x1668>
  402f08:	ldp	x21, x22, [sp, #32]
  402f0c:	ldp	x23, x24, [sp, #48]
  402f10:	ldp	x25, x26, [sp, #64]
  402f14:	b	402f44 <ferror@plt+0x1694>
  402f18:	ldp	x21, x22, [sp, #32]
  402f1c:	ldp	x23, x24, [sp, #48]
  402f20:	ldp	x25, x26, [sp, #64]
  402f24:	b	402f38 <ferror@plt+0x1688>
  402f28:	mov	w20, #0xffffffea            	// #-22
  402f2c:	b	402f38 <ferror@plt+0x1688>
  402f30:	mov	w20, #0xffffffea            	// #-22
  402f34:	ldp	x21, x22, [sp, #32]
  402f38:	bl	401860 <__errno_location@plt>
  402f3c:	neg	w1, w20
  402f40:	str	w1, [x0]
  402f44:	mov	w0, w20
  402f48:	ldp	x19, x20, [sp, #16]
  402f4c:	ldp	x29, x30, [sp], #128
  402f50:	ret
  402f54:	mov	w20, #0xffffffea            	// #-22
  402f58:	ldp	x21, x22, [sp, #32]
  402f5c:	ldp	x23, x24, [sp, #48]
  402f60:	b	402f38 <ferror@plt+0x1688>
  402f64:	mov	w20, #0xffffffea            	// #-22
  402f68:	ldp	x21, x22, [sp, #32]
  402f6c:	ldp	x23, x24, [sp, #48]
  402f70:	ldp	x25, x26, [sp, #64]
  402f74:	ldp	x27, x28, [sp, #80]
  402f78:	b	402f38 <ferror@plt+0x1688>
  402f7c:	mov	w20, #0xffffffea            	// #-22
  402f80:	ldp	x21, x22, [sp, #32]
  402f84:	ldp	x23, x24, [sp, #48]
  402f88:	ldp	x25, x26, [sp, #64]
  402f8c:	ldp	x27, x28, [sp, #80]
  402f90:	b	402f38 <ferror@plt+0x1688>
  402f94:	mov	w20, #0xffffffea            	// #-22
  402f98:	ldp	x21, x22, [sp, #32]
  402f9c:	ldp	x23, x24, [sp, #48]
  402fa0:	ldp	x25, x26, [sp, #64]
  402fa4:	ldp	x27, x28, [sp, #80]
  402fa8:	b	402f38 <ferror@plt+0x1688>
  402fac:	mov	w20, #0xffffffea            	// #-22
  402fb0:	ldp	x21, x22, [sp, #32]
  402fb4:	ldp	x23, x24, [sp, #48]
  402fb8:	ldp	x25, x26, [sp, #64]
  402fbc:	ldp	x27, x28, [sp, #80]
  402fc0:	b	402f38 <ferror@plt+0x1688>
  402fc4:	mov	w20, #0xffffffea            	// #-22
  402fc8:	ldp	x21, x22, [sp, #32]
  402fcc:	ldp	x23, x24, [sp, #48]
  402fd0:	ldp	x25, x26, [sp, #64]
  402fd4:	ldp	x27, x28, [sp, #80]
  402fd8:	b	402f38 <ferror@plt+0x1688>
  402fdc:	mov	w20, #0xffffffea            	// #-22
  402fe0:	ldp	x21, x22, [sp, #32]
  402fe4:	ldp	x23, x24, [sp, #48]
  402fe8:	ldp	x25, x26, [sp, #64]
  402fec:	ldp	x27, x28, [sp, #80]
  402ff0:	b	402f38 <ferror@plt+0x1688>
  402ff4:	mov	w20, w2
  402ff8:	cbnz	x22, 402e0c <ferror@plt+0x155c>
  402ffc:	ldp	x27, x28, [sp, #80]
  403000:	b	402f00 <ferror@plt+0x1650>
  403004:	stp	x29, x30, [sp, #-16]!
  403008:	mov	x29, sp
  40300c:	mov	x2, #0x0                   	// #0
  403010:	bl	402b08 <ferror@plt+0x1258>
  403014:	ldp	x29, x30, [sp], #16
  403018:	ret
  40301c:	stp	x29, x30, [sp, #-48]!
  403020:	mov	x29, sp
  403024:	stp	x19, x20, [sp, #16]
  403028:	stp	x21, x22, [sp, #32]
  40302c:	mov	x21, x0
  403030:	mov	x22, x1
  403034:	mov	x20, x0
  403038:	cbnz	x0, 40304c <ferror@plt+0x179c>
  40303c:	cbnz	x1, 40306c <ferror@plt+0x17bc>
  403040:	mov	w0, #0x0                   	// #0
  403044:	b	40308c <ferror@plt+0x17dc>
  403048:	add	x20, x20, #0x1
  40304c:	ldrsb	w19, [x20]
  403050:	cbz	w19, 403068 <ferror@plt+0x17b8>
  403054:	bl	401740 <__ctype_b_loc@plt>
  403058:	and	x19, x19, #0xff
  40305c:	ldr	x2, [x0]
  403060:	ldrh	w2, [x2, x19, lsl #1]
  403064:	tbnz	w2, #11, 403048 <ferror@plt+0x1798>
  403068:	cbz	x22, 403070 <ferror@plt+0x17c0>
  40306c:	str	x20, [x22]
  403070:	cmp	x20, #0x0
  403074:	mov	w0, #0x0                   	// #0
  403078:	ccmp	x21, x20, #0x2, ne  // ne = any
  40307c:	b.cs	40308c <ferror@plt+0x17dc>  // b.hs, b.nlast
  403080:	ldrsb	w0, [x20]
  403084:	cmp	w0, #0x0
  403088:	cset	w0, eq  // eq = none
  40308c:	ldp	x19, x20, [sp, #16]
  403090:	ldp	x21, x22, [sp, #32]
  403094:	ldp	x29, x30, [sp], #48
  403098:	ret
  40309c:	stp	x29, x30, [sp, #-48]!
  4030a0:	mov	x29, sp
  4030a4:	stp	x19, x20, [sp, #16]
  4030a8:	stp	x21, x22, [sp, #32]
  4030ac:	mov	x21, x0
  4030b0:	mov	x22, x1
  4030b4:	mov	x20, x0
  4030b8:	cbnz	x0, 4030cc <ferror@plt+0x181c>
  4030bc:	cbnz	x1, 4030ec <ferror@plt+0x183c>
  4030c0:	mov	w0, #0x0                   	// #0
  4030c4:	b	40310c <ferror@plt+0x185c>
  4030c8:	add	x20, x20, #0x1
  4030cc:	ldrsb	w19, [x20]
  4030d0:	cbz	w19, 4030e8 <ferror@plt+0x1838>
  4030d4:	bl	401740 <__ctype_b_loc@plt>
  4030d8:	and	x19, x19, #0xff
  4030dc:	ldr	x2, [x0]
  4030e0:	ldrh	w2, [x2, x19, lsl #1]
  4030e4:	tbnz	w2, #12, 4030c8 <ferror@plt+0x1818>
  4030e8:	cbz	x22, 4030f0 <ferror@plt+0x1840>
  4030ec:	str	x20, [x22]
  4030f0:	cmp	x20, #0x0
  4030f4:	mov	w0, #0x0                   	// #0
  4030f8:	ccmp	x21, x20, #0x2, ne  // ne = any
  4030fc:	b.cs	40310c <ferror@plt+0x185c>  // b.hs, b.nlast
  403100:	ldrsb	w0, [x20]
  403104:	cmp	w0, #0x0
  403108:	cset	w0, eq  // eq = none
  40310c:	ldp	x19, x20, [sp, #16]
  403110:	ldp	x21, x22, [sp, #32]
  403114:	ldp	x29, x30, [sp], #48
  403118:	ret
  40311c:	stp	x29, x30, [sp, #-128]!
  403120:	mov	x29, sp
  403124:	stp	x19, x20, [sp, #16]
  403128:	stp	x21, x22, [sp, #32]
  40312c:	mov	x20, x0
  403130:	mov	x22, x1
  403134:	str	x2, [sp, #80]
  403138:	str	x3, [sp, #88]
  40313c:	str	x4, [sp, #96]
  403140:	str	x5, [sp, #104]
  403144:	str	x6, [sp, #112]
  403148:	str	x7, [sp, #120]
  40314c:	add	x0, sp, #0x80
  403150:	str	x0, [sp, #48]
  403154:	str	x0, [sp, #56]
  403158:	add	x0, sp, #0x50
  40315c:	str	x0, [sp, #64]
  403160:	mov	w0, #0xffffffd0            	// #-48
  403164:	str	w0, [sp, #72]
  403168:	str	wzr, [sp, #76]
  40316c:	add	x21, sp, #0x80
  403170:	b	403210 <ferror@plt+0x1960>
  403174:	add	w0, w3, #0x8
  403178:	str	w0, [sp, #72]
  40317c:	cmp	w0, #0x0
  403180:	b.le	403194 <ferror@plt+0x18e4>
  403184:	add	x0, x2, #0xf
  403188:	and	x0, x0, #0xfffffffffffffff8
  40318c:	str	x0, [sp, #48]
  403190:	b	403228 <ferror@plt+0x1978>
  403194:	ldr	x1, [x21, w3, sxtw]
  403198:	cbz	x1, 403230 <ferror@plt+0x1980>
  40319c:	cbz	w0, 4031e0 <ferror@plt+0x1930>
  4031a0:	add	w3, w3, #0x10
  4031a4:	str	w3, [sp, #72]
  4031a8:	cmp	w3, #0x0
  4031ac:	b.le	4031c0 <ferror@plt+0x1910>
  4031b0:	add	x0, x2, #0xf
  4031b4:	and	x0, x0, #0xfffffffffffffff8
  4031b8:	str	x0, [sp, #48]
  4031bc:	b	4031ec <ferror@plt+0x193c>
  4031c0:	add	x2, x21, w0, sxtw
  4031c4:	b	4031ec <ferror@plt+0x193c>
  4031c8:	mov	w0, #0x1                   	// #1
  4031cc:	ldp	x19, x20, [sp, #16]
  4031d0:	ldp	x21, x22, [sp, #32]
  4031d4:	ldp	x29, x30, [sp], #128
  4031d8:	ret
  4031dc:	ldr	x2, [sp, #48]
  4031e0:	add	x0, x2, #0xf
  4031e4:	and	x0, x0, #0xfffffffffffffff8
  4031e8:	str	x0, [sp, #48]
  4031ec:	ldr	x19, [x2]
  4031f0:	cbz	x19, 403230 <ferror@plt+0x1980>
  4031f4:	mov	x0, x20
  4031f8:	bl	401720 <strcmp@plt>
  4031fc:	cbz	w0, 4031c8 <ferror@plt+0x1918>
  403200:	mov	x1, x19
  403204:	mov	x0, x20
  403208:	bl	401720 <strcmp@plt>
  40320c:	cbz	w0, 4031cc <ferror@plt+0x191c>
  403210:	ldr	w3, [sp, #72]
  403214:	ldr	x2, [sp, #48]
  403218:	tbnz	w3, #31, 403174 <ferror@plt+0x18c4>
  40321c:	add	x0, x2, #0xf
  403220:	and	x0, x0, #0xfffffffffffffff8
  403224:	str	x0, [sp, #48]
  403228:	ldr	x1, [x2]
  40322c:	cbnz	x1, 4031dc <ferror@plt+0x192c>
  403230:	mov	x3, x20
  403234:	mov	x2, x22
  403238:	adrp	x1, 405000 <ferror@plt+0x3750>
  40323c:	add	x1, x1, #0x290
  403240:	adrp	x0, 417000 <ferror@plt+0x15750>
  403244:	ldr	w0, [x0, #512]
  403248:	bl	401830 <errx@plt>
  40324c:	cbz	x1, 403284 <ferror@plt+0x19d4>
  403250:	add	x3, x0, x1
  403254:	sxtb	w2, w2
  403258:	ldrsb	w1, [x0]
  40325c:	cbz	w1, 40327c <ferror@plt+0x19cc>
  403260:	cmp	w2, w1
  403264:	b.eq	403280 <ferror@plt+0x19d0>  // b.none
  403268:	add	x0, x0, #0x1
  40326c:	cmp	x3, x0
  403270:	b.ne	403258 <ferror@plt+0x19a8>  // b.any
  403274:	mov	x0, #0x0                   	// #0
  403278:	b	403280 <ferror@plt+0x19d0>
  40327c:	mov	x0, #0x0                   	// #0
  403280:	ret
  403284:	mov	x0, #0x0                   	// #0
  403288:	b	403280 <ferror@plt+0x19d0>
  40328c:	stp	x29, x30, [sp, #-16]!
  403290:	mov	x29, sp
  403294:	mov	w2, #0xa                   	// #10
  403298:	bl	402aa4 <ferror@plt+0x11f4>
  40329c:	ldp	x29, x30, [sp], #16
  4032a0:	ret
  4032a4:	stp	x29, x30, [sp, #-16]!
  4032a8:	mov	x29, sp
  4032ac:	mov	w2, #0x10                  	// #16
  4032b0:	bl	402aa4 <ferror@plt+0x11f4>
  4032b4:	ldp	x29, x30, [sp], #16
  4032b8:	ret
  4032bc:	stp	x29, x30, [sp, #-16]!
  4032c0:	mov	x29, sp
  4032c4:	mov	w2, #0xa                   	// #10
  4032c8:	bl	402a4c <ferror@plt+0x119c>
  4032cc:	ldp	x29, x30, [sp], #16
  4032d0:	ret
  4032d4:	stp	x29, x30, [sp, #-16]!
  4032d8:	mov	x29, sp
  4032dc:	mov	w2, #0x10                  	// #16
  4032e0:	bl	402a4c <ferror@plt+0x119c>
  4032e4:	ldp	x29, x30, [sp], #16
  4032e8:	ret
  4032ec:	stp	x29, x30, [sp, #-64]!
  4032f0:	mov	x29, sp
  4032f4:	stp	x19, x20, [sp, #16]
  4032f8:	str	x21, [sp, #32]
  4032fc:	mov	x19, x0
  403300:	mov	x21, x1
  403304:	str	xzr, [sp, #56]
  403308:	bl	401860 <__errno_location@plt>
  40330c:	str	wzr, [x0]
  403310:	cbz	x19, 403320 <ferror@plt+0x1a70>
  403314:	mov	x20, x0
  403318:	ldrsb	w0, [x19]
  40331c:	cbnz	w0, 40333c <ferror@plt+0x1a8c>
  403320:	mov	x3, x19
  403324:	mov	x2, x21
  403328:	adrp	x1, 405000 <ferror@plt+0x3750>
  40332c:	add	x1, x1, #0x290
  403330:	adrp	x0, 417000 <ferror@plt+0x15750>
  403334:	ldr	w0, [x0, #512]
  403338:	bl	401830 <errx@plt>
  40333c:	mov	w3, #0x0                   	// #0
  403340:	mov	w2, #0xa                   	// #10
  403344:	add	x1, sp, #0x38
  403348:	mov	x0, x19
  40334c:	bl	401620 <__strtol_internal@plt>
  403350:	ldr	w1, [x20]
  403354:	cbnz	w1, 403380 <ferror@plt+0x1ad0>
  403358:	ldr	x1, [sp, #56]
  40335c:	cmp	x1, x19
  403360:	b.eq	403320 <ferror@plt+0x1a70>  // b.none
  403364:	cbz	x1, 403370 <ferror@plt+0x1ac0>
  403368:	ldrsb	w1, [x1]
  40336c:	cbnz	w1, 403320 <ferror@plt+0x1a70>
  403370:	ldp	x19, x20, [sp, #16]
  403374:	ldr	x21, [sp, #32]
  403378:	ldp	x29, x30, [sp], #64
  40337c:	ret
  403380:	cmp	w1, #0x22
  403384:	b.ne	403320 <ferror@plt+0x1a70>  // b.any
  403388:	mov	x3, x19
  40338c:	mov	x2, x21
  403390:	adrp	x1, 405000 <ferror@plt+0x3750>
  403394:	add	x1, x1, #0x290
  403398:	adrp	x0, 417000 <ferror@plt+0x15750>
  40339c:	ldr	w0, [x0, #512]
  4033a0:	bl	401880 <err@plt>
  4033a4:	stp	x29, x30, [sp, #-32]!
  4033a8:	mov	x29, sp
  4033ac:	stp	x19, x20, [sp, #16]
  4033b0:	mov	x20, x0
  4033b4:	mov	x19, x1
  4033b8:	bl	4032ec <ferror@plt+0x1a3c>
  4033bc:	mov	x2, #0x80000000            	// #2147483648
  4033c0:	add	x2, x0, x2
  4033c4:	mov	x1, #0xffffffff            	// #4294967295
  4033c8:	cmp	x2, x1
  4033cc:	b.hi	4033dc <ferror@plt+0x1b2c>  // b.pmore
  4033d0:	ldp	x19, x20, [sp, #16]
  4033d4:	ldp	x29, x30, [sp], #32
  4033d8:	ret
  4033dc:	bl	401860 <__errno_location@plt>
  4033e0:	mov	w1, #0x22                  	// #34
  4033e4:	str	w1, [x0]
  4033e8:	mov	x3, x20
  4033ec:	mov	x2, x19
  4033f0:	adrp	x1, 405000 <ferror@plt+0x3750>
  4033f4:	add	x1, x1, #0x290
  4033f8:	adrp	x0, 417000 <ferror@plt+0x15750>
  4033fc:	ldr	w0, [x0, #512]
  403400:	bl	401880 <err@plt>
  403404:	stp	x29, x30, [sp, #-32]!
  403408:	mov	x29, sp
  40340c:	stp	x19, x20, [sp, #16]
  403410:	mov	x20, x0
  403414:	mov	x19, x1
  403418:	bl	4033a4 <ferror@plt+0x1af4>
  40341c:	add	w2, w0, #0x8, lsl #12
  403420:	mov	w1, #0xffff                	// #65535
  403424:	cmp	w2, w1
  403428:	b.hi	403438 <ferror@plt+0x1b88>  // b.pmore
  40342c:	ldp	x19, x20, [sp, #16]
  403430:	ldp	x29, x30, [sp], #32
  403434:	ret
  403438:	bl	401860 <__errno_location@plt>
  40343c:	mov	w1, #0x22                  	// #34
  403440:	str	w1, [x0]
  403444:	mov	x3, x20
  403448:	mov	x2, x19
  40344c:	adrp	x1, 405000 <ferror@plt+0x3750>
  403450:	add	x1, x1, #0x290
  403454:	adrp	x0, 417000 <ferror@plt+0x15750>
  403458:	ldr	w0, [x0, #512]
  40345c:	bl	401880 <err@plt>
  403460:	stp	x29, x30, [sp, #-16]!
  403464:	mov	x29, sp
  403468:	mov	w2, #0xa                   	// #10
  40346c:	bl	402990 <ferror@plt+0x10e0>
  403470:	ldp	x29, x30, [sp], #16
  403474:	ret
  403478:	stp	x29, x30, [sp, #-16]!
  40347c:	mov	x29, sp
  403480:	mov	w2, #0x10                  	// #16
  403484:	bl	402990 <ferror@plt+0x10e0>
  403488:	ldp	x29, x30, [sp], #16
  40348c:	ret
  403490:	stp	x29, x30, [sp, #-64]!
  403494:	mov	x29, sp
  403498:	stp	x19, x20, [sp, #16]
  40349c:	str	x21, [sp, #32]
  4034a0:	mov	x19, x0
  4034a4:	mov	x21, x1
  4034a8:	str	xzr, [sp, #56]
  4034ac:	bl	401860 <__errno_location@plt>
  4034b0:	str	wzr, [x0]
  4034b4:	cbz	x19, 4034c4 <ferror@plt+0x1c14>
  4034b8:	mov	x20, x0
  4034bc:	ldrsb	w0, [x19]
  4034c0:	cbnz	w0, 4034e0 <ferror@plt+0x1c30>
  4034c4:	mov	x3, x19
  4034c8:	mov	x2, x21
  4034cc:	adrp	x1, 405000 <ferror@plt+0x3750>
  4034d0:	add	x1, x1, #0x290
  4034d4:	adrp	x0, 417000 <ferror@plt+0x15750>
  4034d8:	ldr	w0, [x0, #512]
  4034dc:	bl	401830 <errx@plt>
  4034e0:	add	x1, sp, #0x38
  4034e4:	mov	x0, x19
  4034e8:	bl	401570 <strtod@plt>
  4034ec:	ldr	w0, [x20]
  4034f0:	cbnz	w0, 40351c <ferror@plt+0x1c6c>
  4034f4:	ldr	x0, [sp, #56]
  4034f8:	cmp	x0, x19
  4034fc:	b.eq	4034c4 <ferror@plt+0x1c14>  // b.none
  403500:	cbz	x0, 40350c <ferror@plt+0x1c5c>
  403504:	ldrsb	w0, [x0]
  403508:	cbnz	w0, 4034c4 <ferror@plt+0x1c14>
  40350c:	ldp	x19, x20, [sp, #16]
  403510:	ldr	x21, [sp, #32]
  403514:	ldp	x29, x30, [sp], #64
  403518:	ret
  40351c:	cmp	w0, #0x22
  403520:	b.ne	4034c4 <ferror@plt+0x1c14>  // b.any
  403524:	mov	x3, x19
  403528:	mov	x2, x21
  40352c:	adrp	x1, 405000 <ferror@plt+0x3750>
  403530:	add	x1, x1, #0x290
  403534:	adrp	x0, 417000 <ferror@plt+0x15750>
  403538:	ldr	w0, [x0, #512]
  40353c:	bl	401880 <err@plt>
  403540:	stp	x29, x30, [sp, #-64]!
  403544:	mov	x29, sp
  403548:	stp	x19, x20, [sp, #16]
  40354c:	str	x21, [sp, #32]
  403550:	mov	x19, x0
  403554:	mov	x21, x1
  403558:	str	xzr, [sp, #56]
  40355c:	bl	401860 <__errno_location@plt>
  403560:	str	wzr, [x0]
  403564:	cbz	x19, 403574 <ferror@plt+0x1cc4>
  403568:	mov	x20, x0
  40356c:	ldrsb	w0, [x19]
  403570:	cbnz	w0, 403590 <ferror@plt+0x1ce0>
  403574:	mov	x3, x19
  403578:	mov	x2, x21
  40357c:	adrp	x1, 405000 <ferror@plt+0x3750>
  403580:	add	x1, x1, #0x290
  403584:	adrp	x0, 417000 <ferror@plt+0x15750>
  403588:	ldr	w0, [x0, #512]
  40358c:	bl	401830 <errx@plt>
  403590:	mov	w2, #0xa                   	// #10
  403594:	add	x1, sp, #0x38
  403598:	mov	x0, x19
  40359c:	bl	401750 <strtol@plt>
  4035a0:	ldr	w1, [x20]
  4035a4:	cbnz	w1, 4035d0 <ferror@plt+0x1d20>
  4035a8:	ldr	x1, [sp, #56]
  4035ac:	cmp	x1, x19
  4035b0:	b.eq	403574 <ferror@plt+0x1cc4>  // b.none
  4035b4:	cbz	x1, 4035c0 <ferror@plt+0x1d10>
  4035b8:	ldrsb	w1, [x1]
  4035bc:	cbnz	w1, 403574 <ferror@plt+0x1cc4>
  4035c0:	ldp	x19, x20, [sp, #16]
  4035c4:	ldr	x21, [sp, #32]
  4035c8:	ldp	x29, x30, [sp], #64
  4035cc:	ret
  4035d0:	cmp	w1, #0x22
  4035d4:	b.ne	403574 <ferror@plt+0x1cc4>  // b.any
  4035d8:	mov	x3, x19
  4035dc:	mov	x2, x21
  4035e0:	adrp	x1, 405000 <ferror@plt+0x3750>
  4035e4:	add	x1, x1, #0x290
  4035e8:	adrp	x0, 417000 <ferror@plt+0x15750>
  4035ec:	ldr	w0, [x0, #512]
  4035f0:	bl	401880 <err@plt>
  4035f4:	stp	x29, x30, [sp, #-64]!
  4035f8:	mov	x29, sp
  4035fc:	stp	x19, x20, [sp, #16]
  403600:	str	x21, [sp, #32]
  403604:	mov	x19, x0
  403608:	mov	x21, x1
  40360c:	str	xzr, [sp, #56]
  403610:	bl	401860 <__errno_location@plt>
  403614:	str	wzr, [x0]
  403618:	cbz	x19, 403628 <ferror@plt+0x1d78>
  40361c:	mov	x20, x0
  403620:	ldrsb	w0, [x19]
  403624:	cbnz	w0, 403644 <ferror@plt+0x1d94>
  403628:	mov	x3, x19
  40362c:	mov	x2, x21
  403630:	adrp	x1, 405000 <ferror@plt+0x3750>
  403634:	add	x1, x1, #0x290
  403638:	adrp	x0, 417000 <ferror@plt+0x15750>
  40363c:	ldr	w0, [x0, #512]
  403640:	bl	401830 <errx@plt>
  403644:	mov	w2, #0xa                   	// #10
  403648:	add	x1, sp, #0x38
  40364c:	mov	x0, x19
  403650:	bl	401510 <strtoul@plt>
  403654:	ldr	w1, [x20]
  403658:	cbnz	w1, 403684 <ferror@plt+0x1dd4>
  40365c:	ldr	x1, [sp, #56]
  403660:	cmp	x1, x19
  403664:	b.eq	403628 <ferror@plt+0x1d78>  // b.none
  403668:	cbz	x1, 403674 <ferror@plt+0x1dc4>
  40366c:	ldrsb	w1, [x1]
  403670:	cbnz	w1, 403628 <ferror@plt+0x1d78>
  403674:	ldp	x19, x20, [sp, #16]
  403678:	ldr	x21, [sp, #32]
  40367c:	ldp	x29, x30, [sp], #64
  403680:	ret
  403684:	cmp	w1, #0x22
  403688:	b.ne	403628 <ferror@plt+0x1d78>  // b.any
  40368c:	mov	x3, x19
  403690:	mov	x2, x21
  403694:	adrp	x1, 405000 <ferror@plt+0x3750>
  403698:	add	x1, x1, #0x290
  40369c:	adrp	x0, 417000 <ferror@plt+0x15750>
  4036a0:	ldr	w0, [x0, #512]
  4036a4:	bl	401880 <err@plt>
  4036a8:	stp	x29, x30, [sp, #-48]!
  4036ac:	mov	x29, sp
  4036b0:	stp	x19, x20, [sp, #16]
  4036b4:	mov	x20, x0
  4036b8:	mov	x19, x1
  4036bc:	add	x1, sp, #0x28
  4036c0:	bl	403004 <ferror@plt+0x1754>
  4036c4:	cbz	w0, 4036f0 <ferror@plt+0x1e40>
  4036c8:	bl	401860 <__errno_location@plt>
  4036cc:	ldr	w0, [x0]
  4036d0:	cbz	w0, 403700 <ferror@plt+0x1e50>
  4036d4:	mov	x3, x20
  4036d8:	mov	x2, x19
  4036dc:	adrp	x1, 405000 <ferror@plt+0x3750>
  4036e0:	add	x1, x1, #0x290
  4036e4:	adrp	x0, 417000 <ferror@plt+0x15750>
  4036e8:	ldr	w0, [x0, #512]
  4036ec:	bl	401880 <err@plt>
  4036f0:	ldr	x0, [sp, #40]
  4036f4:	ldp	x19, x20, [sp, #16]
  4036f8:	ldp	x29, x30, [sp], #48
  4036fc:	ret
  403700:	mov	x3, x20
  403704:	mov	x2, x19
  403708:	adrp	x1, 405000 <ferror@plt+0x3750>
  40370c:	add	x1, x1, #0x290
  403710:	adrp	x0, 417000 <ferror@plt+0x15750>
  403714:	ldr	w0, [x0, #512]
  403718:	bl	401830 <errx@plt>
  40371c:	stp	x29, x30, [sp, #-32]!
  403720:	mov	x29, sp
  403724:	str	x19, [sp, #16]
  403728:	mov	x19, x1
  40372c:	mov	x1, x2
  403730:	bl	403490 <ferror@plt+0x1be0>
  403734:	fcvtzs	d1, d0
  403738:	str	d1, [x19]
  40373c:	scvtf	d1, d1
  403740:	fsub	d0, d0, d1
  403744:	mov	x0, #0x848000000000        	// #145685290680320
  403748:	movk	x0, #0x412e, lsl #48
  40374c:	fmov	d1, x0
  403750:	fmul	d0, d0, d1
  403754:	fcvtzs	d0, d0
  403758:	str	d0, [x19, #8]
  40375c:	ldr	x19, [sp, #16]
  403760:	ldp	x29, x30, [sp], #32
  403764:	ret
  403768:	mov	w2, w0
  40376c:	mov	x0, x1
  403770:	and	w1, w2, #0xf000
  403774:	cmp	w1, #0x4, lsl #12
  403778:	b.eq	4037c0 <ferror@plt+0x1f10>  // b.none
  40377c:	cmp	w1, #0xa, lsl #12
  403780:	b.eq	4038ec <ferror@plt+0x203c>  // b.none
  403784:	cmp	w1, #0x2, lsl #12
  403788:	b.eq	4038fc <ferror@plt+0x204c>  // b.none
  40378c:	cmp	w1, #0x6, lsl #12
  403790:	b.eq	40390c <ferror@plt+0x205c>  // b.none
  403794:	cmp	w1, #0xc, lsl #12
  403798:	b.eq	40391c <ferror@plt+0x206c>  // b.none
  40379c:	cmp	w1, #0x1, lsl #12
  4037a0:	b.eq	40392c <ferror@plt+0x207c>  // b.none
  4037a4:	mov	w3, #0x0                   	// #0
  4037a8:	cmp	w1, #0x8, lsl #12
  4037ac:	b.ne	4037cc <ferror@plt+0x1f1c>  // b.any
  4037b0:	mov	w1, #0x2d                  	// #45
  4037b4:	strb	w1, [x0]
  4037b8:	mov	w3, #0x1                   	// #1
  4037bc:	b	4037cc <ferror@plt+0x1f1c>
  4037c0:	mov	w1, #0x64                  	// #100
  4037c4:	strb	w1, [x0]
  4037c8:	mov	w3, #0x1                   	// #1
  4037cc:	tst	x2, #0x100
  4037d0:	mov	w1, #0x72                  	// #114
  4037d4:	mov	w4, #0x2d                  	// #45
  4037d8:	csel	w1, w1, w4, ne  // ne = any
  4037dc:	add	w4, w3, #0x1
  4037e0:	and	x5, x3, #0xffff
  4037e4:	strb	w1, [x0, x5]
  4037e8:	tst	x2, #0x80
  4037ec:	mov	w5, #0x77                  	// #119
  4037f0:	mov	w1, #0x2d                  	// #45
  4037f4:	csel	w5, w5, w1, ne  // ne = any
  4037f8:	add	w1, w3, #0x2
  4037fc:	and	w1, w1, #0xffff
  403800:	and	x4, x4, #0x3
  403804:	strb	w5, [x0, x4]
  403808:	tbz	w2, #11, 40393c <ferror@plt+0x208c>
  40380c:	tst	x2, #0x40
  403810:	mov	w5, #0x73                  	// #115
  403814:	mov	w4, #0x53                  	// #83
  403818:	csel	w5, w5, w4, ne  // ne = any
  40381c:	add	w4, w3, #0x3
  403820:	and	x1, x1, #0xffff
  403824:	strb	w5, [x0, x1]
  403828:	tst	x2, #0x20
  40382c:	mov	w5, #0x72                  	// #114
  403830:	mov	w1, #0x2d                  	// #45
  403834:	csel	w5, w5, w1, ne  // ne = any
  403838:	add	w1, w3, #0x4
  40383c:	and	x4, x4, #0x7
  403840:	strb	w5, [x0, x4]
  403844:	tst	x2, #0x10
  403848:	mov	w5, #0x77                  	// #119
  40384c:	mov	w4, #0x2d                  	// #45
  403850:	csel	w5, w5, w4, ne  // ne = any
  403854:	add	w4, w3, #0x5
  403858:	and	w4, w4, #0xffff
  40385c:	and	x1, x1, #0xf
  403860:	strb	w5, [x0, x1]
  403864:	tbz	w2, #10, 403950 <ferror@plt+0x20a0>
  403868:	tst	x2, #0x8
  40386c:	mov	w5, #0x73                  	// #115
  403870:	mov	w1, #0x53                  	// #83
  403874:	csel	w5, w5, w1, ne  // ne = any
  403878:	add	w1, w3, #0x6
  40387c:	and	x4, x4, #0xffff
  403880:	strb	w5, [x0, x4]
  403884:	tst	x2, #0x4
  403888:	mov	w5, #0x72                  	// #114
  40388c:	mov	w4, #0x2d                  	// #45
  403890:	csel	w5, w5, w4, ne  // ne = any
  403894:	add	w4, w3, #0x7
  403898:	and	x1, x1, #0xf
  40389c:	strb	w5, [x0, x1]
  4038a0:	tst	x2, #0x2
  4038a4:	mov	w5, #0x77                  	// #119
  4038a8:	mov	w1, #0x2d                  	// #45
  4038ac:	csel	w5, w5, w1, ne  // ne = any
  4038b0:	add	w1, w3, #0x8
  4038b4:	and	w1, w1, #0xffff
  4038b8:	and	x4, x4, #0xf
  4038bc:	strb	w5, [x0, x4]
  4038c0:	tbz	w2, #9, 403964 <ferror@plt+0x20b4>
  4038c4:	tst	x2, #0x1
  4038c8:	mov	w2, #0x74                  	// #116
  4038cc:	mov	w4, #0x54                  	// #84
  4038d0:	csel	w2, w2, w4, ne  // ne = any
  4038d4:	and	x1, x1, #0xffff
  4038d8:	strb	w2, [x0, x1]
  4038dc:	add	w3, w3, #0x9
  4038e0:	and	x3, x3, #0xffff
  4038e4:	strb	wzr, [x0, x3]
  4038e8:	ret
  4038ec:	mov	w1, #0x6c                  	// #108
  4038f0:	strb	w1, [x0]
  4038f4:	mov	w3, #0x1                   	// #1
  4038f8:	b	4037cc <ferror@plt+0x1f1c>
  4038fc:	mov	w1, #0x63                  	// #99
  403900:	strb	w1, [x0]
  403904:	mov	w3, #0x1                   	// #1
  403908:	b	4037cc <ferror@plt+0x1f1c>
  40390c:	mov	w1, #0x62                  	// #98
  403910:	strb	w1, [x0]
  403914:	mov	w3, #0x1                   	// #1
  403918:	b	4037cc <ferror@plt+0x1f1c>
  40391c:	mov	w1, #0x73                  	// #115
  403920:	strb	w1, [x0]
  403924:	mov	w3, #0x1                   	// #1
  403928:	b	4037cc <ferror@plt+0x1f1c>
  40392c:	mov	w1, #0x70                  	// #112
  403930:	strb	w1, [x0]
  403934:	mov	w3, #0x1                   	// #1
  403938:	b	4037cc <ferror@plt+0x1f1c>
  40393c:	tst	x2, #0x40
  403940:	mov	w5, #0x78                  	// #120
  403944:	mov	w4, #0x2d                  	// #45
  403948:	csel	w5, w5, w4, ne  // ne = any
  40394c:	b	40381c <ferror@plt+0x1f6c>
  403950:	tst	x2, #0x8
  403954:	mov	w5, #0x78                  	// #120
  403958:	mov	w1, #0x2d                  	// #45
  40395c:	csel	w5, w5, w1, ne  // ne = any
  403960:	b	403878 <ferror@plt+0x1fc8>
  403964:	tst	x2, #0x1
  403968:	mov	w2, #0x78                  	// #120
  40396c:	mov	w4, #0x2d                  	// #45
  403970:	csel	w2, w2, w4, ne  // ne = any
  403974:	b	4038d4 <ferror@plt+0x2024>
  403978:	stp	x29, x30, [sp, #-80]!
  40397c:	mov	x29, sp
  403980:	stp	x19, x20, [sp, #16]
  403984:	add	x5, sp, #0x28
  403988:	tbz	w0, #1, 403998 <ferror@plt+0x20e8>
  40398c:	mov	w2, #0x20                  	// #32
  403990:	strb	w2, [sp, #40]
  403994:	add	x5, sp, #0x29
  403998:	cmp	x1, #0x3ff
  40399c:	b.ls	403b2c <ferror@plt+0x227c>  // b.plast
  4039a0:	mov	x2, #0xfffff               	// #1048575
  4039a4:	cmp	x1, x2
  4039a8:	b.ls	403a44 <ferror@plt+0x2194>  // b.plast
  4039ac:	mov	x2, #0x3fffffff            	// #1073741823
  4039b0:	cmp	x1, x2
  4039b4:	b.ls	403a4c <ferror@plt+0x219c>  // b.plast
  4039b8:	mov	x2, #0xffffffffff          	// #1099511627775
  4039bc:	cmp	x1, x2
  4039c0:	b.ls	403a54 <ferror@plt+0x21a4>  // b.plast
  4039c4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4039c8:	cmp	x1, x2
  4039cc:	b.ls	403a5c <ferror@plt+0x21ac>  // b.plast
  4039d0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4039d4:	cmp	x1, x2
  4039d8:	mov	w19, #0x3c                  	// #60
  4039dc:	mov	w2, #0x46                  	// #70
  4039e0:	csel	w19, w19, w2, ls  // ls = plast
  4039e4:	sub	w4, w19, #0xa
  4039e8:	mov	w3, #0x6667                	// #26215
  4039ec:	movk	w3, #0x6666, lsl #16
  4039f0:	smull	x3, w4, w3
  4039f4:	asr	x3, x3, #34
  4039f8:	sub	w3, w3, w4, asr #31
  4039fc:	adrp	x2, 405000 <ferror@plt+0x3750>
  403a00:	add	x2, x2, #0x2c8
  403a04:	ldrsb	w3, [x2, w3, sxtw]
  403a08:	lsr	x20, x1, x4
  403a0c:	mov	x2, #0xffffffffffffffff    	// #-1
  403a10:	lsl	x2, x2, x4
  403a14:	bic	x1, x1, x2
  403a18:	strb	w3, [x5]
  403a1c:	and	w2, w0, #0x1
  403a20:	cmp	w3, #0x42
  403a24:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403a28:	b.eq	403b40 <ferror@plt+0x2290>  // b.none
  403a2c:	mov	w2, #0x69                  	// #105
  403a30:	strb	w2, [x5, #1]
  403a34:	add	x2, x5, #0x3
  403a38:	mov	w3, #0x42                  	// #66
  403a3c:	strb	w3, [x5, #2]
  403a40:	b	403b44 <ferror@plt+0x2294>
  403a44:	mov	w19, #0x14                  	// #20
  403a48:	b	4039e4 <ferror@plt+0x2134>
  403a4c:	mov	w19, #0x1e                  	// #30
  403a50:	b	4039e4 <ferror@plt+0x2134>
  403a54:	mov	w19, #0x28                  	// #40
  403a58:	b	4039e4 <ferror@plt+0x2134>
  403a5c:	mov	w19, #0x32                  	// #50
  403a60:	b	4039e4 <ferror@plt+0x2134>
  403a64:	sub	w19, w19, #0x14
  403a68:	lsr	x19, x1, x19
  403a6c:	add	x19, x19, #0x32
  403a70:	lsr	x19, x19, #2
  403a74:	mov	x0, #0xf5c3                	// #62915
  403a78:	movk	x0, #0x5c28, lsl #16
  403a7c:	movk	x0, #0xc28f, lsl #32
  403a80:	movk	x0, #0x28f5, lsl #48
  403a84:	umulh	x19, x19, x0
  403a88:	lsr	x19, x19, #2
  403a8c:	cmp	x19, #0xa
  403a90:	b.eq	403ae0 <ferror@plt+0x2230>  // b.none
  403a94:	cbz	x19, 403ae4 <ferror@plt+0x2234>
  403a98:	bl	4015c0 <localeconv@plt>
  403a9c:	cbz	x0, 403b14 <ferror@plt+0x2264>
  403aa0:	ldr	x4, [x0]
  403aa4:	cbz	x4, 403b20 <ferror@plt+0x2270>
  403aa8:	ldrsb	w1, [x4]
  403aac:	adrp	x0, 405000 <ferror@plt+0x3750>
  403ab0:	add	x0, x0, #0x2c0
  403ab4:	cmp	w1, #0x0
  403ab8:	csel	x4, x0, x4, eq  // eq = none
  403abc:	add	x6, sp, #0x28
  403ac0:	mov	x5, x19
  403ac4:	mov	w3, w20
  403ac8:	adrp	x2, 405000 <ferror@plt+0x3750>
  403acc:	add	x2, x2, #0x2d0
  403ad0:	mov	x1, #0x20                  	// #32
  403ad4:	add	x0, sp, #0x30
  403ad8:	bl	4015b0 <snprintf@plt>
  403adc:	b	403b00 <ferror@plt+0x2250>
  403ae0:	add	w20, w20, #0x1
  403ae4:	add	x4, sp, #0x28
  403ae8:	mov	w3, w20
  403aec:	adrp	x2, 405000 <ferror@plt+0x3750>
  403af0:	add	x2, x2, #0x2e0
  403af4:	mov	x1, #0x20                  	// #32
  403af8:	add	x0, sp, #0x30
  403afc:	bl	4015b0 <snprintf@plt>
  403b00:	add	x0, sp, #0x30
  403b04:	bl	4016b0 <strdup@plt>
  403b08:	ldp	x19, x20, [sp, #16]
  403b0c:	ldp	x29, x30, [sp], #80
  403b10:	ret
  403b14:	adrp	x4, 405000 <ferror@plt+0x3750>
  403b18:	add	x4, x4, #0x2c0
  403b1c:	b	403abc <ferror@plt+0x220c>
  403b20:	adrp	x4, 405000 <ferror@plt+0x3750>
  403b24:	add	x4, x4, #0x2c0
  403b28:	b	403abc <ferror@plt+0x220c>
  403b2c:	mov	w20, w1
  403b30:	mov	w1, #0x42                  	// #66
  403b34:	strb	w1, [x5]
  403b38:	mov	w19, #0xa                   	// #10
  403b3c:	mov	x1, #0x0                   	// #0
  403b40:	add	x2, x5, #0x1
  403b44:	strb	wzr, [x2]
  403b48:	cbz	x1, 403ae4 <ferror@plt+0x2234>
  403b4c:	tbz	w0, #2, 403a64 <ferror@plt+0x21b4>
  403b50:	sub	w19, w19, #0x14
  403b54:	lsr	x19, x1, x19
  403b58:	add	x19, x19, #0x5
  403b5c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403b60:	movk	x0, #0xcccd
  403b64:	umulh	x19, x19, x0
  403b68:	lsr	x19, x19, #3
  403b6c:	umulh	x0, x19, x0
  403b70:	lsr	x0, x0, #3
  403b74:	add	x0, x0, x0, lsl #2
  403b78:	cmp	x19, x0, lsl #1
  403b7c:	b.ne	403a94 <ferror@plt+0x21e4>  // b.any
  403b80:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403b84:	movk	x0, #0xcccd
  403b88:	umulh	x19, x19, x0
  403b8c:	lsr	x19, x19, #3
  403b90:	b	403a94 <ferror@plt+0x21e4>
  403b94:	cbz	x0, 403c74 <ferror@plt+0x23c4>
  403b98:	stp	x29, x30, [sp, #-64]!
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	stp	x21, x22, [sp, #32]
  403ba8:	stp	x23, x24, [sp, #48]
  403bac:	mov	x19, x0
  403bb0:	mov	x24, x1
  403bb4:	mov	x22, x2
  403bb8:	mov	x23, x3
  403bbc:	ldrsb	w4, [x0]
  403bc0:	cbz	w4, 403c7c <ferror@plt+0x23cc>
  403bc4:	cmp	x1, #0x0
  403bc8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403bcc:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403bd0:	b.eq	403c84 <ferror@plt+0x23d4>  // b.none
  403bd4:	mov	x21, #0x0                   	// #0
  403bd8:	mov	x0, #0x0                   	// #0
  403bdc:	b	403c34 <ferror@plt+0x2384>
  403be0:	ldrsb	w1, [x19, #1]
  403be4:	mov	x20, x19
  403be8:	cbnz	w1, 403bf0 <ferror@plt+0x2340>
  403bec:	add	x20, x19, #0x1
  403bf0:	cmp	x0, #0x0
  403bf4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403bf8:	b.eq	403c2c <ferror@plt+0x237c>  // b.none
  403bfc:	cmp	x0, x20
  403c00:	b.cs	403c94 <ferror@plt+0x23e4>  // b.hs, b.nlast
  403c04:	sub	x1, x20, x0
  403c08:	blr	x23
  403c0c:	cmn	w0, #0x1
  403c10:	b.eq	403c60 <ferror@plt+0x23b0>  // b.none
  403c14:	add	x1, x21, #0x1
  403c18:	str	w0, [x24, x21, lsl #2]
  403c1c:	ldrsb	w0, [x20]
  403c20:	cbz	w0, 403c58 <ferror@plt+0x23a8>
  403c24:	mov	x21, x1
  403c28:	mov	x0, #0x0                   	// #0
  403c2c:	ldrsb	w4, [x19, #1]!
  403c30:	cbz	w4, 403c5c <ferror@plt+0x23ac>
  403c34:	cmp	x22, x21
  403c38:	b.ls	403c8c <ferror@plt+0x23dc>  // b.plast
  403c3c:	cmp	x0, #0x0
  403c40:	csel	x0, x0, x19, ne  // ne = any
  403c44:	cmp	w4, #0x2c
  403c48:	b.eq	403be0 <ferror@plt+0x2330>  // b.none
  403c4c:	ldrsb	w1, [x19, #1]
  403c50:	cbz	w1, 403bec <ferror@plt+0x233c>
  403c54:	b	403c2c <ferror@plt+0x237c>
  403c58:	mov	x21, x1
  403c5c:	mov	w0, w21
  403c60:	ldp	x19, x20, [sp, #16]
  403c64:	ldp	x21, x22, [sp, #32]
  403c68:	ldp	x23, x24, [sp, #48]
  403c6c:	ldp	x29, x30, [sp], #64
  403c70:	ret
  403c74:	mov	w0, #0xffffffff            	// #-1
  403c78:	ret
  403c7c:	mov	w0, #0xffffffff            	// #-1
  403c80:	b	403c60 <ferror@plt+0x23b0>
  403c84:	mov	w0, #0xffffffff            	// #-1
  403c88:	b	403c60 <ferror@plt+0x23b0>
  403c8c:	mov	w0, #0xfffffffe            	// #-2
  403c90:	b	403c60 <ferror@plt+0x23b0>
  403c94:	mov	w0, #0xffffffff            	// #-1
  403c98:	b	403c60 <ferror@plt+0x23b0>
  403c9c:	cbz	x0, 403d14 <ferror@plt+0x2464>
  403ca0:	stp	x29, x30, [sp, #-32]!
  403ca4:	mov	x29, sp
  403ca8:	str	x19, [sp, #16]
  403cac:	mov	x19, x3
  403cb0:	mov	x3, x4
  403cb4:	ldrsb	w4, [x0]
  403cb8:	cmp	x19, #0x0
  403cbc:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403cc0:	b.eq	403d1c <ferror@plt+0x246c>  // b.none
  403cc4:	ldr	x5, [x19]
  403cc8:	cmp	x5, x2
  403ccc:	b.hi	403d24 <ferror@plt+0x2474>  // b.pmore
  403cd0:	cmp	w4, #0x2b
  403cd4:	b.eq	403d0c <ferror@plt+0x245c>  // b.none
  403cd8:	str	xzr, [x19]
  403cdc:	ldr	x4, [x19]
  403ce0:	sub	x2, x2, x4
  403ce4:	add	x1, x1, x4, lsl #2
  403ce8:	bl	403b94 <ferror@plt+0x22e4>
  403cec:	cmp	w0, #0x0
  403cf0:	b.le	403d00 <ferror@plt+0x2450>
  403cf4:	ldr	x1, [x19]
  403cf8:	add	x1, x1, w0, sxtw
  403cfc:	str	x1, [x19]
  403d00:	ldr	x19, [sp, #16]
  403d04:	ldp	x29, x30, [sp], #32
  403d08:	ret
  403d0c:	add	x0, x0, #0x1
  403d10:	b	403cdc <ferror@plt+0x242c>
  403d14:	mov	w0, #0xffffffff            	// #-1
  403d18:	ret
  403d1c:	mov	w0, #0xffffffff            	// #-1
  403d20:	b	403d00 <ferror@plt+0x2450>
  403d24:	mov	w0, #0xffffffff            	// #-1
  403d28:	b	403d00 <ferror@plt+0x2450>
  403d2c:	cmp	x2, #0x0
  403d30:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403d34:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403d38:	b.eq	403e14 <ferror@plt+0x2564>  // b.none
  403d3c:	stp	x29, x30, [sp, #-64]!
  403d40:	mov	x29, sp
  403d44:	stp	x19, x20, [sp, #16]
  403d48:	stp	x21, x22, [sp, #32]
  403d4c:	str	x23, [sp, #48]
  403d50:	mov	x19, x0
  403d54:	mov	x21, x1
  403d58:	mov	x22, x2
  403d5c:	mov	x0, #0x0                   	// #0
  403d60:	mov	w23, #0x1                   	// #1
  403d64:	b	403dd8 <ferror@plt+0x2528>
  403d68:	ldrsb	w1, [x19, #1]
  403d6c:	mov	x20, x19
  403d70:	cbnz	w1, 403d78 <ferror@plt+0x24c8>
  403d74:	add	x20, x19, #0x1
  403d78:	cmp	x0, #0x0
  403d7c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403d80:	b.eq	403dd4 <ferror@plt+0x2524>  // b.none
  403d84:	cmp	x0, x20
  403d88:	b.cs	403e1c <ferror@plt+0x256c>  // b.hs, b.nlast
  403d8c:	sub	x1, x20, x0
  403d90:	blr	x22
  403d94:	tbnz	w0, #31, 403e00 <ferror@plt+0x2550>
  403d98:	add	w1, w0, #0x7
  403d9c:	cmp	w0, #0x0
  403da0:	csel	w1, w1, w0, lt  // lt = tstop
  403da4:	asr	w1, w1, #3
  403da8:	negs	w3, w0
  403dac:	and	w0, w0, #0x7
  403db0:	and	w3, w3, #0x7
  403db4:	csneg	w0, w0, w3, mi  // mi = first
  403db8:	lsl	w3, w23, w0
  403dbc:	ldrb	w0, [x21, w1, sxtw]
  403dc0:	orr	w3, w3, w0
  403dc4:	strb	w3, [x21, w1, sxtw]
  403dc8:	ldrsb	w0, [x20]
  403dcc:	cbz	w0, 403e24 <ferror@plt+0x2574>
  403dd0:	mov	x0, #0x0                   	// #0
  403dd4:	add	x19, x19, #0x1
  403dd8:	ldrsb	w1, [x19]
  403ddc:	cbz	w1, 403dfc <ferror@plt+0x254c>
  403de0:	cmp	x0, #0x0
  403de4:	csel	x0, x0, x19, ne  // ne = any
  403de8:	cmp	w1, #0x2c
  403dec:	b.eq	403d68 <ferror@plt+0x24b8>  // b.none
  403df0:	ldrsb	w1, [x19, #1]
  403df4:	cbz	w1, 403d74 <ferror@plt+0x24c4>
  403df8:	b	403dd4 <ferror@plt+0x2524>
  403dfc:	mov	w0, #0x0                   	// #0
  403e00:	ldp	x19, x20, [sp, #16]
  403e04:	ldp	x21, x22, [sp, #32]
  403e08:	ldr	x23, [sp, #48]
  403e0c:	ldp	x29, x30, [sp], #64
  403e10:	ret
  403e14:	mov	w0, #0xffffffea            	// #-22
  403e18:	ret
  403e1c:	mov	w0, #0xffffffff            	// #-1
  403e20:	b	403e00 <ferror@plt+0x2550>
  403e24:	mov	w0, #0x0                   	// #0
  403e28:	b	403e00 <ferror@plt+0x2550>
  403e2c:	cmp	x2, #0x0
  403e30:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e34:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e38:	b.eq	403ee4 <ferror@plt+0x2634>  // b.none
  403e3c:	stp	x29, x30, [sp, #-48]!
  403e40:	mov	x29, sp
  403e44:	stp	x19, x20, [sp, #16]
  403e48:	stp	x21, x22, [sp, #32]
  403e4c:	mov	x19, x0
  403e50:	mov	x21, x1
  403e54:	mov	x22, x2
  403e58:	mov	x0, #0x0                   	// #0
  403e5c:	b	403eac <ferror@plt+0x25fc>
  403e60:	ldrsb	w1, [x19, #1]
  403e64:	mov	x20, x19
  403e68:	cbnz	w1, 403e70 <ferror@plt+0x25c0>
  403e6c:	add	x20, x19, #0x1
  403e70:	cmp	x0, #0x0
  403e74:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403e78:	b.eq	403ea8 <ferror@plt+0x25f8>  // b.none
  403e7c:	cmp	x0, x20
  403e80:	b.cs	403eec <ferror@plt+0x263c>  // b.hs, b.nlast
  403e84:	sub	x1, x20, x0
  403e88:	blr	x22
  403e8c:	tbnz	x0, #63, 403ed4 <ferror@plt+0x2624>
  403e90:	ldr	x3, [x21]
  403e94:	orr	x0, x3, x0
  403e98:	str	x0, [x21]
  403e9c:	ldrsb	w0, [x20]
  403ea0:	cbz	w0, 403ef4 <ferror@plt+0x2644>
  403ea4:	mov	x0, #0x0                   	// #0
  403ea8:	add	x19, x19, #0x1
  403eac:	ldrsb	w3, [x19]
  403eb0:	cbz	w3, 403ed0 <ferror@plt+0x2620>
  403eb4:	cmp	x0, #0x0
  403eb8:	csel	x0, x0, x19, ne  // ne = any
  403ebc:	cmp	w3, #0x2c
  403ec0:	b.eq	403e60 <ferror@plt+0x25b0>  // b.none
  403ec4:	ldrsb	w1, [x19, #1]
  403ec8:	cbz	w1, 403e6c <ferror@plt+0x25bc>
  403ecc:	b	403ea8 <ferror@plt+0x25f8>
  403ed0:	mov	w0, #0x0                   	// #0
  403ed4:	ldp	x19, x20, [sp, #16]
  403ed8:	ldp	x21, x22, [sp, #32]
  403edc:	ldp	x29, x30, [sp], #48
  403ee0:	ret
  403ee4:	mov	w0, #0xffffffea            	// #-22
  403ee8:	ret
  403eec:	mov	w0, #0xffffffff            	// #-1
  403ef0:	b	403ed4 <ferror@plt+0x2624>
  403ef4:	mov	w0, #0x0                   	// #0
  403ef8:	b	403ed4 <ferror@plt+0x2624>
  403efc:	stp	x29, x30, [sp, #-80]!
  403f00:	mov	x29, sp
  403f04:	str	xzr, [sp, #72]
  403f08:	cbz	x0, 404054 <ferror@plt+0x27a4>
  403f0c:	stp	x19, x20, [sp, #16]
  403f10:	stp	x21, x22, [sp, #32]
  403f14:	str	x23, [sp, #48]
  403f18:	mov	x19, x0
  403f1c:	mov	x23, x1
  403f20:	mov	x20, x2
  403f24:	mov	w21, w3
  403f28:	str	w3, [x1]
  403f2c:	str	w3, [x2]
  403f30:	bl	401860 <__errno_location@plt>
  403f34:	mov	x22, x0
  403f38:	str	wzr, [x0]
  403f3c:	ldrsb	w0, [x19]
  403f40:	cmp	w0, #0x3a
  403f44:	b.eq	403fa0 <ferror@plt+0x26f0>  // b.none
  403f48:	mov	w2, #0xa                   	// #10
  403f4c:	add	x1, sp, #0x48
  403f50:	mov	x0, x19
  403f54:	bl	401750 <strtol@plt>
  403f58:	str	w0, [x23]
  403f5c:	str	w0, [x20]
  403f60:	ldr	w0, [x22]
  403f64:	cbnz	w0, 404084 <ferror@plt+0x27d4>
  403f68:	ldr	x1, [sp, #72]
  403f6c:	cmp	x1, #0x0
  403f70:	ccmp	x1, x19, #0x4, ne  // ne = any
  403f74:	b.eq	404098 <ferror@plt+0x27e8>  // b.none
  403f78:	ldrsb	w2, [x1]
  403f7c:	cmp	w2, #0x3a
  403f80:	b.eq	403fe8 <ferror@plt+0x2738>  // b.none
  403f84:	cmp	w2, #0x2d
  403f88:	b.eq	404004 <ferror@plt+0x2754>  // b.none
  403f8c:	ldp	x19, x20, [sp, #16]
  403f90:	ldp	x21, x22, [sp, #32]
  403f94:	ldr	x23, [sp, #48]
  403f98:	ldp	x29, x30, [sp], #80
  403f9c:	ret
  403fa0:	add	x19, x19, #0x1
  403fa4:	mov	w2, #0xa                   	// #10
  403fa8:	add	x1, sp, #0x48
  403fac:	mov	x0, x19
  403fb0:	bl	401750 <strtol@plt>
  403fb4:	str	w0, [x20]
  403fb8:	ldr	w0, [x22]
  403fbc:	cbnz	w0, 40405c <ferror@plt+0x27ac>
  403fc0:	ldr	x0, [sp, #72]
  403fc4:	cbz	x0, 404070 <ferror@plt+0x27c0>
  403fc8:	ldrsb	w1, [x0]
  403fcc:	cmp	w1, #0x0
  403fd0:	ccmp	x0, x19, #0x4, eq  // eq = none
  403fd4:	csetm	w0, eq  // eq = none
  403fd8:	ldp	x19, x20, [sp, #16]
  403fdc:	ldp	x21, x22, [sp, #32]
  403fe0:	ldr	x23, [sp, #48]
  403fe4:	b	403f98 <ferror@plt+0x26e8>
  403fe8:	ldrsb	w2, [x1, #1]
  403fec:	cbnz	w2, 404004 <ferror@plt+0x2754>
  403ff0:	str	w21, [x20]
  403ff4:	ldp	x19, x20, [sp, #16]
  403ff8:	ldp	x21, x22, [sp, #32]
  403ffc:	ldr	x23, [sp, #48]
  404000:	b	403f98 <ferror@plt+0x26e8>
  404004:	add	x19, x1, #0x1
  404008:	str	xzr, [sp, #72]
  40400c:	str	wzr, [x22]
  404010:	mov	w2, #0xa                   	// #10
  404014:	add	x1, sp, #0x48
  404018:	mov	x0, x19
  40401c:	bl	401750 <strtol@plt>
  404020:	str	w0, [x20]
  404024:	ldr	w0, [x22]
  404028:	cbnz	w0, 4040ac <ferror@plt+0x27fc>
  40402c:	ldr	x0, [sp, #72]
  404030:	cbz	x0, 4040c0 <ferror@plt+0x2810>
  404034:	ldrsb	w1, [x0]
  404038:	cmp	w1, #0x0
  40403c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404040:	csetm	w0, eq  // eq = none
  404044:	ldp	x19, x20, [sp, #16]
  404048:	ldp	x21, x22, [sp, #32]
  40404c:	ldr	x23, [sp, #48]
  404050:	b	403f98 <ferror@plt+0x26e8>
  404054:	mov	w0, #0x0                   	// #0
  404058:	b	403f98 <ferror@plt+0x26e8>
  40405c:	mov	w0, #0xffffffff            	// #-1
  404060:	ldp	x19, x20, [sp, #16]
  404064:	ldp	x21, x22, [sp, #32]
  404068:	ldr	x23, [sp, #48]
  40406c:	b	403f98 <ferror@plt+0x26e8>
  404070:	mov	w0, #0xffffffff            	// #-1
  404074:	ldp	x19, x20, [sp, #16]
  404078:	ldp	x21, x22, [sp, #32]
  40407c:	ldr	x23, [sp, #48]
  404080:	b	403f98 <ferror@plt+0x26e8>
  404084:	mov	w0, #0xffffffff            	// #-1
  404088:	ldp	x19, x20, [sp, #16]
  40408c:	ldp	x21, x22, [sp, #32]
  404090:	ldr	x23, [sp, #48]
  404094:	b	403f98 <ferror@plt+0x26e8>
  404098:	mov	w0, #0xffffffff            	// #-1
  40409c:	ldp	x19, x20, [sp, #16]
  4040a0:	ldp	x21, x22, [sp, #32]
  4040a4:	ldr	x23, [sp, #48]
  4040a8:	b	403f98 <ferror@plt+0x26e8>
  4040ac:	mov	w0, #0xffffffff            	// #-1
  4040b0:	ldp	x19, x20, [sp, #16]
  4040b4:	ldp	x21, x22, [sp, #32]
  4040b8:	ldr	x23, [sp, #48]
  4040bc:	b	403f98 <ferror@plt+0x26e8>
  4040c0:	mov	w0, #0xffffffff            	// #-1
  4040c4:	ldp	x19, x20, [sp, #16]
  4040c8:	ldp	x21, x22, [sp, #32]
  4040cc:	ldr	x23, [sp, #48]
  4040d0:	b	403f98 <ferror@plt+0x26e8>
  4040d4:	cmp	x0, #0x0
  4040d8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4040dc:	b.eq	4041a4 <ferror@plt+0x28f4>  // b.none
  4040e0:	stp	x29, x30, [sp, #-80]!
  4040e4:	mov	x29, sp
  4040e8:	stp	x19, x20, [sp, #16]
  4040ec:	stp	x21, x22, [sp, #32]
  4040f0:	stp	x23, x24, [sp, #48]
  4040f4:	mov	x20, x1
  4040f8:	add	x24, sp, #0x40
  4040fc:	add	x23, sp, #0x48
  404100:	b	404130 <ferror@plt+0x2880>
  404104:	cmp	x19, #0x0
  404108:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40410c:	ccmp	x21, x22, #0x0, ne  // ne = any
  404110:	b.ne	40418c <ferror@plt+0x28dc>  // b.any
  404114:	mov	x2, x21
  404118:	mov	x1, x20
  40411c:	mov	x0, x19
  404120:	bl	401630 <strncmp@plt>
  404124:	cbnz	w0, 40418c <ferror@plt+0x28dc>
  404128:	add	x0, x19, x21
  40412c:	add	x20, x20, x22
  404130:	mov	x1, x24
  404134:	bl	402874 <ferror@plt+0xfc4>
  404138:	mov	x19, x0
  40413c:	mov	x1, x23
  404140:	mov	x0, x20
  404144:	bl	402874 <ferror@plt+0xfc4>
  404148:	mov	x20, x0
  40414c:	ldr	x21, [sp, #64]
  404150:	ldr	x22, [sp, #72]
  404154:	adds	x0, x21, x22
  404158:	b.eq	404184 <ferror@plt+0x28d4>  // b.none
  40415c:	cmp	x0, #0x1
  404160:	b.ne	404104 <ferror@plt+0x2854>  // b.any
  404164:	cbz	x19, 404174 <ferror@plt+0x28c4>
  404168:	ldrsb	w0, [x19]
  40416c:	cmp	w0, #0x2f
  404170:	b.eq	404184 <ferror@plt+0x28d4>  // b.none
  404174:	cbz	x20, 40418c <ferror@plt+0x28dc>
  404178:	ldrsb	w0, [x20]
  40417c:	cmp	w0, #0x2f
  404180:	b.ne	404104 <ferror@plt+0x2854>  // b.any
  404184:	mov	w0, #0x1                   	// #1
  404188:	b	404190 <ferror@plt+0x28e0>
  40418c:	mov	w0, #0x0                   	// #0
  404190:	ldp	x19, x20, [sp, #16]
  404194:	ldp	x21, x22, [sp, #32]
  404198:	ldp	x23, x24, [sp, #48]
  40419c:	ldp	x29, x30, [sp], #80
  4041a0:	ret
  4041a4:	mov	w0, #0x0                   	// #0
  4041a8:	ret
  4041ac:	stp	x29, x30, [sp, #-64]!
  4041b0:	mov	x29, sp
  4041b4:	stp	x19, x20, [sp, #16]
  4041b8:	mov	x19, x0
  4041bc:	orr	x0, x0, x1
  4041c0:	cbz	x0, 404244 <ferror@plt+0x2994>
  4041c4:	stp	x21, x22, [sp, #32]
  4041c8:	mov	x21, x1
  4041cc:	mov	x22, x2
  4041d0:	cbz	x19, 404258 <ferror@plt+0x29a8>
  4041d4:	cbz	x1, 404270 <ferror@plt+0x29c0>
  4041d8:	stp	x23, x24, [sp, #48]
  4041dc:	mov	x0, x19
  4041e0:	bl	401520 <strlen@plt>
  4041e4:	mov	x23, x0
  4041e8:	mvn	x0, x0
  4041ec:	mov	x20, #0x0                   	// #0
  4041f0:	cmp	x0, x22
  4041f4:	b.cc	404284 <ferror@plt+0x29d4>  // b.lo, b.ul, b.last
  4041f8:	add	x24, x23, x22
  4041fc:	add	x0, x24, #0x1
  404200:	bl	401600 <malloc@plt>
  404204:	mov	x20, x0
  404208:	cbz	x0, 404290 <ferror@plt+0x29e0>
  40420c:	mov	x2, x23
  404210:	mov	x1, x19
  404214:	bl	4014e0 <memcpy@plt>
  404218:	mov	x2, x22
  40421c:	mov	x1, x21
  404220:	add	x0, x20, x23
  404224:	bl	4014e0 <memcpy@plt>
  404228:	strb	wzr, [x20, x24]
  40422c:	ldp	x21, x22, [sp, #32]
  404230:	ldp	x23, x24, [sp, #48]
  404234:	mov	x0, x20
  404238:	ldp	x19, x20, [sp, #16]
  40423c:	ldp	x29, x30, [sp], #64
  404240:	ret
  404244:	adrp	x0, 404000 <ferror@plt+0x2750>
  404248:	add	x0, x0, #0x710
  40424c:	bl	4016b0 <strdup@plt>
  404250:	mov	x20, x0
  404254:	b	404234 <ferror@plt+0x2984>
  404258:	mov	x1, x2
  40425c:	mov	x0, x21
  404260:	bl	4017a0 <strndup@plt>
  404264:	mov	x20, x0
  404268:	ldp	x21, x22, [sp, #32]
  40426c:	b	404234 <ferror@plt+0x2984>
  404270:	mov	x0, x19
  404274:	bl	4016b0 <strdup@plt>
  404278:	mov	x20, x0
  40427c:	ldp	x21, x22, [sp, #32]
  404280:	b	404234 <ferror@plt+0x2984>
  404284:	ldp	x21, x22, [sp, #32]
  404288:	ldp	x23, x24, [sp, #48]
  40428c:	b	404234 <ferror@plt+0x2984>
  404290:	ldp	x21, x22, [sp, #32]
  404294:	ldp	x23, x24, [sp, #48]
  404298:	b	404234 <ferror@plt+0x2984>
  40429c:	stp	x29, x30, [sp, #-32]!
  4042a0:	mov	x29, sp
  4042a4:	stp	x19, x20, [sp, #16]
  4042a8:	mov	x20, x0
  4042ac:	mov	x19, x1
  4042b0:	mov	x2, #0x0                   	// #0
  4042b4:	cbz	x1, 4042c4 <ferror@plt+0x2a14>
  4042b8:	mov	x0, x1
  4042bc:	bl	401520 <strlen@plt>
  4042c0:	mov	x2, x0
  4042c4:	mov	x1, x19
  4042c8:	mov	x0, x20
  4042cc:	bl	4041ac <ferror@plt+0x28fc>
  4042d0:	ldp	x19, x20, [sp, #16]
  4042d4:	ldp	x29, x30, [sp], #32
  4042d8:	ret
  4042dc:	stp	x29, x30, [sp, #-288]!
  4042e0:	mov	x29, sp
  4042e4:	str	x19, [sp, #16]
  4042e8:	mov	x19, x0
  4042ec:	str	x2, [sp, #240]
  4042f0:	str	x3, [sp, #248]
  4042f4:	str	x4, [sp, #256]
  4042f8:	str	x5, [sp, #264]
  4042fc:	str	x6, [sp, #272]
  404300:	str	x7, [sp, #280]
  404304:	str	q0, [sp, #112]
  404308:	str	q1, [sp, #128]
  40430c:	str	q2, [sp, #144]
  404310:	str	q3, [sp, #160]
  404314:	str	q4, [sp, #176]
  404318:	str	q5, [sp, #192]
  40431c:	str	q6, [sp, #208]
  404320:	str	q7, [sp, #224]
  404324:	add	x0, sp, #0x120
  404328:	str	x0, [sp, #80]
  40432c:	str	x0, [sp, #88]
  404330:	add	x0, sp, #0xf0
  404334:	str	x0, [sp, #96]
  404338:	mov	w0, #0xffffffd0            	// #-48
  40433c:	str	w0, [sp, #104]
  404340:	mov	w0, #0xffffff80            	// #-128
  404344:	str	w0, [sp, #108]
  404348:	ldp	x2, x3, [sp, #80]
  40434c:	stp	x2, x3, [sp, #32]
  404350:	ldp	x2, x3, [sp, #96]
  404354:	stp	x2, x3, [sp, #48]
  404358:	add	x2, sp, #0x20
  40435c:	add	x0, sp, #0x48
  404360:	bl	401790 <vasprintf@plt>
  404364:	tbnz	w0, #31, 404394 <ferror@plt+0x2ae4>
  404368:	sxtw	x2, w0
  40436c:	ldr	x1, [sp, #72]
  404370:	mov	x0, x19
  404374:	bl	4041ac <ferror@plt+0x28fc>
  404378:	mov	x19, x0
  40437c:	ldr	x0, [sp, #72]
  404380:	bl	401770 <free@plt>
  404384:	mov	x0, x19
  404388:	ldr	x19, [sp, #16]
  40438c:	ldp	x29, x30, [sp], #288
  404390:	ret
  404394:	mov	x19, #0x0                   	// #0
  404398:	b	404384 <ferror@plt+0x2ad4>
  40439c:	stp	x29, x30, [sp, #-80]!
  4043a0:	mov	x29, sp
  4043a4:	stp	x19, x20, [sp, #16]
  4043a8:	stp	x21, x22, [sp, #32]
  4043ac:	mov	x19, x0
  4043b0:	ldr	x21, [x0]
  4043b4:	ldrsb	w0, [x21]
  4043b8:	cbz	w0, 4044ec <ferror@plt+0x2c3c>
  4043bc:	stp	x23, x24, [sp, #48]
  4043c0:	mov	x24, x1
  4043c4:	mov	x22, x2
  4043c8:	mov	w23, w3
  4043cc:	mov	x1, x2
  4043d0:	mov	x0, x21
  4043d4:	bl	4017b0 <strspn@plt>
  4043d8:	add	x20, x21, x0
  4043dc:	ldrsb	w21, [x21, x0]
  4043e0:	cbz	w21, 404458 <ferror@plt+0x2ba8>
  4043e4:	cbz	w23, 4044bc <ferror@plt+0x2c0c>
  4043e8:	mov	w1, w21
  4043ec:	adrp	x0, 405000 <ferror@plt+0x3750>
  4043f0:	add	x0, x0, #0x2e8
  4043f4:	bl	4017c0 <strchr@plt>
  4043f8:	cbz	x0, 404478 <ferror@plt+0x2bc8>
  4043fc:	strb	w21, [sp, #72]
  404400:	strb	wzr, [sp, #73]
  404404:	add	x23, x20, #0x1
  404408:	add	x1, sp, #0x48
  40440c:	mov	x0, x23
  404410:	bl	4028e8 <ferror@plt+0x1038>
  404414:	str	x0, [x24]
  404418:	add	x1, x20, x0
  40441c:	ldrsb	w1, [x1, #1]
  404420:	cmp	w1, #0x0
  404424:	ccmp	w21, w1, #0x0, ne  // ne = any
  404428:	b.ne	404468 <ferror@plt+0x2bb8>  // b.any
  40442c:	add	x0, x0, #0x2
  404430:	add	x21, x20, x0
  404434:	ldrsb	w1, [x20, x0]
  404438:	cbz	w1, 404448 <ferror@plt+0x2b98>
  40443c:	mov	x0, x22
  404440:	bl	4017c0 <strchr@plt>
  404444:	cbz	x0, 404468 <ferror@plt+0x2bb8>
  404448:	str	x21, [x19]
  40444c:	mov	x20, x23
  404450:	ldp	x23, x24, [sp, #48]
  404454:	b	4044d8 <ferror@plt+0x2c28>
  404458:	str	x20, [x19]
  40445c:	mov	x20, #0x0                   	// #0
  404460:	ldp	x23, x24, [sp, #48]
  404464:	b	4044d8 <ferror@plt+0x2c28>
  404468:	str	x20, [x19]
  40446c:	mov	x20, #0x0                   	// #0
  404470:	ldp	x23, x24, [sp, #48]
  404474:	b	4044d8 <ferror@plt+0x2c28>
  404478:	mov	x1, x22
  40447c:	mov	x0, x20
  404480:	bl	4028e8 <ferror@plt+0x1038>
  404484:	str	x0, [x24]
  404488:	add	x21, x20, x0
  40448c:	ldrsb	w1, [x20, x0]
  404490:	cbz	w1, 4044a0 <ferror@plt+0x2bf0>
  404494:	mov	x0, x22
  404498:	bl	4017c0 <strchr@plt>
  40449c:	cbz	x0, 4044ac <ferror@plt+0x2bfc>
  4044a0:	str	x21, [x19]
  4044a4:	ldp	x23, x24, [sp, #48]
  4044a8:	b	4044d8 <ferror@plt+0x2c28>
  4044ac:	str	x20, [x19]
  4044b0:	mov	x20, x0
  4044b4:	ldp	x23, x24, [sp, #48]
  4044b8:	b	4044d8 <ferror@plt+0x2c28>
  4044bc:	mov	x1, x22
  4044c0:	mov	x0, x20
  4044c4:	bl	401840 <strcspn@plt>
  4044c8:	str	x0, [x24]
  4044cc:	add	x0, x20, x0
  4044d0:	str	x0, [x19]
  4044d4:	ldp	x23, x24, [sp, #48]
  4044d8:	mov	x0, x20
  4044dc:	ldp	x19, x20, [sp, #16]
  4044e0:	ldp	x21, x22, [sp, #32]
  4044e4:	ldp	x29, x30, [sp], #80
  4044e8:	ret
  4044ec:	mov	x20, #0x0                   	// #0
  4044f0:	b	4044d8 <ferror@plt+0x2c28>
  4044f4:	stp	x29, x30, [sp, #-32]!
  4044f8:	mov	x29, sp
  4044fc:	str	x19, [sp, #16]
  404500:	mov	x19, x0
  404504:	mov	x0, x19
  404508:	bl	401660 <fgetc@plt>
  40450c:	cmn	w0, #0x1
  404510:	b.eq	404524 <ferror@plt+0x2c74>  // b.none
  404514:	cmp	w0, #0xa
  404518:	b.ne	404504 <ferror@plt+0x2c54>  // b.any
  40451c:	mov	w0, #0x0                   	// #0
  404520:	b	404528 <ferror@plt+0x2c78>
  404524:	mov	w0, #0x1                   	// #1
  404528:	ldr	x19, [sp, #16]
  40452c:	ldp	x29, x30, [sp], #32
  404530:	ret
  404534:	nop
  404538:	stp	x29, x30, [sp, #-64]!
  40453c:	mov	x29, sp
  404540:	stp	x19, x20, [sp, #16]
  404544:	adrp	x20, 416000 <ferror@plt+0x14750>
  404548:	add	x20, x20, #0xdf0
  40454c:	stp	x21, x22, [sp, #32]
  404550:	adrp	x21, 416000 <ferror@plt+0x14750>
  404554:	add	x21, x21, #0xde8
  404558:	sub	x20, x20, x21
  40455c:	mov	w22, w0
  404560:	stp	x23, x24, [sp, #48]
  404564:	mov	x23, x1
  404568:	mov	x24, x2
  40456c:	bl	4014a8 <memcpy@plt-0x38>
  404570:	cmp	xzr, x20, asr #3
  404574:	b.eq	4045a0 <ferror@plt+0x2cf0>  // b.none
  404578:	asr	x20, x20, #3
  40457c:	mov	x19, #0x0                   	// #0
  404580:	ldr	x3, [x21, x19, lsl #3]
  404584:	mov	x2, x24
  404588:	add	x19, x19, #0x1
  40458c:	mov	x1, x23
  404590:	mov	w0, w22
  404594:	blr	x3
  404598:	cmp	x20, x19
  40459c:	b.ne	404580 <ferror@plt+0x2cd0>  // b.any
  4045a0:	ldp	x19, x20, [sp, #16]
  4045a4:	ldp	x21, x22, [sp, #32]
  4045a8:	ldp	x23, x24, [sp, #48]
  4045ac:	ldp	x29, x30, [sp], #64
  4045b0:	ret
  4045b4:	nop
  4045b8:	ret
  4045bc:	nop
  4045c0:	adrp	x2, 417000 <ferror@plt+0x15750>
  4045c4:	mov	x1, #0x0                   	// #0
  4045c8:	ldr	x2, [x2, #504]
  4045cc:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004045d0 <.fini>:
  4045d0:	stp	x29, x30, [sp, #-16]!
  4045d4:	mov	x29, sp
  4045d8:	ldp	x29, x30, [sp], #16
  4045dc:	ret
