# Reading pref.tcl
# //  Questa Altera Starter FPGA Edition-64
# //  Version 2025.2 win64 May 31 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do lab1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Altera Starter FPGA Edition-64 vmap 2025.2 Lib Mapping Utility 2025.05 May 31 2025
# vmap work gate_work 
# ** Note: (vmap-220) 'c:/altera_lite/25.1std/questa_fse/win64/../modelsim.ini' is used as the ini file.
# Copying c:/altera_lite/25.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog  -work work +incdir+. {lab1.vo}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 14:49:29 on Jan 18,2026
# vlog -reportprogress 300 -work work "+incdir+." lab1.vo 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module lab1
# 
# Top level modules:
# 	lab1
# End time: 14:49:29 on Jan 18,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog  -work work +incdir+C:/Users/asher/Desktop/School\ Work/ece3710/verilog {C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 14:49:29 on Jan 18,2026
# vlog -reportprogress 300 -work work "+incdir+C:/Users/asher/Desktop/School Work/ece3710/verilog" C:/Users/asher/Desktop/School Work/ece3710/verilog/lab1.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module lab1
# 
# Top level modules:
# 	lab1
# End time: 14:49:29 on Jan 18,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog  -work work +incdir+C:/Users/asher/Desktop/School\ Work/ece3710/verilog {C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 14:49:30 on Jan 18,2026
# vlog -reportprogress 300 -work work "+incdir+C:/Users/asher/Desktop/School Work/ece3710/verilog" C:/Users/asher/Desktop/School Work/ece3710/verilog/ALU.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:49:30 on Jan 18,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog  -work work +incdir+C:/Users/asher/Desktop/School\ Work/ece3710/verilog {C:/Users/asher/Desktop/School Work/ece3710/verilog/tb_ALU.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 14:49:30 on Jan 18,2026
# vlog -reportprogress 300 -work work "+incdir+C:/Users/asher/Desktop/School Work/ece3710/verilog" C:/Users/asher/Desktop/School Work/ece3710/verilog/tb_ALU.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module tb_alu
# 
# Top level modules:
# 	tb_alu
# End time: 14:49:30 on Jan 18,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb_alu
# ** Note: (vsim-220) 'modelsim.ini' is used as the ini file.
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb_alu 
# Start time: 14:49:30 on Jan 18,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-220) 'modelsim.ini' is used as the ini file.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_alu(fast)
# Loading work.alu(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting ALU testbench...
# Passed middle range tests, begining edge case testing.
# Testing ADD edge cases.
# Add edge cases successfull.
# Testing ADDU edge cases.
# Add edge cases successfull.
# ALU testbench completed.
# ** Note: $finish    : C:/Users/asher/Desktop/School Work/ece3710/verilog/tb_ALU.v(277)
#    Time: 5094 ns  Iteration: 0  Instance: /tb_alu
# End time: 14:50:34 on Jan 18,2026, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
