// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Apr 24 15:35:00 2024
// Host        : WFXA4BB6DB88619 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/EECE4632FinalProject/Increased_Coefs/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ip/equalizer_equalizer_0_2/equalizer_equalizer_0_2_sim_netlist.v
// Design      : equalizer_equalizer_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "equalizer_equalizer_0_2,equalizer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "equalizer,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module equalizer_equalizer_0_2
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TDATA,
    output_r_TDEST,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TDATA,
    input_r_TDEST,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [4:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [4:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:output_r:input_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) output [31:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDEST" *) output [0:0]output_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TKEEP" *) output [3:0]output_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TSTRB" *) output [3:0]output_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TUSER" *) output [0:0]output_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TLAST" *) output [0:0]output_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]output_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) input [31:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDEST" *) input [0:0]input_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TKEEP" *) input [3:0]input_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TSTRB" *) input [3:0]input_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TUSER" *) input [0:0]input_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TLAST" *) input [0:0]input_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]input_r_TID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]input_r_TDATA;
  wire [0:0]input_r_TDEST;
  wire [0:0]input_r_TID;
  wire [3:0]input_r_TKEEP;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [3:0]input_r_TSTRB;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [31:0]output_r_TDATA;
  wire [0:0]output_r_TDEST;
  wire [0:0]output_r_TID;
  wire [3:0]output_r_TKEEP;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [3:0]output_r_TSTRB;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "28'b0000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "28'b0000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "28'b0000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "28'b0000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "28'b0000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "28'b0000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "28'b0000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "28'b0000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "28'b0000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "28'b0000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "28'b0000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "28'b0000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "28'b0000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "28'b0000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "28'b0000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "28'b0000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "28'b0000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "28'b0001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "28'b0010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "28'b0100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "28'b1000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "28'b0000000000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "28'b0000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "28'b0000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "28'b0000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "28'b0000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "28'b0000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "28'b0000000000000000000100000000" *) 
  equalizer_equalizer_0_2_equalizer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TDEST(input_r_TDEST),
        .input_r_TID(input_r_TID),
        .input_r_TKEEP(input_r_TKEEP),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TSTRB(input_r_TSTRB),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TVALID(input_r_TVALID),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TDEST(output_r_TDEST),
        .output_r_TID(output_r_TID),
        .output_r_TKEEP(output_r_TKEEP),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(output_r_TSTRB),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TVALID(output_r_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "equalizer" *) (* ap_ST_fsm_state1 = "28'b0000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "28'b0000000000000000001000000000" *) (* ap_ST_fsm_state11 = "28'b0000000000000000010000000000" *) (* ap_ST_fsm_state12 = "28'b0000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "28'b0000000000000001000000000000" *) (* ap_ST_fsm_state14 = "28'b0000000000000010000000000000" *) (* ap_ST_fsm_state15 = "28'b0000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "28'b0000000000001000000000000000" *) (* ap_ST_fsm_state17 = "28'b0000000000010000000000000000" *) (* ap_ST_fsm_state18 = "28'b0000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "28'b0000000001000000000000000000" *) (* ap_ST_fsm_state2 = "28'b0000000000000000000000000010" *) (* ap_ST_fsm_state20 = "28'b0000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "28'b0000000100000000000000000000" *) (* ap_ST_fsm_state22 = "28'b0000001000000000000000000000" *) (* ap_ST_fsm_state23 = "28'b0000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "28'b0000100000000000000000000000" *) (* ap_ST_fsm_state25 = "28'b0001000000000000000000000000" *) (* ap_ST_fsm_state26 = "28'b0010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "28'b0100000000000000000000000000" *) (* ap_ST_fsm_state28 = "28'b1000000000000000000000000000" *) (* ap_ST_fsm_state3 = "28'b0000000000000000000000000100" *) 
(* ap_ST_fsm_state4 = "28'b0000000000000000000000001000" *) (* ap_ST_fsm_state5 = "28'b0000000000000000000000010000" *) (* ap_ST_fsm_state6 = "28'b0000000000000000000000100000" *) 
(* ap_ST_fsm_state7 = "28'b0000000000000000000001000000" *) (* ap_ST_fsm_state8 = "28'b0000000000000000000010000000" *) (* ap_ST_fsm_state9 = "28'b0000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module equalizer_equalizer_0_2_equalizer
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    output_r_TDATA,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    output_r_TDEST,
    input_r_TDATA,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID,
    input_r_TDEST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  output [31:0]output_r_TDATA;
  output output_r_TVALID;
  input output_r_TREADY;
  output [3:0]output_r_TKEEP;
  output [3:0]output_r_TSTRB;
  output [0:0]output_r_TUSER;
  output [0:0]output_r_TLAST;
  output [0:0]output_r_TID;
  output [0:0]output_r_TDEST;
  input [31:0]input_r_TDATA;
  input input_r_TVALID;
  output input_r_TREADY;
  input [3:0]input_r_TKEEP;
  input [3:0]input_r_TSTRB;
  input [0:0]input_r_TUSER;
  input [0:0]input_r_TLAST;
  input [0:0]input_r_TID;
  input [0:0]input_r_TDEST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [4:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [4:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire [31:0]accumulate_fu_597_p2;
  wire [31:0]accumulate_reg_883;
  wire [7:0]add_ln42_fu_686_p2;
  wire [7:0]add_ln42_reg_899;
  wire \add_ln42_reg_899[7]_i_3_n_3 ;
  wire \ap_CS_fsm[24]_i_2_n_3 ;
  wire \ap_CS_fsm[26]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_n_3 ;
  wire \ap_CS_fsm_reg[20]_ap_CS_fsm_reg_r_1_n_3 ;
  wire \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_n_3 ;
  wire \ap_CS_fsm_reg[8]_ap_CS_fsm_reg_r_3_n_3 ;
  wire ap_CS_fsm_reg_gate__0_n_3;
  wire ap_CS_fsm_reg_gate_n_3;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[11] ;
  wire \ap_CS_fsm_reg_n_3_[21] ;
  wire \ap_CS_fsm_reg_n_3_[9] ;
  wire ap_CS_fsm_reg_r_0_n_3;
  wire ap_CS_fsm_reg_r_1_n_3;
  wire ap_CS_fsm_reg_r_2_n_3;
  wire ap_CS_fsm_reg_r_3_n_3;
  wire ap_CS_fsm_reg_r_n_3;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [27:0]ap_NS_fsm;
  wire ap_NS_fsm113_out;
  wire ap_NS_fsm116_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_0;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]coef_scale_reg_412;
  wire [63:1]coefs;
  wire coefs_2_we01;
  wire [1:1]coefs_read_reg_780;
  wire gmem_ARREADY;
  wire [61:0]gmem_AWADDR;
  wire gmem_AWREADY;
  wire gmem_BREADY1;
  wire gmem_BVALID;
  wire [31:0]gmem_RDATA;
  wire gmem_RVALID;
  wire [31:0]gmem_WDATA;
  wire gmem_WREADY;
  wire [61:0]gmem_addr_1_reg_893;
  wire \gmem_addr_1_reg_893[2]_i_2_n_3 ;
  wire \gmem_addr_1_reg_893[2]_i_3_n_3 ;
  wire \gmem_addr_1_reg_893[2]_i_4_n_3 ;
  wire \gmem_addr_1_reg_893[6]_i_2_n_3 ;
  wire \gmem_addr_1_reg_893[6]_i_3_n_3 ;
  wire \gmem_addr_1_reg_893[6]_i_4_n_3 ;
  wire \gmem_addr_1_reg_893[6]_i_5_n_3 ;
  wire \gmem_addr_1_reg_893_reg[10]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[10]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[10]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[10]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[14]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[14]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[14]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[14]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[18]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[18]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[18]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[18]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[22]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[22]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[22]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[22]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[26]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[26]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[26]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[26]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[2]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[2]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[2]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[2]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[30]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[30]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[30]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[30]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[34]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[34]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[34]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[34]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[38]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[38]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[38]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[38]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[42]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[42]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[42]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[42]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[46]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[46]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[46]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[46]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[50]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[50]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[50]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[50]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[54]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[54]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[54]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[54]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[58]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[58]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[58]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[58]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[61]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[61]_i_1_n_6 ;
  wire \gmem_addr_1_reg_893_reg[6]_i_1_n_3 ;
  wire \gmem_addr_1_reg_893_reg[6]_i_1_n_4 ;
  wire \gmem_addr_1_reg_893_reg[6]_i_1_n_5 ;
  wire \gmem_addr_1_reg_893_reg[6]_i_1_n_6 ;
  wire [31:0]gmem_addr_read_reg_873;
  wire [61:0]gmem_addr_reg_793;
  wire gmem_m_axi_U_n_12;
  wire gmem_m_axi_U_n_121;
  wire gmem_m_axi_U_n_13;
  wire gmem_m_axi_U_n_18;
  wire gmem_m_axi_U_n_20;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg;
  wire [61:0]grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARADDR;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_114;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_115;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_116;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_117;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_118;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_119;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_120;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_15;
  wire [6:0]grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address1;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_din0;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_input_r_TREADY;
  wire [61:0]grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_ARADDR;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_n_171;
  wire grp_fu_493_p1;
  wire grp_fu_590_ce;
  wire [31:0]grp_fu_590_p0;
  wire [31:0]grp_fu_590_p1;
  wire [31:16]grp_fu_590_p2;
  wire [31:0]input_r_TDATA;
  wire [31:0]input_r_TDATA_int_regslice;
  wire [0:0]input_r_TDEST;
  wire input_r_TDEST_int_regslice;
  wire [0:0]input_r_TID;
  wire input_r_TID_int_regslice;
  wire [3:0]input_r_TKEEP;
  wire [3:0]input_r_TKEEP_int_regslice;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire input_r_TREADY_int_regslice;
  wire [3:0]input_r_TSTRB;
  wire [3:0]input_r_TSTRB_int_regslice;
  wire [0:0]input_r_TUSER;
  wire input_r_TUSER_int_regslice;
  wire input_r_TVALID;
  wire input_r_TVALID_int_regslice;
  wire [1:0]j_1_reg_907;
  wire \j_1_reg_907[0]_i_1_n_3 ;
  wire \j_1_reg_907[1]_i_1_n_3 ;
  wire [1:0]j_reg_401;
  wire \load_unit/fifo_rreq/push ;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mul_32s_32s_32_2_1_U18_n_19;
  wire mul_32s_32s_32_2_1_U18_n_20;
  wire mul_32s_32s_32_2_1_U18_n_21;
  wire mul_32s_32s_32_2_1_U18_n_22;
  wire mul_32s_32s_32_2_1_U18_n_23;
  wire mul_32s_32s_32_2_1_U18_n_24;
  wire mul_32s_32s_32_2_1_U18_n_25;
  wire mul_32s_32s_32_2_1_U18_n_26;
  wire mul_32s_32s_32_2_1_U18_n_27;
  wire mul_32s_32s_32_2_1_U18_n_28;
  wire mul_32s_32s_32_2_1_U18_n_29;
  wire mul_32s_32s_32_2_1_U18_n_30;
  wire mul_32s_32s_32_2_1_U18_n_31;
  wire mul_32s_32s_32_2_1_U18_n_32;
  wire mul_32s_32s_32_2_1_U18_n_33;
  wire mul_32s_32s_32_2_1_U18_n_34;
  wire [31:0]mul_ln84_reg_878;
  wire [31:0]output_r_TDATA;
  wire [0:0]output_r_TDEST;
  wire output_r_TDEST_int_regslice;
  wire [0:0]output_r_TID;
  wire output_r_TID_int_regslice;
  wire [3:0]output_r_TKEEP;
  wire [3:0]output_r_TKEEP_int_regslice;
  wire [0:0]output_r_TLAST;
  wire output_r_TLAST_int_regslice;
  wire output_r_TREADY;
  wire [3:0]output_r_TSTRB;
  wire [3:0]output_r_TSTRB_int_regslice;
  wire [0:0]output_r_TUSER;
  wire output_r_TUSER_int_regslice;
  wire output_r_TVALID;
  wire output_r_TVALID_int_regslice;
  wire p_4_0_0_0134_phi_reg_422;
  wire read_coefs_fu_180;
  wire read_coefs_fu_1800;
  wire \read_coefs_fu_180[0]_i_1_n_3 ;
  wire regslice_both_input_r_V_data_V_U_n_10;
  wire regslice_both_input_r_V_data_V_U_n_104;
  wire regslice_both_input_r_V_data_V_U_n_107;
  wire regslice_both_input_r_V_data_V_U_n_109;
  wire regslice_both_input_r_V_data_V_U_n_11;
  wire regslice_both_input_r_V_data_V_U_n_111;
  wire regslice_both_input_r_V_data_V_U_n_12;
  wire regslice_both_input_r_V_data_V_U_n_13;
  wire regslice_both_input_r_V_data_V_U_n_14;
  wire regslice_both_input_r_V_data_V_U_n_15;
  wire regslice_both_input_r_V_data_V_U_n_16;
  wire regslice_both_input_r_V_data_V_U_n_17;
  wire regslice_both_input_r_V_data_V_U_n_18;
  wire regslice_both_input_r_V_data_V_U_n_19;
  wire regslice_both_input_r_V_data_V_U_n_20;
  wire regslice_both_input_r_V_data_V_U_n_21;
  wire regslice_both_input_r_V_data_V_U_n_22;
  wire regslice_both_input_r_V_data_V_U_n_23;
  wire regslice_both_input_r_V_data_V_U_n_24;
  wire regslice_both_input_r_V_data_V_U_n_25;
  wire regslice_both_input_r_V_data_V_U_n_26;
  wire regslice_both_input_r_V_data_V_U_n_27;
  wire regslice_both_input_r_V_data_V_U_n_28;
  wire regslice_both_input_r_V_data_V_U_n_29;
  wire regslice_both_input_r_V_data_V_U_n_3;
  wire regslice_both_input_r_V_data_V_U_n_30;
  wire regslice_both_input_r_V_data_V_U_n_31;
  wire regslice_both_input_r_V_data_V_U_n_32;
  wire regslice_both_input_r_V_data_V_U_n_33;
  wire regslice_both_input_r_V_data_V_U_n_34;
  wire regslice_both_input_r_V_data_V_U_n_35;
  wire regslice_both_input_r_V_data_V_U_n_36;
  wire regslice_both_input_r_V_data_V_U_n_37;
  wire regslice_both_input_r_V_data_V_U_n_38;
  wire regslice_both_input_r_V_data_V_U_n_39;
  wire regslice_both_input_r_V_data_V_U_n_4;
  wire regslice_both_input_r_V_data_V_U_n_40;
  wire regslice_both_input_r_V_data_V_U_n_41;
  wire regslice_both_input_r_V_data_V_U_n_42;
  wire regslice_both_input_r_V_data_V_U_n_43;
  wire regslice_both_input_r_V_data_V_U_n_44;
  wire regslice_both_input_r_V_data_V_U_n_45;
  wire regslice_both_input_r_V_data_V_U_n_46;
  wire regslice_both_input_r_V_data_V_U_n_47;
  wire regslice_both_input_r_V_data_V_U_n_48;
  wire regslice_both_input_r_V_data_V_U_n_49;
  wire regslice_both_input_r_V_data_V_U_n_50;
  wire regslice_both_input_r_V_data_V_U_n_51;
  wire regslice_both_input_r_V_data_V_U_n_52;
  wire regslice_both_input_r_V_data_V_U_n_53;
  wire regslice_both_input_r_V_data_V_U_n_54;
  wire regslice_both_input_r_V_data_V_U_n_55;
  wire regslice_both_input_r_V_data_V_U_n_56;
  wire regslice_both_input_r_V_data_V_U_n_57;
  wire regslice_both_input_r_V_data_V_U_n_58;
  wire regslice_both_input_r_V_data_V_U_n_59;
  wire regslice_both_input_r_V_data_V_U_n_6;
  wire regslice_both_input_r_V_data_V_U_n_60;
  wire regslice_both_input_r_V_data_V_U_n_61;
  wire regslice_both_input_r_V_data_V_U_n_62;
  wire regslice_both_input_r_V_data_V_U_n_63;
  wire regslice_both_input_r_V_data_V_U_n_64;
  wire regslice_both_input_r_V_data_V_U_n_65;
  wire regslice_both_input_r_V_data_V_U_n_66;
  wire regslice_both_input_r_V_data_V_U_n_67;
  wire regslice_both_input_r_V_data_V_U_n_68;
  wire regslice_both_input_r_V_data_V_U_n_69;
  wire regslice_both_input_r_V_data_V_U_n_70;
  wire regslice_both_input_r_V_data_V_U_n_71;
  wire regslice_both_input_r_V_data_V_U_n_8;
  wire regslice_both_input_r_V_data_V_U_n_9;
  wire regslice_both_input_r_V_last_V_U_n_3;
  wire regslice_both_input_r_V_last_V_U_n_4;
  wire regslice_both_output_r_V_data_V_U_n_23;
  wire regslice_both_output_r_V_data_V_U_n_24;
  wire regslice_both_output_r_V_data_V_U_n_25;
  wire regslice_both_output_r_V_data_V_U_n_26;
  wire regslice_both_output_r_V_data_V_U_n_27;
  wire regslice_both_output_r_V_data_V_U_n_28;
  wire regslice_both_output_r_V_data_V_U_n_29;
  wire regslice_both_output_r_V_data_V_U_n_3;
  wire regslice_both_output_r_V_data_V_U_n_30;
  wire regslice_both_output_r_V_data_V_U_n_31;
  wire regslice_both_output_r_V_data_V_U_n_32;
  wire regslice_both_output_r_V_data_V_U_n_33;
  wire regslice_both_output_r_V_data_V_U_n_34;
  wire regslice_both_output_r_V_data_V_U_n_35;
  wire regslice_both_output_r_V_data_V_U_n_36;
  wire regslice_both_output_r_V_data_V_U_n_37;
  wire regslice_both_output_r_V_data_V_U_n_38;
  wire regslice_both_output_r_V_data_V_U_n_39;
  wire regslice_both_output_r_V_data_V_U_n_40;
  wire regslice_both_output_r_V_data_V_U_n_41;
  wire regslice_both_output_r_V_data_V_U_n_42;
  wire regslice_both_output_r_V_data_V_U_n_43;
  wire regslice_both_output_r_V_data_V_U_n_44;
  wire regslice_both_output_r_V_data_V_U_n_45;
  wire regslice_both_output_r_V_data_V_U_n_46;
  wire regslice_both_output_r_V_data_V_U_n_47;
  wire regslice_both_output_r_V_data_V_U_n_48;
  wire regslice_both_output_r_V_data_V_U_n_49;
  wire regslice_both_output_r_V_data_V_U_n_50;
  wire regslice_both_output_r_V_data_V_U_n_51;
  wire regslice_both_output_r_V_data_V_U_n_52;
  wire regslice_both_output_r_V_data_V_U_n_53;
  wire regslice_both_output_r_V_data_V_U_n_54;
  wire regslice_both_output_r_V_data_V_U_n_55;
  wire regslice_both_output_r_V_data_V_U_n_56;
  wire regslice_both_output_r_V_data_V_U_n_57;
  wire regslice_both_output_r_V_data_V_U_n_58;
  wire regslice_both_output_r_V_data_V_U_n_59;
  wire regslice_both_output_r_V_data_V_U_n_60;
  wire regslice_both_output_r_V_data_V_U_n_61;
  wire regslice_both_output_r_V_data_V_U_n_62;
  wire regslice_both_output_r_V_data_V_U_n_63;
  wire regslice_both_output_r_V_data_V_U_n_64;
  wire regslice_both_output_r_V_data_V_U_n_65;
  wire regslice_both_output_r_V_data_V_U_n_66;
  wire regslice_both_output_r_V_data_V_U_n_68;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [61:0]sext_ln43_fu_676_p1;
  wire [31:0]signal_shift_reg_q1;
  wire signal_shift_reg_we0;
  wire [12:4]state_1_reg_817;
  wire [12:0]state_fu_184;
  wire state_fu_1841;
  wire \state_fu_184[12]_i_10_n_3 ;
  wire \state_fu_184[12]_i_11_n_3 ;
  wire \state_fu_184[12]_i_12_n_3 ;
  wire \state_fu_184[12]_i_13_n_3 ;
  wire \state_fu_184[12]_i_2_n_3 ;
  wire \state_fu_184[12]_i_6_n_3 ;
  wire \state_fu_184[12]_i_7_n_3 ;
  wire \state_fu_184[12]_i_8_n_3 ;
  wire \state_fu_184[12]_i_9_n_3 ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/user_resp/pop ;
  wire [31:0]tmp_data_V_2_reg_445;
  wire [31:0]tmp_data_V_5_reg_374;
  wire [31:0]tmp_data_V_reg_821;
  wire tmp_dest_V_1_reg_294;
  wire tmp_dest_V_reg_863;
  wire tmp_fu_637_p3;
  wire tmp_id_V_1_reg_310;
  wire tmp_id_V_reg_856;
  wire [3:0]tmp_keep_V_1_reg_358;
  wire [3:0]tmp_keep_V_reg_829;
  wire tmp_last_V_1_reg_434;
  wire tmp_last_V_reg_850;
  wire [31:0]tmp_out_data_V_fu_156;
  wire tmp_out_dest_V_fu_176;
  wire tmp_out_id_V_fu_172;
  wire [3:0]tmp_out_keep_V_fu_160;
  wire [3:0]tmp_out_strb_V_fu_164;
  wire tmp_out_user_V_fu_168;
  wire tmp_strb_V_1_reg_342;
  wire \tmp_strb_V_1_reg_342_reg_n_3_[0] ;
  wire \tmp_strb_V_1_reg_342_reg_n_3_[1] ;
  wire \tmp_strb_V_1_reg_342_reg_n_3_[2] ;
  wire \tmp_strb_V_1_reg_342_reg_n_3_[3] ;
  wire [3:0]tmp_strb_V_reg_836;
  wire \tmp_user_V_1_reg_326_reg_n_3_[0] ;
  wire tmp_user_V_reg_843;
  wire [8:2]zext_ln43_fu_657_p1;
  wire [0:0]\NLW_gmem_addr_1_reg_893_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_893_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_893_reg[61]_i_1_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \accumulate_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[0]),
        .Q(accumulate_reg_883[0]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[10]),
        .Q(accumulate_reg_883[10]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[11]),
        .Q(accumulate_reg_883[11]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[12]),
        .Q(accumulate_reg_883[12]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[13]),
        .Q(accumulate_reg_883[13]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[14]),
        .Q(accumulate_reg_883[14]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[15]),
        .Q(accumulate_reg_883[15]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[16]),
        .Q(accumulate_reg_883[16]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[17]),
        .Q(accumulate_reg_883[17]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[18]),
        .Q(accumulate_reg_883[18]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[19]),
        .Q(accumulate_reg_883[19]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[1]),
        .Q(accumulate_reg_883[1]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[20]),
        .Q(accumulate_reg_883[20]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[21]),
        .Q(accumulate_reg_883[21]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[22]),
        .Q(accumulate_reg_883[22]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[23]),
        .Q(accumulate_reg_883[23]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[24]),
        .Q(accumulate_reg_883[24]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[25]),
        .Q(accumulate_reg_883[25]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[26]),
        .Q(accumulate_reg_883[26]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[27]),
        .Q(accumulate_reg_883[27]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[28]),
        .Q(accumulate_reg_883[28]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[29]),
        .Q(accumulate_reg_883[29]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[2]),
        .Q(accumulate_reg_883[2]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[30]),
        .Q(accumulate_reg_883[30]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[31]),
        .Q(accumulate_reg_883[31]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[3]),
        .Q(accumulate_reg_883[3]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[4]),
        .Q(accumulate_reg_883[4]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[5]),
        .Q(accumulate_reg_883[5]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[6]),
        .Q(accumulate_reg_883[6]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[7]),
        .Q(accumulate_reg_883[7]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[8]),
        .Q(accumulate_reg_883[8]),
        .R(1'b0));
  FDRE \accumulate_reg_883_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(accumulate_fu_597_p2[9]),
        .Q(accumulate_reg_883[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln42_reg_899[0]_i_1 
       (.I0(zext_ln43_fu_657_p1[2]),
        .O(add_ln42_fu_686_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln42_reg_899[1]_i_1 
       (.I0(zext_ln43_fu_657_p1[3]),
        .I1(zext_ln43_fu_657_p1[2]),
        .O(add_ln42_fu_686_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \add_ln42_reg_899[2]_i_1 
       (.I0(zext_ln43_fu_657_p1[4]),
        .I1(zext_ln43_fu_657_p1[2]),
        .I2(zext_ln43_fu_657_p1[3]),
        .O(add_ln42_fu_686_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \add_ln42_reg_899[3]_i_1 
       (.I0(zext_ln43_fu_657_p1[5]),
        .I1(zext_ln43_fu_657_p1[3]),
        .I2(zext_ln43_fu_657_p1[2]),
        .I3(zext_ln43_fu_657_p1[4]),
        .O(add_ln42_fu_686_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \add_ln42_reg_899[4]_i_1 
       (.I0(zext_ln43_fu_657_p1[6]),
        .I1(zext_ln43_fu_657_p1[4]),
        .I2(zext_ln43_fu_657_p1[2]),
        .I3(zext_ln43_fu_657_p1[3]),
        .I4(zext_ln43_fu_657_p1[5]),
        .O(add_ln42_fu_686_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \add_ln42_reg_899[5]_i_1 
       (.I0(zext_ln43_fu_657_p1[7]),
        .I1(zext_ln43_fu_657_p1[5]),
        .I2(zext_ln43_fu_657_p1[3]),
        .I3(zext_ln43_fu_657_p1[2]),
        .I4(zext_ln43_fu_657_p1[4]),
        .I5(zext_ln43_fu_657_p1[6]),
        .O(add_ln42_fu_686_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln42_reg_899[6]_i_1 
       (.I0(zext_ln43_fu_657_p1[8]),
        .I1(\add_ln42_reg_899[7]_i_3_n_3 ),
        .O(add_ln42_fu_686_p2[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln42_reg_899[7]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(tmp_fu_637_p3),
        .O(coefs_2_we01));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln42_reg_899[7]_i_2 
       (.I0(zext_ln43_fu_657_p1[8]),
        .I1(\add_ln42_reg_899[7]_i_3_n_3 ),
        .O(add_ln42_fu_686_p2[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln42_reg_899[7]_i_3 
       (.I0(zext_ln43_fu_657_p1[6]),
        .I1(zext_ln43_fu_657_p1[4]),
        .I2(zext_ln43_fu_657_p1[2]),
        .I3(zext_ln43_fu_657_p1[3]),
        .I4(zext_ln43_fu_657_p1[5]),
        .I5(zext_ln43_fu_657_p1[7]),
        .O(\add_ln42_reg_899[7]_i_3_n_3 ));
  FDRE \add_ln42_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(add_ln42_fu_686_p2[0]),
        .Q(add_ln42_reg_899[0]),
        .R(1'b0));
  FDRE \add_ln42_reg_899_reg[1] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(add_ln42_fu_686_p2[1]),
        .Q(add_ln42_reg_899[1]),
        .R(1'b0));
  FDRE \add_ln42_reg_899_reg[2] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(add_ln42_fu_686_p2[2]),
        .Q(add_ln42_reg_899[2]),
        .R(1'b0));
  FDRE \add_ln42_reg_899_reg[3] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(add_ln42_fu_686_p2[3]),
        .Q(add_ln42_reg_899[3]),
        .R(1'b0));
  FDRE \add_ln42_reg_899_reg[4] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(add_ln42_fu_686_p2[4]),
        .Q(add_ln42_reg_899[4]),
        .R(1'b0));
  FDRE \add_ln42_reg_899_reg[5] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(add_ln42_fu_686_p2[5]),
        .Q(add_ln42_reg_899[5]),
        .R(1'b0));
  FDRE \add_ln42_reg_899_reg[6] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(add_ln42_fu_686_p2[6]),
        .Q(add_ln42_reg_899[6]),
        .R(1'b0));
  FDRE \add_ln42_reg_899_reg[7] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(add_ln42_fu_686_p2[7]),
        .Q(add_ln42_reg_899[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[24]_i_2 
       (.I0(j_reg_401[1]),
        .I1(j_reg_401[0]),
        .I2(ap_CS_fsm_state24),
        .O(\ap_CS_fsm[24]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[26]_i_2 
       (.I0(j_reg_401[1]),
        .I1(j_reg_401[0]),
        .I2(ap_CS_fsm_state24),
        .O(\ap_CS_fsm[26]_i_2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_18),
        .Q(\ap_CS_fsm_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[11] ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[18]),
        .Q(\ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE \ap_CS_fsm_reg[20]_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_n_3 ),
        .Q(\ap_CS_fsm_reg[20]_ap_CS_fsm_reg_r_1_n_3 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_3),
        .Q(\ap_CS_fsm_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_data_V_U_n_107),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_n_3 ));
  FDRE \ap_CS_fsm_reg[8]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_n_3 ),
        .Q(\ap_CS_fsm_reg[8]_ap_CS_fsm_reg_r_3_n_3 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__0_n_3),
        .Q(\ap_CS_fsm_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[20]_ap_CS_fsm_reg_r_1_n_3 ),
        .I1(ap_CS_fsm_reg_r_1_n_3),
        .O(ap_CS_fsm_reg_gate_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__0
       (.I0(\ap_CS_fsm_reg[8]_ap_CS_fsm_reg_r_3_n_3 ),
        .I1(ap_CS_fsm_reg_r_3_n_3),
        .O(ap_CS_fsm_reg_gate__0_n_3));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_3),
        .Q(ap_CS_fsm_reg_r_0_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_3),
        .Q(ap_CS_fsm_reg_r_1_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_3),
        .Q(ap_CS_fsm_reg_r_2_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_2_n_3),
        .Q(ap_CS_fsm_reg_r_3_n_3),
        .R(ap_rst_n_inv));
  FDRE \coef_scale_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_39),
        .Q(coef_scale_reg_412[0]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_29),
        .Q(coef_scale_reg_412[10]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_28),
        .Q(coef_scale_reg_412[11]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_27),
        .Q(coef_scale_reg_412[12]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_26),
        .Q(coef_scale_reg_412[13]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_25),
        .Q(coef_scale_reg_412[14]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_24),
        .Q(coef_scale_reg_412[15]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_23),
        .Q(coef_scale_reg_412[16]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_22),
        .Q(coef_scale_reg_412[17]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_21),
        .Q(coef_scale_reg_412[18]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_20),
        .Q(coef_scale_reg_412[19]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_38),
        .Q(coef_scale_reg_412[1]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_19),
        .Q(coef_scale_reg_412[20]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_18),
        .Q(coef_scale_reg_412[21]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_17),
        .Q(coef_scale_reg_412[22]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_16),
        .Q(coef_scale_reg_412[23]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_15),
        .Q(coef_scale_reg_412[24]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_14),
        .Q(coef_scale_reg_412[25]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_13),
        .Q(coef_scale_reg_412[26]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_12),
        .Q(coef_scale_reg_412[27]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_11),
        .Q(coef_scale_reg_412[28]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_10),
        .Q(coef_scale_reg_412[29]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_37),
        .Q(coef_scale_reg_412[2]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_9),
        .Q(coef_scale_reg_412[30]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_8),
        .Q(coef_scale_reg_412[31]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_36),
        .Q(coef_scale_reg_412[3]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_35),
        .Q(coef_scale_reg_412[4]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_34),
        .Q(coef_scale_reg_412[5]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_33),
        .Q(coef_scale_reg_412[6]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_32),
        .Q(coef_scale_reg_412[7]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_31),
        .Q(coef_scale_reg_412[8]),
        .R(1'b0));
  FDRE \coef_scale_reg_412_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(regslice_both_input_r_V_data_V_U_n_30),
        .Q(coef_scale_reg_412[9]),
        .R(1'b0));
  FDRE \coefs_read_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[1]),
        .Q(coefs_read_reg_780),
        .R(1'b0));
  equalizer_equalizer_0_2_equalizer_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .coefs(coefs),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_893[2]_i_2 
       (.I0(zext_ln43_fu_657_p1[4]),
        .I1(gmem_addr_reg_793[2]),
        .O(\gmem_addr_1_reg_893[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_893[2]_i_3 
       (.I0(zext_ln43_fu_657_p1[3]),
        .I1(gmem_addr_reg_793[1]),
        .O(\gmem_addr_1_reg_893[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_893[2]_i_4 
       (.I0(zext_ln43_fu_657_p1[2]),
        .I1(gmem_addr_reg_793[0]),
        .O(\gmem_addr_1_reg_893[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_893[6]_i_2 
       (.I0(zext_ln43_fu_657_p1[8]),
        .I1(gmem_addr_reg_793[6]),
        .O(\gmem_addr_1_reg_893[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_893[6]_i_3 
       (.I0(zext_ln43_fu_657_p1[7]),
        .I1(gmem_addr_reg_793[5]),
        .O(\gmem_addr_1_reg_893[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_893[6]_i_4 
       (.I0(zext_ln43_fu_657_p1[6]),
        .I1(gmem_addr_reg_793[4]),
        .O(\gmem_addr_1_reg_893[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_893[6]_i_5 
       (.I0(zext_ln43_fu_657_p1[5]),
        .I1(gmem_addr_reg_793[3]),
        .O(\gmem_addr_1_reg_893[6]_i_5_n_3 ));
  FDRE \gmem_addr_1_reg_893_reg[0] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[0]),
        .Q(gmem_addr_1_reg_893[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[10] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[10]),
        .Q(gmem_addr_1_reg_893[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[10]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[6]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[10]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[10]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[10]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[10:7]),
        .S(gmem_addr_reg_793[10:7]));
  FDRE \gmem_addr_1_reg_893_reg[11] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[11]),
        .Q(gmem_addr_1_reg_893[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[12] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[12]),
        .Q(gmem_addr_1_reg_893[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[13] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[13]),
        .Q(gmem_addr_1_reg_893[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[14] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[14]),
        .Q(gmem_addr_1_reg_893[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[14]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[10]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[14]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[14]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[14]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[14:11]),
        .S(gmem_addr_reg_793[14:11]));
  FDRE \gmem_addr_1_reg_893_reg[15] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[15]),
        .Q(gmem_addr_1_reg_893[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[16] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[16]),
        .Q(gmem_addr_1_reg_893[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[17] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[17]),
        .Q(gmem_addr_1_reg_893[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[18] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[18]),
        .Q(gmem_addr_1_reg_893[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[18]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[14]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[18]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[18]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[18]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[18:15]),
        .S(gmem_addr_reg_793[18:15]));
  FDRE \gmem_addr_1_reg_893_reg[19] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[19]),
        .Q(gmem_addr_1_reg_893[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[1] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[1]),
        .Q(gmem_addr_1_reg_893[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[20] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[20]),
        .Q(gmem_addr_1_reg_893[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[21] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[21]),
        .Q(gmem_addr_1_reg_893[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[22] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[22]),
        .Q(gmem_addr_1_reg_893[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[22]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[18]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[22]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[22]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[22]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[22:19]),
        .S(gmem_addr_reg_793[22:19]));
  FDRE \gmem_addr_1_reg_893_reg[23] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[23]),
        .Q(gmem_addr_1_reg_893[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[24] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[24]),
        .Q(gmem_addr_1_reg_893[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[25] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[25]),
        .Q(gmem_addr_1_reg_893[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[26] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[26]),
        .Q(gmem_addr_1_reg_893[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[26]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[22]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[26]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[26]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[26]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[26:23]),
        .S(gmem_addr_reg_793[26:23]));
  FDRE \gmem_addr_1_reg_893_reg[27] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[27]),
        .Q(gmem_addr_1_reg_893[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[28] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[28]),
        .Q(gmem_addr_1_reg_893[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[29] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[29]),
        .Q(gmem_addr_1_reg_893[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[2] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[2]),
        .Q(gmem_addr_1_reg_893[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_893_reg[2]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[2]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[2]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({zext_ln43_fu_657_p1[4:2],1'b0}),
        .O({sext_ln43_fu_676_p1[2:0],\NLW_gmem_addr_1_reg_893_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_893[2]_i_2_n_3 ,\gmem_addr_1_reg_893[2]_i_3_n_3 ,\gmem_addr_1_reg_893[2]_i_4_n_3 ,coefs_read_reg_780}));
  FDRE \gmem_addr_1_reg_893_reg[30] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[30]),
        .Q(gmem_addr_1_reg_893[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[30]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[26]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[30]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[30]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[30]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[30:27]),
        .S(gmem_addr_reg_793[30:27]));
  FDRE \gmem_addr_1_reg_893_reg[31] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[31]),
        .Q(gmem_addr_1_reg_893[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[32] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[32]),
        .Q(gmem_addr_1_reg_893[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[33] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[33]),
        .Q(gmem_addr_1_reg_893[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[34] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[34]),
        .Q(gmem_addr_1_reg_893[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[34]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[30]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[34]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[34]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[34]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[34]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[34:31]),
        .S(gmem_addr_reg_793[34:31]));
  FDRE \gmem_addr_1_reg_893_reg[35] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[35]),
        .Q(gmem_addr_1_reg_893[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[36] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[36]),
        .Q(gmem_addr_1_reg_893[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[37] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[37]),
        .Q(gmem_addr_1_reg_893[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[38] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[38]),
        .Q(gmem_addr_1_reg_893[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[38]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[34]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[38]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[38]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[38]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[38]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[38:35]),
        .S(gmem_addr_reg_793[38:35]));
  FDRE \gmem_addr_1_reg_893_reg[39] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[39]),
        .Q(gmem_addr_1_reg_893[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[3] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[3]),
        .Q(gmem_addr_1_reg_893[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[40] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[40]),
        .Q(gmem_addr_1_reg_893[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[41] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[41]),
        .Q(gmem_addr_1_reg_893[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[42] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[42]),
        .Q(gmem_addr_1_reg_893[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[42]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[38]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[42]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[42]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[42]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[42]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[42:39]),
        .S(gmem_addr_reg_793[42:39]));
  FDRE \gmem_addr_1_reg_893_reg[43] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[43]),
        .Q(gmem_addr_1_reg_893[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[44] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[44]),
        .Q(gmem_addr_1_reg_893[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[45] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[45]),
        .Q(gmem_addr_1_reg_893[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[46] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[46]),
        .Q(gmem_addr_1_reg_893[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[46]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[42]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[46]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[46]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[46]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[46]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[46:43]),
        .S(gmem_addr_reg_793[46:43]));
  FDRE \gmem_addr_1_reg_893_reg[47] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[47]),
        .Q(gmem_addr_1_reg_893[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[48] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[48]),
        .Q(gmem_addr_1_reg_893[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[49] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[49]),
        .Q(gmem_addr_1_reg_893[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[4] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[4]),
        .Q(gmem_addr_1_reg_893[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[50] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[50]),
        .Q(gmem_addr_1_reg_893[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[50]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[46]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[50]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[50]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[50]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[50]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[50:47]),
        .S(gmem_addr_reg_793[50:47]));
  FDRE \gmem_addr_1_reg_893_reg[51] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[51]),
        .Q(gmem_addr_1_reg_893[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[52] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[52]),
        .Q(gmem_addr_1_reg_893[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[53] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[53]),
        .Q(gmem_addr_1_reg_893[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[54] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[54]),
        .Q(gmem_addr_1_reg_893[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[54]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[50]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[54]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[54]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[54]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[54]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[54:51]),
        .S(gmem_addr_reg_793[54:51]));
  FDRE \gmem_addr_1_reg_893_reg[55] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[55]),
        .Q(gmem_addr_1_reg_893[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[56] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[56]),
        .Q(gmem_addr_1_reg_893[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[57] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[57]),
        .Q(gmem_addr_1_reg_893[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[58] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[58]),
        .Q(gmem_addr_1_reg_893[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[58]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[54]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[58]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[58]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[58]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[58]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln43_fu_676_p1[58:55]),
        .S(gmem_addr_reg_793[58:55]));
  FDRE \gmem_addr_1_reg_893_reg[59] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[59]),
        .Q(gmem_addr_1_reg_893[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[5] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[5]),
        .Q(gmem_addr_1_reg_893[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[60] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[60]),
        .Q(gmem_addr_1_reg_893[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[61] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[61]),
        .Q(gmem_addr_1_reg_893[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[61]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[58]_i_1_n_3 ),
        .CO({\NLW_gmem_addr_1_reg_893_reg[61]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_1_reg_893_reg[61]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[61]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_1_reg_893_reg[61]_i_1_O_UNCONNECTED [3],sext_ln43_fu_676_p1[61:59]}),
        .S({1'b0,gmem_addr_reg_793[61:59]}));
  FDRE \gmem_addr_1_reg_893_reg[6] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[6]),
        .Q(gmem_addr_1_reg_893[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_893_reg[6]_i_1 
       (.CI(\gmem_addr_1_reg_893_reg[2]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_893_reg[6]_i_1_n_3 ,\gmem_addr_1_reg_893_reg[6]_i_1_n_4 ,\gmem_addr_1_reg_893_reg[6]_i_1_n_5 ,\gmem_addr_1_reg_893_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(zext_ln43_fu_657_p1[8:5]),
        .O(sext_ln43_fu_676_p1[6:3]),
        .S({\gmem_addr_1_reg_893[6]_i_2_n_3 ,\gmem_addr_1_reg_893[6]_i_3_n_3 ,\gmem_addr_1_reg_893[6]_i_4_n_3 ,\gmem_addr_1_reg_893[6]_i_5_n_3 }));
  FDRE \gmem_addr_1_reg_893_reg[7] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[7]),
        .Q(gmem_addr_1_reg_893[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[8] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[8]),
        .Q(gmem_addr_1_reg_893[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_893_reg[9] 
       (.C(ap_clk),
        .CE(coefs_2_we01),
        .D(sext_ln43_fu_676_p1[9]),
        .Q(gmem_addr_1_reg_893[9]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_read_reg_873[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_read_reg_873[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_read_reg_873[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_read_reg_873[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_read_reg_873[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_read_reg_873[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_read_reg_873[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[16]),
        .Q(gmem_addr_read_reg_873[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[17]),
        .Q(gmem_addr_read_reg_873[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[18]),
        .Q(gmem_addr_read_reg_873[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[19]),
        .Q(gmem_addr_read_reg_873[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_read_reg_873[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[20]),
        .Q(gmem_addr_read_reg_873[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[21]),
        .Q(gmem_addr_read_reg_873[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[22]),
        .Q(gmem_addr_read_reg_873[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[23]),
        .Q(gmem_addr_read_reg_873[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[24]),
        .Q(gmem_addr_read_reg_873[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[25]),
        .Q(gmem_addr_read_reg_873[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[26]),
        .Q(gmem_addr_read_reg_873[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[27]),
        .Q(gmem_addr_read_reg_873[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[28]),
        .Q(gmem_addr_read_reg_873[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[29]),
        .Q(gmem_addr_read_reg_873[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_read_reg_873[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[30]),
        .Q(gmem_addr_read_reg_873[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[31]),
        .Q(gmem_addr_read_reg_873[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_read_reg_873[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_read_reg_873[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_read_reg_873[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_read_reg_873[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_read_reg_873[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_read_reg_873[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_873_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_read_reg_873[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[2]),
        .Q(gmem_addr_reg_793[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[12]),
        .Q(gmem_addr_reg_793[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[13]),
        .Q(gmem_addr_reg_793[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[14]),
        .Q(gmem_addr_reg_793[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[15]),
        .Q(gmem_addr_reg_793[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[16]),
        .Q(gmem_addr_reg_793[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[17]),
        .Q(gmem_addr_reg_793[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[18]),
        .Q(gmem_addr_reg_793[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[19]),
        .Q(gmem_addr_reg_793[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[20]),
        .Q(gmem_addr_reg_793[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[21]),
        .Q(gmem_addr_reg_793[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[3]),
        .Q(gmem_addr_reg_793[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[22]),
        .Q(gmem_addr_reg_793[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[23]),
        .Q(gmem_addr_reg_793[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[24]),
        .Q(gmem_addr_reg_793[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[25]),
        .Q(gmem_addr_reg_793[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[26]),
        .Q(gmem_addr_reg_793[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[27]),
        .Q(gmem_addr_reg_793[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[28]),
        .Q(gmem_addr_reg_793[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[29]),
        .Q(gmem_addr_reg_793[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[30]),
        .Q(gmem_addr_reg_793[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[31]),
        .Q(gmem_addr_reg_793[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[4]),
        .Q(gmem_addr_reg_793[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[32]),
        .Q(gmem_addr_reg_793[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[33]),
        .Q(gmem_addr_reg_793[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[34]),
        .Q(gmem_addr_reg_793[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[35]),
        .Q(gmem_addr_reg_793[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[36]),
        .Q(gmem_addr_reg_793[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[37]),
        .Q(gmem_addr_reg_793[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[38]),
        .Q(gmem_addr_reg_793[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[39]),
        .Q(gmem_addr_reg_793[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[40]),
        .Q(gmem_addr_reg_793[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[41]),
        .Q(gmem_addr_reg_793[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[5]),
        .Q(gmem_addr_reg_793[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[42]),
        .Q(gmem_addr_reg_793[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[43]),
        .Q(gmem_addr_reg_793[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[44]),
        .Q(gmem_addr_reg_793[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[45]),
        .Q(gmem_addr_reg_793[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[46]),
        .Q(gmem_addr_reg_793[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[47]),
        .Q(gmem_addr_reg_793[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[46] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[48]),
        .Q(gmem_addr_reg_793[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[47] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[49]),
        .Q(gmem_addr_reg_793[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[48] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[50]),
        .Q(gmem_addr_reg_793[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[49] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[51]),
        .Q(gmem_addr_reg_793[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[6]),
        .Q(gmem_addr_reg_793[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[50] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[52]),
        .Q(gmem_addr_reg_793[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[51] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[53]),
        .Q(gmem_addr_reg_793[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[52] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[54]),
        .Q(gmem_addr_reg_793[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[53] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[55]),
        .Q(gmem_addr_reg_793[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[54] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[56]),
        .Q(gmem_addr_reg_793[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[55] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[57]),
        .Q(gmem_addr_reg_793[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[56] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[58]),
        .Q(gmem_addr_reg_793[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[57] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[59]),
        .Q(gmem_addr_reg_793[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[58] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[60]),
        .Q(gmem_addr_reg_793[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[59] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[61]),
        .Q(gmem_addr_reg_793[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[7]),
        .Q(gmem_addr_reg_793[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[60] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[62]),
        .Q(gmem_addr_reg_793[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[61] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[63]),
        .Q(gmem_addr_reg_793[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[8]),
        .Q(gmem_addr_reg_793[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[9]),
        .Q(gmem_addr_reg_793[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[10]),
        .Q(gmem_addr_reg_793[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_793_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[0] ),
        .D(coefs[11]),
        .Q(gmem_addr_reg_793[9]),
        .R(1'b0));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi gmem_m_axi_U
       (.D({ap_NS_fsm[22],ap_NS_fsm[17:15],gmem_m_axi_U_n_18,ap_NS_fsm[10]}),
        .E(grp_fu_590_ce),
        .Q({ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state11,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg_n_3_[9] ),
        .\ap_CS_fsm_reg[16] (tmp_fu_637_p3),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg_n_3_[21] ),
        .\ap_CS_fsm_reg[24] (gmem_m_axi_U_n_20),
        .ap_NS_fsm({ap_NS_fsm[18],ap_NS_fsm[4]}),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_0(ap_enable_reg_pp0_iter8_0),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\data_p1_reg[67] ({\^m_axi_gmem_AWLEN ,\^m_axi_gmem_AWADDR }),
        .\data_p2_reg[32] ({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .din(gmem_WDATA),
        .dout(gmem_RDATA),
        .\dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\dout_reg[61] (grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARADDR),
        .\dout_reg[61]_0 (grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_ARADDR),
        .dout_vld_reg(gmem_BREADY1),
        .empty_n_reg(gmem_m_axi_U_n_121),
        .full_n_reg(gmem_m_axi_U_n_12),
        .full_n_reg_0(gmem_m_axi_U_n_13),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .gmem_addr_reg_793(gmem_addr_reg_793),
        .in(gmem_AWADDR),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .j_reg_401(j_reg_401),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .pop(\store_unit/user_resp/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .push_1(\store_unit/buff_wdata/push ),
        .push_2(\store_unit/fifo_wreq/push ),
        .read_coefs_fu_180(read_coefs_fu_180),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY),
        .state_fu_184({state_fu_184[12],state_fu_184[0]}));
  equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_Shift_Accumulate_Loop grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455
       (.ADDRARDADDR(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address1),
        .ADDRBWRADDR({grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_114,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_115,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_116,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_117,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_118,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_119,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_120}),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state25,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .S(coefs_read_reg_780),
        .WEBWE(signal_shift_reg_we0),
        .\accumulate_reg_883_reg[31] (mul_ln84_reg_878),
        .\ap_CS_fsm_reg[2] (grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_15),
        .\ap_CS_fsm_reg[2]_0 (gmem_m_axi_U_n_12),
        .ap_NS_fsm113_out(ap_NS_fsm113_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_reg(tmp_data_V_reg_821),
        .dout_reg_0(coef_scale_reg_412),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_read_reg_263_reg[31]_0 (gmem_RDATA),
        .\gmem_addr_reg_252_reg[61]_0 (grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARADDR),
        .gmem_addr_reg_793(gmem_addr_reg_793),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1),
        .grp_fu_590_p0(grp_fu_590_p0),
        .grp_fu_590_p1(grp_fu_590_p1),
        .\mul_ln79_reg_268_reg[31]_0 ({grp_fu_590_p2,mul_32s_32s_32_2_1_U18_n_19,mul_32s_32s_32_2_1_U18_n_20,mul_32s_32s_32_2_1_U18_n_21,mul_32s_32s_32_2_1_U18_n_22,mul_32s_32s_32_2_1_U18_n_23,mul_32s_32s_32_2_1_U18_n_24,mul_32s_32s_32_2_1_U18_n_25,mul_32s_32s_32_2_1_U18_n_26,mul_32s_32s_32_2_1_U18_n_27,mul_32s_32s_32_2_1_U18_n_28,mul_32s_32s_32_2_1_U18_n_29,mul_32s_32s_32_2_1_U18_n_30,mul_32s_32s_32_2_1_U18_n_31,mul_32s_32s_32_2_1_U18_n_32,mul_32s_32s_32_2_1_U18_n_33,mul_32s_32s_32_2_1_U18_n_34}),
        .\mul_ln84_reg_878_reg[30] (accumulate_fu_597_p2),
        .\signal_shift_reg_load_reg_258_reg[31]_0 (signal_shift_reg_q1),
        .state_fu_184({state_fu_184[12],state_fu_184[0]}),
        .tmp_product(gmem_addr_read_reg_873),
        .tmp_product_0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_din0));
  FDRE #(
    .INIT(1'b0)) 
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_data_V_U_n_111),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .R(ap_rst_n_inv));
  equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_VITIS_LOOP_51_1 grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465
       (.D({grp_fu_590_p2,mul_32s_32s_32_2_1_U18_n_19,mul_32s_32s_32_2_1_U18_n_20,mul_32s_32s_32_2_1_U18_n_21,mul_32s_32s_32_2_1_U18_n_22,mul_32s_32s_32_2_1_U18_n_23,mul_32s_32s_32_2_1_U18_n_24,mul_32s_32s_32_2_1_U18_n_25,mul_32s_32s_32_2_1_U18_n_26,mul_32s_32s_32_2_1_U18_n_27,mul_32s_32s_32_2_1_U18_n_28,mul_32s_32s_32_2_1_U18_n_29,mul_32s_32s_32_2_1_U18_n_30,mul_32s_32s_32_2_1_U18_n_31,mul_32s_32s_32_2_1_U18_n_32,mul_32s_32s_32_2_1_U18_n_33,mul_32s_32s_32_2_1_U18_n_34}),
        .E(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_input_r_TREADY),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_ARADDR),
        .S(coefs_read_reg_780),
        .\ap_CS_fsm_reg[24] (ap_NS_fsm[25:24]),
        .\ap_CS_fsm_reg[24]_0 (\ap_CS_fsm[24]_i_2_n_3 ),
        .\ap_CS_fsm_reg[25] ({ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state4}),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8_0),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(gmem_WDATA),
        .\dout_reg[0] (grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_15),
        .\dout_reg[61] (gmem_addr_1_reg_893),
        .full_n_reg(gmem_m_axi_U_n_121),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .\gmem_addr_read_reg_301_reg[31]_0 (gmem_RDATA),
        .gmem_addr_reg_793(gmem_addr_reg_793),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_n_171),
        .\i_fu_94_reg[6]_0 (gmem_m_axi_U_n_13),
        .in(gmem_AWADDR),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .j_reg_401(j_reg_401),
        .mem_reg(gmem_m_axi_U_n_20),
        .pop(\store_unit/user_resp/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .push_0(\store_unit/buff_wdata/push ),
        .push_1(\store_unit/fifo_wreq/push ),
        .\tmp_data_V_reg_272_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_din0),
        .\tmp_data_V_reg_272_reg[31]_1 (input_r_TDATA_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_n_171),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_1_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(gmem_BREADY1),
        .D(add_ln42_reg_899[0]),
        .Q(zext_ln43_fu_657_p1[2]),
        .R(ap_NS_fsm116_out));
  FDSE \i_1_reg_390_reg[1] 
       (.C(ap_clk),
        .CE(gmem_BREADY1),
        .D(add_ln42_reg_899[1]),
        .Q(zext_ln43_fu_657_p1[3]),
        .S(ap_NS_fsm116_out));
  FDRE \i_1_reg_390_reg[2] 
       (.C(ap_clk),
        .CE(gmem_BREADY1),
        .D(add_ln42_reg_899[2]),
        .Q(zext_ln43_fu_657_p1[4]),
        .R(ap_NS_fsm116_out));
  FDRE \i_1_reg_390_reg[3] 
       (.C(ap_clk),
        .CE(gmem_BREADY1),
        .D(add_ln42_reg_899[3]),
        .Q(zext_ln43_fu_657_p1[5]),
        .R(ap_NS_fsm116_out));
  FDRE \i_1_reg_390_reg[4] 
       (.C(ap_clk),
        .CE(gmem_BREADY1),
        .D(add_ln42_reg_899[4]),
        .Q(zext_ln43_fu_657_p1[6]),
        .R(ap_NS_fsm116_out));
  FDSE \i_1_reg_390_reg[5] 
       (.C(ap_clk),
        .CE(gmem_BREADY1),
        .D(add_ln42_reg_899[5]),
        .Q(zext_ln43_fu_657_p1[7]),
        .S(ap_NS_fsm116_out));
  FDSE \i_1_reg_390_reg[6] 
       (.C(ap_clk),
        .CE(gmem_BREADY1),
        .D(add_ln42_reg_899[6]),
        .Q(zext_ln43_fu_657_p1[8]),
        .S(ap_NS_fsm116_out));
  FDRE \i_1_reg_390_reg[7] 
       (.C(ap_clk),
        .CE(gmem_BREADY1),
        .D(add_ln42_reg_899[7]),
        .Q(tmp_fu_637_p3),
        .R(ap_NS_fsm116_out));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_1_reg_907[0]_i_1 
       (.I0(j_reg_401[0]),
        .I1(ap_CS_fsm_state24),
        .I2(j_1_reg_907[0]),
        .O(\j_1_reg_907[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_1_reg_907[1]_i_1 
       (.I0(j_reg_401[0]),
        .I1(j_reg_401[1]),
        .I2(ap_CS_fsm_state24),
        .I3(j_1_reg_907[1]),
        .O(\j_1_reg_907[1]_i_1_n_3 ));
  FDRE \j_1_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_1_reg_907[0]_i_1_n_3 ),
        .Q(j_1_reg_907[0]),
        .R(1'b0));
  FDRE \j_1_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_1_reg_907[1]_i_1_n_3 ),
        .Q(j_1_reg_907[1]),
        .R(1'b0));
  FDRE \j_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_data_V_U_n_6),
        .Q(j_reg_401[0]),
        .R(1'b0));
  FDRE \j_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_data_V_U_n_4),
        .Q(j_reg_401[1]),
        .R(1'b0));
  equalizer_equalizer_0_2_equalizer_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U18
       (.D({grp_fu_590_p2,mul_32s_32s_32_2_1_U18_n_19,mul_32s_32s_32_2_1_U18_n_20,mul_32s_32s_32_2_1_U18_n_21,mul_32s_32s_32_2_1_U18_n_22,mul_32s_32s_32_2_1_U18_n_23,mul_32s_32s_32_2_1_U18_n_24,mul_32s_32s_32_2_1_U18_n_25,mul_32s_32s_32_2_1_U18_n_26,mul_32s_32s_32_2_1_U18_n_27,mul_32s_32s_32_2_1_U18_n_28,mul_32s_32s_32_2_1_U18_n_29,mul_32s_32s_32_2_1_U18_n_30,mul_32s_32s_32_2_1_U18_n_31,mul_32s_32s_32_2_1_U18_n_32,mul_32s_32s_32_2_1_U18_n_33,mul_32s_32s_32_2_1_U18_n_34}),
        .E(grp_fu_590_ce),
        .ap_clk(ap_clk),
        .grp_fu_590_p0(grp_fu_590_p0),
        .grp_fu_590_p1(grp_fu_590_p1));
  FDRE \mul_ln84_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_34),
        .Q(mul_ln84_reg_878[0]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_24),
        .Q(mul_ln84_reg_878[10]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_23),
        .Q(mul_ln84_reg_878[11]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_22),
        .Q(mul_ln84_reg_878[12]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_21),
        .Q(mul_ln84_reg_878[13]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_20),
        .Q(mul_ln84_reg_878[14]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_19),
        .Q(mul_ln84_reg_878[15]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[16]),
        .Q(mul_ln84_reg_878[16]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[17]),
        .Q(mul_ln84_reg_878[17]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[18]),
        .Q(mul_ln84_reg_878[18]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[19]),
        .Q(mul_ln84_reg_878[19]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_33),
        .Q(mul_ln84_reg_878[1]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[20]),
        .Q(mul_ln84_reg_878[20]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[21]),
        .Q(mul_ln84_reg_878[21]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[22]),
        .Q(mul_ln84_reg_878[22]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[23]),
        .Q(mul_ln84_reg_878[23]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[24]),
        .Q(mul_ln84_reg_878[24]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[25]),
        .Q(mul_ln84_reg_878[25]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[26]),
        .Q(mul_ln84_reg_878[26]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[27]),
        .Q(mul_ln84_reg_878[27]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[28]),
        .Q(mul_ln84_reg_878[28]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[29]),
        .Q(mul_ln84_reg_878[29]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_32),
        .Q(mul_ln84_reg_878[2]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[30]),
        .Q(mul_ln84_reg_878[30]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(grp_fu_590_p2[31]),
        .Q(mul_ln84_reg_878[31]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_31),
        .Q(mul_ln84_reg_878[3]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_30),
        .Q(mul_ln84_reg_878[4]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_29),
        .Q(mul_ln84_reg_878[5]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_28),
        .Q(mul_ln84_reg_878[6]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_27),
        .Q(mul_ln84_reg_878[7]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_26),
        .Q(mul_ln84_reg_878[8]),
        .R(1'b0));
  FDRE \mul_ln84_reg_878_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_32s_32s_32_2_1_U18_n_25),
        .Q(mul_ln84_reg_878[9]),
        .R(1'b0));
  FDRE \p_4_0_0_0134_phi_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_last_V_U_n_4),
        .Q(p_4_0_0_0134_phi_reg_422),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \read_coefs_fu_180[0]_i_1 
       (.I0(read_coefs_fu_180),
        .I1(ap_CS_fsm_state27),
        .I2(tmp_last_V_1_reg_434),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(\read_coefs_fu_180[0]_i_1_n_3 ));
  FDRE \read_coefs_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\read_coefs_fu_180[0]_i_1_n_3 ),
        .Q(read_coefs_fu_180),
        .R(1'b0));
  equalizer_equalizer_0_2_equalizer_regslice_both regslice_both_input_r_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 ({regslice_both_input_r_V_data_V_U_n_40,regslice_both_input_r_V_data_V_U_n_41,regslice_both_input_r_V_data_V_U_n_42,regslice_both_input_r_V_data_V_U_n_43,regslice_both_input_r_V_data_V_U_n_44,regslice_both_input_r_V_data_V_U_n_45,regslice_both_input_r_V_data_V_U_n_46,regslice_both_input_r_V_data_V_U_n_47,regslice_both_input_r_V_data_V_U_n_48,regslice_both_input_r_V_data_V_U_n_49,regslice_both_input_r_V_data_V_U_n_50,regslice_both_input_r_V_data_V_U_n_51,regslice_both_input_r_V_data_V_U_n_52,regslice_both_input_r_V_data_V_U_n_53,regslice_both_input_r_V_data_V_U_n_54,regslice_both_input_r_V_data_V_U_n_55,regslice_both_input_r_V_data_V_U_n_56,regslice_both_input_r_V_data_V_U_n_57,regslice_both_input_r_V_data_V_U_n_58,regslice_both_input_r_V_data_V_U_n_59,regslice_both_input_r_V_data_V_U_n_60,regslice_both_input_r_V_data_V_U_n_61,regslice_both_input_r_V_data_V_U_n_62,regslice_both_input_r_V_data_V_U_n_63,regslice_both_input_r_V_data_V_U_n_64,regslice_both_input_r_V_data_V_U_n_65,regslice_both_input_r_V_data_V_U_n_66,regslice_both_input_r_V_data_V_U_n_67,regslice_both_input_r_V_data_V_U_n_68,regslice_both_input_r_V_data_V_U_n_69,regslice_both_input_r_V_data_V_U_n_70,regslice_both_input_r_V_data_V_U_n_71}),
        .\B_V_data_1_payload_B_reg[31]_1 (input_r_TDATA_int_regslice),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_input_r_V_data_V_U_n_107),
        .D({regslice_both_input_r_V_data_V_U_n_8,regslice_both_input_r_V_data_V_U_n_9,regslice_both_input_r_V_data_V_U_n_10,regslice_both_input_r_V_data_V_U_n_11,regslice_both_input_r_V_data_V_U_n_12,regslice_both_input_r_V_data_V_U_n_13,regslice_both_input_r_V_data_V_U_n_14,regslice_both_input_r_V_data_V_U_n_15,regslice_both_input_r_V_data_V_U_n_16,regslice_both_input_r_V_data_V_U_n_17,regslice_both_input_r_V_data_V_U_n_18,regslice_both_input_r_V_data_V_U_n_19,regslice_both_input_r_V_data_V_U_n_20,regslice_both_input_r_V_data_V_U_n_21,regslice_both_input_r_V_data_V_U_n_22,regslice_both_input_r_V_data_V_U_n_23,regslice_both_input_r_V_data_V_U_n_24,regslice_both_input_r_V_data_V_U_n_25,regslice_both_input_r_V_data_V_U_n_26,regslice_both_input_r_V_data_V_U_n_27,regslice_both_input_r_V_data_V_U_n_28,regslice_both_input_r_V_data_V_U_n_29,regslice_both_input_r_V_data_V_U_n_30,regslice_both_input_r_V_data_V_U_n_31,regslice_both_input_r_V_data_V_U_n_32,regslice_both_input_r_V_data_V_U_n_33,regslice_both_input_r_V_data_V_U_n_34,regslice_both_input_r_V_data_V_U_n_35,regslice_both_input_r_V_data_V_U_n_36,regslice_both_input_r_V_data_V_U_n_37,regslice_both_input_r_V_data_V_U_n_38,regslice_both_input_r_V_data_V_U_n_39}),
        .E(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_input_r_TREADY),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state16,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .SR(ap_NS_fsm116_out),
        .ack_in(input_r_TREADY),
        .\ap_CS_fsm_reg[1] (regslice_both_input_r_V_data_V_U_n_111),
        .\ap_CS_fsm_reg[1]_0 (regslice_both_output_r_V_data_V_U_n_23),
        .ap_NS_fsm({ap_NS_fsm[23],ap_NS_fsm[1]}),
        .ap_NS_fsm113_out(ap_NS_fsm113_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\coef_scale_reg_412_reg[0] (tmp_fu_637_p3),
        .\coef_scale_reg_412_reg[31] (tmp_data_V_reg_821),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .grp_fu_493_p1(grp_fu_493_p1),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .j_1_reg_907(j_1_reg_907),
        .j_reg_401(j_reg_401),
        .\j_reg_401_reg[0] (regslice_both_input_r_V_data_V_U_n_6),
        .\j_reg_401_reg[1] (regslice_both_input_r_V_data_V_U_n_4),
        .read_coefs_fu_180(read_coefs_fu_180),
        .read_coefs_fu_1800(read_coefs_fu_1800),
        .state_fu_184({state_fu_184[12],state_fu_184[0]}),
        .\state_fu_184_reg[0] (regslice_both_input_r_V_data_V_U_n_3),
        .\state_fu_184_reg[0]_0 (regslice_both_input_r_V_data_V_U_n_104),
        .\state_fu_184_reg[0]_1 (regslice_both_input_r_V_data_V_U_n_109),
        .\state_fu_184_reg[0]_2 (\state_fu_184[12]_i_2_n_3 ),
        .\state_fu_184_reg[0]_3 ({state_1_reg_817[12],state_1_reg_817[4]}),
        .\state_fu_184_reg[0]_4 (regslice_both_output_r_V_data_V_U_n_68),
        .\tmp_data_V_2_reg_445_reg[0] (\ap_CS_fsm[26]_i_2_n_3 ),
        .\tmp_data_V_2_reg_445_reg[31] (coef_scale_reg_412),
        .tmp_last_V_reg_850(tmp_last_V_reg_850));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1 regslice_both_input_r_V_dest_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TDEST(input_r_TDEST),
        .input_r_TDEST_int_regslice(input_r_TDEST_int_regslice),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_0 regslice_both_input_r_V_id_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TID(input_r_TID),
        .input_r_TID_int_regslice(input_r_TID_int_regslice),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0 regslice_both_input_r_V_keep_V_U
       (.D(input_r_TKEEP_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TKEEP(input_r_TKEEP),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_1 regslice_both_input_r_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_input_r_V_last_V_U_n_3),
        .\B_V_data_1_payload_B_reg[0]_1 (regslice_both_input_r_V_last_V_U_n_4),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_fu_493_p1(grp_fu_493_p1),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .p_4_0_0_0134_phi_reg_422(p_4_0_0_0134_phi_reg_422),
        .\tmp_last_V_1_reg_434_reg[0] (\ap_CS_fsm[26]_i_2_n_3 ));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_2 regslice_both_input_r_V_strb_V_U
       (.D(input_r_TSTRB_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TSTRB(input_r_TSTRB),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_3 regslice_both_input_r_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TUSER_int_regslice(input_r_TUSER_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_2_equalizer_regslice_both_4 regslice_both_output_r_V_data_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 ({state_1_reg_817[12],state_1_reg_817[4]}),
        .\B_V_data_1_payload_A_reg[0]_1 (\tmp_user_V_1_reg_326_reg_n_3_[0] ),
        .\B_V_data_1_payload_A_reg[3]_0 (tmp_strb_V_reg_836),
        .\B_V_data_1_payload_A_reg[3]_1 ({\tmp_strb_V_1_reg_342_reg_n_3_[3] ,\tmp_strb_V_1_reg_342_reg_n_3_[2] ,\tmp_strb_V_1_reg_342_reg_n_3_[1] ,\tmp_strb_V_1_reg_342_reg_n_3_[0] }),
        .\B_V_data_1_payload_A_reg[3]_2 (tmp_keep_V_reg_829),
        .\B_V_data_1_payload_A_reg[3]_3 (tmp_keep_V_1_reg_358),
        .\B_V_data_1_payload_B_reg[31]_0 (accumulate_reg_883),
        .\B_V_data_1_payload_B_reg[31]_1 (accumulate_fu_597_p2),
        .\B_V_data_1_payload_B_reg[31]_2 (tmp_data_V_5_reg_374),
        .\B_V_data_1_state_reg[0]_0 (output_r_TVALID),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_output_r_V_data_V_U_n_68),
        .D({ap_NS_fsm[27],ap_NS_fsm[14:13],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,\ap_CS_fsm_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[0] (regslice_both_output_r_V_data_V_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_fu_493_p1(grp_fu_493_p1),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TDEST_int_regslice(output_r_TDEST_int_regslice),
        .output_r_TID_int_regslice(output_r_TID_int_regslice),
        .output_r_TLAST_int_regslice(output_r_TLAST_int_regslice),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TUSER_int_regslice(output_r_TUSER_int_regslice),
        .output_r_TVALID_int_regslice(output_r_TVALID_int_regslice),
        .read_coefs_fu_1800(read_coefs_fu_1800),
        .\state_1_reg_817_reg[4] (regslice_both_output_r_V_data_V_U_n_23),
        .state_fu_184(state_fu_184[12]),
        .state_fu_1841(state_fu_1841),
        .\state_fu_184_reg[12] (\state_fu_184[12]_i_2_n_3 ),
        .\state_fu_184_reg[12]_0 (regslice_both_input_r_V_data_V_U_n_104),
        .\tmp_data_V_5_reg_374_reg[31] (tmp_out_data_V_fu_156),
        .tmp_dest_V_1_reg_294(tmp_dest_V_1_reg_294),
        .tmp_dest_V_reg_863(tmp_dest_V_reg_863),
        .tmp_id_V_1_reg_310(tmp_id_V_1_reg_310),
        .tmp_id_V_reg_856(tmp_id_V_reg_856),
        .\tmp_keep_V_1_reg_358_reg[3] (tmp_out_keep_V_fu_160),
        .\tmp_keep_V_reg_829_reg[3] (output_r_TKEEP_int_regslice),
        .tmp_last_V_1_reg_434(tmp_last_V_1_reg_434),
        .tmp_last_V_reg_850(tmp_last_V_reg_850),
        .\tmp_out_data_V_fu_156_reg[31] ({regslice_both_output_r_V_data_V_U_n_24,regslice_both_output_r_V_data_V_U_n_25,regslice_both_output_r_V_data_V_U_n_26,regslice_both_output_r_V_data_V_U_n_27,regslice_both_output_r_V_data_V_U_n_28,regslice_both_output_r_V_data_V_U_n_29,regslice_both_output_r_V_data_V_U_n_30,regslice_both_output_r_V_data_V_U_n_31,regslice_both_output_r_V_data_V_U_n_32,regslice_both_output_r_V_data_V_U_n_33,regslice_both_output_r_V_data_V_U_n_34,regslice_both_output_r_V_data_V_U_n_35,regslice_both_output_r_V_data_V_U_n_36,regslice_both_output_r_V_data_V_U_n_37,regslice_both_output_r_V_data_V_U_n_38,regslice_both_output_r_V_data_V_U_n_39,regslice_both_output_r_V_data_V_U_n_40,regslice_both_output_r_V_data_V_U_n_41,regslice_both_output_r_V_data_V_U_n_42,regslice_both_output_r_V_data_V_U_n_43,regslice_both_output_r_V_data_V_U_n_44,regslice_both_output_r_V_data_V_U_n_45,regslice_both_output_r_V_data_V_U_n_46,regslice_both_output_r_V_data_V_U_n_47,regslice_both_output_r_V_data_V_U_n_48,regslice_both_output_r_V_data_V_U_n_49,regslice_both_output_r_V_data_V_U_n_50,regslice_both_output_r_V_data_V_U_n_51,regslice_both_output_r_V_data_V_U_n_52,regslice_both_output_r_V_data_V_U_n_53,regslice_both_output_r_V_data_V_U_n_54,regslice_both_output_r_V_data_V_U_n_55}),
        .tmp_out_dest_V_fu_176(tmp_out_dest_V_fu_176),
        .\tmp_out_dest_V_fu_176_reg[0] (regslice_both_output_r_V_data_V_U_n_64),
        .tmp_out_id_V_fu_172(tmp_out_id_V_fu_172),
        .\tmp_out_id_V_fu_172_reg[0] (regslice_both_output_r_V_data_V_U_n_65),
        .\tmp_out_keep_V_fu_160_reg[3] ({regslice_both_output_r_V_data_V_U_n_60,regslice_both_output_r_V_data_V_U_n_61,regslice_both_output_r_V_data_V_U_n_62,regslice_both_output_r_V_data_V_U_n_63}),
        .\tmp_out_strb_V_fu_164_reg[3] ({regslice_both_output_r_V_data_V_U_n_56,regslice_both_output_r_V_data_V_U_n_57,regslice_both_output_r_V_data_V_U_n_58,regslice_both_output_r_V_data_V_U_n_59}),
        .tmp_out_user_V_fu_168(tmp_out_user_V_fu_168),
        .\tmp_out_user_V_fu_168_reg[0] (regslice_both_output_r_V_data_V_U_n_66),
        .tmp_strb_V_1_reg_342(tmp_strb_V_1_reg_342),
        .\tmp_strb_V_1_reg_342_reg[3] (tmp_out_strb_V_fu_164),
        .\tmp_strb_V_reg_836_reg[3] (output_r_TSTRB_int_regslice),
        .\tmp_user_V_1_reg_326_reg[0] (regslice_both_input_r_V_data_V_U_n_109),
        .tmp_user_V_reg_843(tmp_user_V_reg_843));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_5 regslice_both_output_r_V_dest_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TDEST(output_r_TDEST),
        .output_r_TDEST_int_regslice(output_r_TDEST_int_regslice),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TVALID_int_regslice(output_r_TVALID_int_regslice));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_6 regslice_both_output_r_V_id_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TID(output_r_TID),
        .output_r_TID_int_regslice(output_r_TID_int_regslice),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TVALID_int_regslice(output_r_TVALID_int_regslice));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_7 regslice_both_output_r_V_keep_V_U
       (.D(output_r_TKEEP_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TKEEP(output_r_TKEEP),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TVALID_int_regslice(output_r_TVALID_int_regslice));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_8 regslice_both_output_r_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TLAST_int_regslice(output_r_TLAST_int_regslice),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TVALID_int_regslice(output_r_TVALID_int_regslice));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_9 regslice_both_output_r_V_strb_V_U
       (.D(output_r_TSTRB_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(output_r_TSTRB),
        .output_r_TVALID_int_regslice(output_r_TVALID_int_regslice));
  equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_10 regslice_both_output_r_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TUSER_int_regslice(output_r_TUSER_int_regslice),
        .output_r_TVALID_int_regslice(output_r_TVALID_int_regslice));
  equalizer_equalizer_0_2_equalizer_signal_shift_reg_RAM_AUTO_1R1W signal_shift_reg_U
       (.ADDRARDADDR(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address1),
        .ADDRBWRADDR({grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_114,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_115,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_116,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_117,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_118,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_119,grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_120}),
        .Q(tmp_data_V_reg_821),
        .WEBWE(signal_shift_reg_we0),
        .ap_clk(ap_clk),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1),
        .ram_reg_0(signal_shift_reg_q1),
        .ram_reg_1(ap_CS_fsm_state4));
  FDRE \state_1_reg_817_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(state_fu_184[12]),
        .Q(state_1_reg_817[12]),
        .R(1'b0));
  FDRE \state_1_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(state_fu_184[0]),
        .Q(state_1_reg_817[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \state_fu_184[12]_i_10 
       (.I0(tmp_data_V_2_reg_445[13]),
        .I1(tmp_data_V_2_reg_445[12]),
        .I2(tmp_data_V_2_reg_445[15]),
        .I3(tmp_data_V_2_reg_445[14]),
        .O(\state_fu_184[12]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \state_fu_184[12]_i_11 
       (.I0(tmp_data_V_2_reg_445[5]),
        .I1(tmp_data_V_2_reg_445[4]),
        .I2(tmp_data_V_2_reg_445[7]),
        .I3(tmp_data_V_2_reg_445[6]),
        .O(\state_fu_184[12]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_fu_184[12]_i_12 
       (.I0(tmp_data_V_2_reg_445[29]),
        .I1(tmp_data_V_2_reg_445[28]),
        .I2(tmp_data_V_2_reg_445[31]),
        .I3(tmp_data_V_2_reg_445[30]),
        .O(\state_fu_184[12]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_fu_184[12]_i_13 
       (.I0(tmp_data_V_2_reg_445[21]),
        .I1(tmp_data_V_2_reg_445[20]),
        .I2(tmp_data_V_2_reg_445[23]),
        .I3(tmp_data_V_2_reg_445[22]),
        .O(\state_fu_184[12]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_fu_184[12]_i_2 
       (.I0(\state_fu_184[12]_i_6_n_3 ),
        .I1(\state_fu_184[12]_i_7_n_3 ),
        .I2(\state_fu_184[12]_i_8_n_3 ),
        .I3(\state_fu_184[12]_i_9_n_3 ),
        .O(\state_fu_184[12]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state_fu_184[12]_i_3 
       (.I0(ap_CS_fsm_state27),
        .I1(tmp_last_V_1_reg_434),
        .O(read_coefs_fu_1800));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \state_fu_184[12]_i_6 
       (.I0(tmp_data_V_2_reg_445[10]),
        .I1(tmp_data_V_2_reg_445[11]),
        .I2(tmp_data_V_2_reg_445[8]),
        .I3(tmp_data_V_2_reg_445[9]),
        .I4(\state_fu_184[12]_i_10_n_3 ),
        .O(\state_fu_184[12]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \state_fu_184[12]_i_7 
       (.I0(tmp_data_V_2_reg_445[2]),
        .I1(tmp_data_V_2_reg_445[3]),
        .I2(tmp_data_V_2_reg_445[0]),
        .I3(tmp_data_V_2_reg_445[1]),
        .I4(\state_fu_184[12]_i_11_n_3 ),
        .O(\state_fu_184[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_fu_184[12]_i_8 
       (.I0(tmp_data_V_2_reg_445[26]),
        .I1(tmp_data_V_2_reg_445[27]),
        .I2(tmp_data_V_2_reg_445[24]),
        .I3(tmp_data_V_2_reg_445[25]),
        .I4(\state_fu_184[12]_i_12_n_3 ),
        .O(\state_fu_184[12]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_fu_184[12]_i_9 
       (.I0(tmp_data_V_2_reg_445[18]),
        .I1(tmp_data_V_2_reg_445[19]),
        .I2(tmp_data_V_2_reg_445[16]),
        .I3(tmp_data_V_2_reg_445[17]),
        .I4(\state_fu_184[12]_i_13_n_3 ),
        .O(\state_fu_184[12]_i_9_n_3 ));
  FDRE \state_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_data_V_U_n_3),
        .Q(state_fu_184[0]),
        .R(1'b0));
  FDRE \state_fu_184_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_output_r_V_data_V_U_n_3),
        .Q(state_fu_184[12]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_71),
        .Q(tmp_data_V_2_reg_445[0]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_61),
        .Q(tmp_data_V_2_reg_445[10]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_60),
        .Q(tmp_data_V_2_reg_445[11]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_59),
        .Q(tmp_data_V_2_reg_445[12]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_58),
        .Q(tmp_data_V_2_reg_445[13]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_57),
        .Q(tmp_data_V_2_reg_445[14]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_56),
        .Q(tmp_data_V_2_reg_445[15]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_55),
        .Q(tmp_data_V_2_reg_445[16]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_54),
        .Q(tmp_data_V_2_reg_445[17]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_53),
        .Q(tmp_data_V_2_reg_445[18]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_52),
        .Q(tmp_data_V_2_reg_445[19]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_70),
        .Q(tmp_data_V_2_reg_445[1]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_51),
        .Q(tmp_data_V_2_reg_445[20]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_50),
        .Q(tmp_data_V_2_reg_445[21]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_49),
        .Q(tmp_data_V_2_reg_445[22]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_48),
        .Q(tmp_data_V_2_reg_445[23]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_47),
        .Q(tmp_data_V_2_reg_445[24]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_46),
        .Q(tmp_data_V_2_reg_445[25]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_45),
        .Q(tmp_data_V_2_reg_445[26]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_44),
        .Q(tmp_data_V_2_reg_445[27]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_43),
        .Q(tmp_data_V_2_reg_445[28]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_42),
        .Q(tmp_data_V_2_reg_445[29]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_69),
        .Q(tmp_data_V_2_reg_445[2]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_41),
        .Q(tmp_data_V_2_reg_445[30]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_40),
        .Q(tmp_data_V_2_reg_445[31]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_68),
        .Q(tmp_data_V_2_reg_445[3]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_67),
        .Q(tmp_data_V_2_reg_445[4]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_66),
        .Q(tmp_data_V_2_reg_445[5]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_65),
        .Q(tmp_data_V_2_reg_445[6]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_64),
        .Q(tmp_data_V_2_reg_445[7]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_63),
        .Q(tmp_data_V_2_reg_445[8]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_445_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_data_V_U_n_62),
        .Q(tmp_data_V_2_reg_445[9]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_55),
        .Q(tmp_data_V_5_reg_374[0]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_45),
        .Q(tmp_data_V_5_reg_374[10]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_44),
        .Q(tmp_data_V_5_reg_374[11]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_43),
        .Q(tmp_data_V_5_reg_374[12]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_42),
        .Q(tmp_data_V_5_reg_374[13]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_41),
        .Q(tmp_data_V_5_reg_374[14]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_40),
        .Q(tmp_data_V_5_reg_374[15]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[16] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_39),
        .Q(tmp_data_V_5_reg_374[16]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[17] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_38),
        .Q(tmp_data_V_5_reg_374[17]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[18] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_37),
        .Q(tmp_data_V_5_reg_374[18]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[19] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_36),
        .Q(tmp_data_V_5_reg_374[19]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_54),
        .Q(tmp_data_V_5_reg_374[1]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[20] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_35),
        .Q(tmp_data_V_5_reg_374[20]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[21] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_34),
        .Q(tmp_data_V_5_reg_374[21]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[22] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_33),
        .Q(tmp_data_V_5_reg_374[22]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[23] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_32),
        .Q(tmp_data_V_5_reg_374[23]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[24] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_31),
        .Q(tmp_data_V_5_reg_374[24]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[25] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_30),
        .Q(tmp_data_V_5_reg_374[25]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[26] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_29),
        .Q(tmp_data_V_5_reg_374[26]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[27] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_28),
        .Q(tmp_data_V_5_reg_374[27]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[28] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_27),
        .Q(tmp_data_V_5_reg_374[28]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[29] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_26),
        .Q(tmp_data_V_5_reg_374[29]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_53),
        .Q(tmp_data_V_5_reg_374[2]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[30] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_25),
        .Q(tmp_data_V_5_reg_374[30]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[31] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_24),
        .Q(tmp_data_V_5_reg_374[31]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_52),
        .Q(tmp_data_V_5_reg_374[3]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_51),
        .Q(tmp_data_V_5_reg_374[4]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_50),
        .Q(tmp_data_V_5_reg_374[5]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_49),
        .Q(tmp_data_V_5_reg_374[6]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_48),
        .Q(tmp_data_V_5_reg_374[7]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_47),
        .Q(tmp_data_V_5_reg_374[8]),
        .R(1'b0));
  FDRE \tmp_data_V_5_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_46),
        .Q(tmp_data_V_5_reg_374[9]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[0]),
        .Q(tmp_data_V_reg_821[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[10]),
        .Q(tmp_data_V_reg_821[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[11]),
        .Q(tmp_data_V_reg_821[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[12]),
        .Q(tmp_data_V_reg_821[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[13]),
        .Q(tmp_data_V_reg_821[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[14]),
        .Q(tmp_data_V_reg_821[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[15]),
        .Q(tmp_data_V_reg_821[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[16]),
        .Q(tmp_data_V_reg_821[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[17]),
        .Q(tmp_data_V_reg_821[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[18]),
        .Q(tmp_data_V_reg_821[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[19]),
        .Q(tmp_data_V_reg_821[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[1]),
        .Q(tmp_data_V_reg_821[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[20]),
        .Q(tmp_data_V_reg_821[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[21]),
        .Q(tmp_data_V_reg_821[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[22]),
        .Q(tmp_data_V_reg_821[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[23]),
        .Q(tmp_data_V_reg_821[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[24]),
        .Q(tmp_data_V_reg_821[24]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[25]),
        .Q(tmp_data_V_reg_821[25]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[26]),
        .Q(tmp_data_V_reg_821[26]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[27]),
        .Q(tmp_data_V_reg_821[27]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[28]),
        .Q(tmp_data_V_reg_821[28]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[29]),
        .Q(tmp_data_V_reg_821[29]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[2]),
        .Q(tmp_data_V_reg_821[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[30]),
        .Q(tmp_data_V_reg_821[30]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[31]),
        .Q(tmp_data_V_reg_821[31]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[3]),
        .Q(tmp_data_V_reg_821[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[4]),
        .Q(tmp_data_V_reg_821[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[5]),
        .Q(tmp_data_V_reg_821[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[6]),
        .Q(tmp_data_V_reg_821[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[7]),
        .Q(tmp_data_V_reg_821[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[8]),
        .Q(tmp_data_V_reg_821[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_821_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[9]),
        .Q(tmp_data_V_reg_821[9]),
        .R(1'b0));
  FDRE \tmp_dest_V_1_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_64),
        .Q(tmp_dest_V_1_reg_294),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_863_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDEST_int_regslice),
        .Q(tmp_dest_V_reg_863),
        .R(1'b0));
  FDRE \tmp_id_V_1_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_65),
        .Q(tmp_id_V_1_reg_310),
        .R(1'b0));
  FDRE \tmp_id_V_reg_856_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TID_int_regslice),
        .Q(tmp_id_V_reg_856),
        .R(1'b0));
  FDRE \tmp_keep_V_1_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_63),
        .Q(tmp_keep_V_1_reg_358[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_1_reg_358_reg[1] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_62),
        .Q(tmp_keep_V_1_reg_358[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_1_reg_358_reg[2] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_61),
        .Q(tmp_keep_V_1_reg_358[2]),
        .R(1'b0));
  FDRE \tmp_keep_V_1_reg_358_reg[3] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_60),
        .Q(tmp_keep_V_1_reg_358[3]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_829_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TKEEP_int_regslice[0]),
        .Q(tmp_keep_V_reg_829[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_829_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TKEEP_int_regslice[1]),
        .Q(tmp_keep_V_reg_829[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_829_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TKEEP_int_regslice[2]),
        .Q(tmp_keep_V_reg_829[2]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_829_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TKEEP_int_regslice[3]),
        .Q(tmp_keep_V_reg_829[3]),
        .R(1'b0));
  FDRE \tmp_last_V_1_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_107),
        .D(regslice_both_input_r_V_last_V_U_n_3),
        .Q(tmp_last_V_1_reg_434),
        .R(1'b0));
  FDRE \tmp_last_V_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_493_p1),
        .Q(tmp_last_V_reg_850),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[0]),
        .Q(tmp_out_data_V_fu_156[0]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[10]),
        .Q(tmp_out_data_V_fu_156[10]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[11] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[11]),
        .Q(tmp_out_data_V_fu_156[11]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[12] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[12]),
        .Q(tmp_out_data_V_fu_156[12]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[13] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[13]),
        .Q(tmp_out_data_V_fu_156[13]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[14] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[14]),
        .Q(tmp_out_data_V_fu_156[14]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[15] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[15]),
        .Q(tmp_out_data_V_fu_156[15]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[16] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[16]),
        .Q(tmp_out_data_V_fu_156[16]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[17] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[17]),
        .Q(tmp_out_data_V_fu_156[17]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[18] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[18]),
        .Q(tmp_out_data_V_fu_156[18]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[19] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[19]),
        .Q(tmp_out_data_V_fu_156[19]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[1]),
        .Q(tmp_out_data_V_fu_156[1]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[20] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[20]),
        .Q(tmp_out_data_V_fu_156[20]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[21] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[21]),
        .Q(tmp_out_data_V_fu_156[21]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[22] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[22]),
        .Q(tmp_out_data_V_fu_156[22]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[23] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[23]),
        .Q(tmp_out_data_V_fu_156[23]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[24] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[24]),
        .Q(tmp_out_data_V_fu_156[24]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[25] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[25]),
        .Q(tmp_out_data_V_fu_156[25]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[26] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[26]),
        .Q(tmp_out_data_V_fu_156[26]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[27] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[27]),
        .Q(tmp_out_data_V_fu_156[27]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[28] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[28]),
        .Q(tmp_out_data_V_fu_156[28]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[29] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[29]),
        .Q(tmp_out_data_V_fu_156[29]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[2]),
        .Q(tmp_out_data_V_fu_156[2]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[30] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[30]),
        .Q(tmp_out_data_V_fu_156[30]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[31] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[31]),
        .Q(tmp_out_data_V_fu_156[31]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[3]),
        .Q(tmp_out_data_V_fu_156[3]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[4]),
        .Q(tmp_out_data_V_fu_156[4]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[5]),
        .Q(tmp_out_data_V_fu_156[5]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[6]),
        .Q(tmp_out_data_V_fu_156[6]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[7]),
        .Q(tmp_out_data_V_fu_156[7]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[8]),
        .Q(tmp_out_data_V_fu_156[8]),
        .R(1'b0));
  FDRE \tmp_out_data_V_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(accumulate_reg_883[9]),
        .Q(tmp_out_data_V_fu_156[9]),
        .R(1'b0));
  FDRE \tmp_out_dest_V_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_dest_V_reg_863),
        .Q(tmp_out_dest_V_fu_176),
        .R(1'b0));
  FDRE \tmp_out_id_V_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_id_V_reg_856),
        .Q(tmp_out_id_V_fu_172),
        .R(1'b0));
  FDRE \tmp_out_keep_V_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_keep_V_reg_829[0]),
        .Q(tmp_out_keep_V_fu_160[0]),
        .R(1'b0));
  FDRE \tmp_out_keep_V_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_keep_V_reg_829[1]),
        .Q(tmp_out_keep_V_fu_160[1]),
        .R(1'b0));
  FDRE \tmp_out_keep_V_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_keep_V_reg_829[2]),
        .Q(tmp_out_keep_V_fu_160[2]),
        .R(1'b0));
  FDRE \tmp_out_keep_V_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_keep_V_reg_829[3]),
        .Q(tmp_out_keep_V_fu_160[3]),
        .R(1'b0));
  FDRE \tmp_out_strb_V_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_strb_V_reg_836[0]),
        .Q(tmp_out_strb_V_fu_164[0]),
        .R(1'b0));
  FDRE \tmp_out_strb_V_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_strb_V_reg_836[1]),
        .Q(tmp_out_strb_V_fu_164[1]),
        .R(1'b0));
  FDRE \tmp_out_strb_V_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_strb_V_reg_836[2]),
        .Q(tmp_out_strb_V_fu_164[2]),
        .R(1'b0));
  FDRE \tmp_out_strb_V_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_strb_V_reg_836[3]),
        .Q(tmp_out_strb_V_fu_164[3]),
        .R(1'b0));
  FDRE \tmp_out_user_V_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(state_fu_1841),
        .D(tmp_user_V_reg_843),
        .Q(tmp_out_user_V_fu_168),
        .R(1'b0));
  FDRE \tmp_strb_V_1_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_59),
        .Q(\tmp_strb_V_1_reg_342_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \tmp_strb_V_1_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_58),
        .Q(\tmp_strb_V_1_reg_342_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \tmp_strb_V_1_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_57),
        .Q(\tmp_strb_V_1_reg_342_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \tmp_strb_V_1_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_56),
        .Q(\tmp_strb_V_1_reg_342_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TSTRB_int_regslice[0]),
        .Q(tmp_strb_V_reg_836[0]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TSTRB_int_regslice[1]),
        .Q(tmp_strb_V_reg_836[1]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_836_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TSTRB_int_regslice[2]),
        .Q(tmp_strb_V_reg_836[2]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TSTRB_int_regslice[3]),
        .Q(tmp_strb_V_reg_836[3]),
        .R(1'b0));
  FDRE \tmp_user_V_1_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(tmp_strb_V_1_reg_342),
        .D(regslice_both_output_r_V_data_V_U_n_66),
        .Q(\tmp_user_V_1_reg_326_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \tmp_user_V_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TUSER_int_regslice),
        .Q(tmp_user_V_reg_843),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_control_s_axi" *) 
module equalizer_equalizer_0_2_equalizer_control_s_axi
   (s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    coefs,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB);
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [62:0]coefs;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input [4:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [62:0]coefs;
  wire int_coefs;
  wire int_coefs3_out;
  wire [31:0]int_coefs_reg0;
  wire [31:0]int_coefs_reg02_out;
  wire \int_coefs_reg_n_3_[0] ;
  wire rdata;
  wire \rdata[0]_i_1_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[16]_i_1_n_3 ;
  wire \rdata[17]_i_1_n_3 ;
  wire \rdata[18]_i_1_n_3 ;
  wire \rdata[19]_i_1_n_3 ;
  wire \rdata[1]_i_1_n_3 ;
  wire \rdata[20]_i_1_n_3 ;
  wire \rdata[21]_i_1_n_3 ;
  wire \rdata[22]_i_1_n_3 ;
  wire \rdata[23]_i_1_n_3 ;
  wire \rdata[24]_i_1_n_3 ;
  wire \rdata[25]_i_1_n_3 ;
  wire \rdata[26]_i_1_n_3 ;
  wire \rdata[27]_i_1_n_3 ;
  wire \rdata[28]_i_1_n_3 ;
  wire \rdata[29]_i_1_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[30]_i_1_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire w_hs;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_coefs_reg_n_3_[0] ),
        .O(int_coefs_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[9]),
        .O(int_coefs_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[10]),
        .O(int_coefs_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[11]),
        .O(int_coefs_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[12]),
        .O(int_coefs_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[13]),
        .O(int_coefs_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[14]),
        .O(int_coefs_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[15]),
        .O(int_coefs_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[16]),
        .O(int_coefs_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[17]),
        .O(int_coefs_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[18]),
        .O(int_coefs_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[0]),
        .O(int_coefs_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[19]),
        .O(int_coefs_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[20]),
        .O(int_coefs_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[21]),
        .O(int_coefs_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[22]),
        .O(int_coefs_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[23]),
        .O(int_coefs_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[24]),
        .O(int_coefs_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[25]),
        .O(int_coefs_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[26]),
        .O(int_coefs_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[27]),
        .O(int_coefs_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[28]),
        .O(int_coefs_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[1]),
        .O(int_coefs_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[29]),
        .O(int_coefs_reg02_out[30]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_coefs[31]_i_1 
       (.I0(w_hs),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(int_coefs3_out));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[30]),
        .O(int_coefs_reg02_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_coefs[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(w_hs));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[31]),
        .O(int_coefs_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[32]),
        .O(int_coefs_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[33]),
        .O(int_coefs_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[34]),
        .O(int_coefs_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[35]),
        .O(int_coefs_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[36]),
        .O(int_coefs_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[37]),
        .O(int_coefs_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[38]),
        .O(int_coefs_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[2]),
        .O(int_coefs_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[39]),
        .O(int_coefs_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[40]),
        .O(int_coefs_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[41]),
        .O(int_coefs_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[42]),
        .O(int_coefs_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[43]),
        .O(int_coefs_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[44]),
        .O(int_coefs_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[45]),
        .O(int_coefs_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[46]),
        .O(int_coefs_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[47]),
        .O(int_coefs_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[48]),
        .O(int_coefs_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[3]),
        .O(int_coefs_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[49]),
        .O(int_coefs_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[50]),
        .O(int_coefs_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[51]),
        .O(int_coefs_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[52]),
        .O(int_coefs_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[53]),
        .O(int_coefs_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[54]),
        .O(int_coefs_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[55]),
        .O(int_coefs_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[56]),
        .O(int_coefs_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[57]),
        .O(int_coefs_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[58]),
        .O(int_coefs_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[4]),
        .O(int_coefs_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[59]),
        .O(int_coefs_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[60]),
        .O(int_coefs_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[61]),
        .O(int_coefs_reg0[30]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_coefs[63]_i_1 
       (.I0(w_hs),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[2] ),
        .O(int_coefs));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[62]),
        .O(int_coefs_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[5]),
        .O(int_coefs_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[6]),
        .O(int_coefs_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[7]),
        .O(int_coefs_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[8]),
        .O(int_coefs_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[0] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[0]),
        .Q(\int_coefs_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[10] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[10]),
        .Q(coefs[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[11] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[11]),
        .Q(coefs[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[12] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[12]),
        .Q(coefs[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[13] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[13]),
        .Q(coefs[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[14] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[14]),
        .Q(coefs[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[15] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[15]),
        .Q(coefs[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[16] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[16]),
        .Q(coefs[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[17] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[17]),
        .Q(coefs[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[18] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[18]),
        .Q(coefs[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[19] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[19]),
        .Q(coefs[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[1] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[1]),
        .Q(coefs[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[20] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[20]),
        .Q(coefs[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[21] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[21]),
        .Q(coefs[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[22] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[22]),
        .Q(coefs[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[23] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[23]),
        .Q(coefs[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[24] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[24]),
        .Q(coefs[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[25] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[25]),
        .Q(coefs[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[26] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[26]),
        .Q(coefs[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[27] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[27]),
        .Q(coefs[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[28] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[28]),
        .Q(coefs[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[29] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[29]),
        .Q(coefs[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[2] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[2]),
        .Q(coefs[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[30] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[30]),
        .Q(coefs[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[31] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[31]),
        .Q(coefs[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[32] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[0]),
        .Q(coefs[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[33] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[1]),
        .Q(coefs[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[34] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[2]),
        .Q(coefs[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[35] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[3]),
        .Q(coefs[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[36] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[4]),
        .Q(coefs[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[37] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[5]),
        .Q(coefs[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[38] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[6]),
        .Q(coefs[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[39] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[7]),
        .Q(coefs[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[3] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[3]),
        .Q(coefs[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[40] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[8]),
        .Q(coefs[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[41] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[9]),
        .Q(coefs[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[42] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[10]),
        .Q(coefs[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[43] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[11]),
        .Q(coefs[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[44] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[12]),
        .Q(coefs[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[45] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[13]),
        .Q(coefs[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[46] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[14]),
        .Q(coefs[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[47] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[15]),
        .Q(coefs[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[48] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[16]),
        .Q(coefs[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[49] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[17]),
        .Q(coefs[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[4] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[4]),
        .Q(coefs[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[50] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[18]),
        .Q(coefs[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[51] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[19]),
        .Q(coefs[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[52] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[20]),
        .Q(coefs[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[53] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[21]),
        .Q(coefs[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[54] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[22]),
        .Q(coefs[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[55] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[23]),
        .Q(coefs[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[56] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[24]),
        .Q(coefs[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[57] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[25]),
        .Q(coefs[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[58] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[26]),
        .Q(coefs[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[59] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[27]),
        .Q(coefs[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[5] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[5]),
        .Q(coefs[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[60] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[28]),
        .Q(coefs[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[61] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[29]),
        .Q(coefs[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[62] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[30]),
        .Q(coefs[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[63] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[31]),
        .Q(coefs[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[6] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[6]),
        .Q(coefs[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[7] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[7]),
        .Q(coefs[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[8] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[8]),
        .Q(coefs[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[9] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[9]),
        .Q(coefs[8]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\int_coefs_reg_n_3_[0] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[31]),
        .O(\rdata[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[10]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[9]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[41]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[11]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[10]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[42]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[12]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[11]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[43]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[13]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[12]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[44]),
        .O(\rdata[13]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[14]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[13]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[45]),
        .O(\rdata[14]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[15]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[14]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[46]),
        .O(\rdata[15]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[16]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[15]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[47]),
        .O(\rdata[16]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[17]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[16]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[48]),
        .O(\rdata[17]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[18]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[17]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[49]),
        .O(\rdata[18]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[19]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[18]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[50]),
        .O(\rdata[19]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[32]),
        .O(\rdata[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[20]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[19]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[51]),
        .O(\rdata[20]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[21]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[20]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[52]),
        .O(\rdata[21]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[22]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[21]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[53]),
        .O(\rdata[22]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[23]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[22]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[54]),
        .O(\rdata[23]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[24]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[23]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[55]),
        .O(\rdata[24]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[25]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[24]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[56]),
        .O(\rdata[25]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[26]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[25]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[57]),
        .O(\rdata[26]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[27]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[26]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[58]),
        .O(\rdata[27]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[28]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[27]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[59]),
        .O(\rdata[28]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[29]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[28]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[60]),
        .O(\rdata[29]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[33]),
        .O(\rdata[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[30]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[29]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[61]),
        .O(\rdata[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hD000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rdata));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[30]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[62]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[2]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[34]),
        .O(\rdata[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[35]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[36]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[37]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[38]),
        .O(\rdata[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[8]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[7]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[39]),
        .O(\rdata[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[8]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[40]),
        .O(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[0]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[15]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[16]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[17]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[18]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[19]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[1]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[20]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[21]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[22]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[23]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[24]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[25]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[26]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[27]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[28]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[29]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[30]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[31]_i_3_n_3 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_equalizer_Pipeline_Shift_Accumulate_Loop" *) 
module equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_Shift_Accumulate_Loop
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1,
    ADDRARDADDR,
    WEBWE,
    \ap_CS_fsm_reg[2] ,
    D,
    grp_fu_590_p1,
    grp_fu_590_p0,
    \mul_ln84_reg_878_reg[30] ,
    ADDRBWRADDR,
    \gmem_addr_reg_252_reg[61]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[2]_0 ,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
    gmem_RVALID,
    gmem_ARREADY,
    gmem_addr_reg_793,
    S,
    Q,
    state_fu_184,
    ap_NS_fsm113_out,
    dout_reg,
    dout_reg_0,
    tmp_product,
    tmp_product_0,
    \accumulate_reg_883_reg[31] ,
    \mul_ln79_reg_268_reg[31]_0 ,
    \gmem_addr_read_reg_263_reg[31]_0 ,
    \signal_shift_reg_load_reg_258_reg[31]_0 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter8;
  output grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready;
  output grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1;
  output [6:0]ADDRARDADDR;
  output [0:0]WEBWE;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output [31:0]grp_fu_590_p1;
  output [31:0]grp_fu_590_p0;
  output [31:0]\mul_ln84_reg_878_reg[30] ;
  output [6:0]ADDRBWRADDR;
  output [61:0]\gmem_addr_reg_252_reg[61]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[2]_0 ;
  input grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg;
  input gmem_RVALID;
  input gmem_ARREADY;
  input [61:0]gmem_addr_reg_793;
  input [0:0]S;
  input [3:0]Q;
  input [1:0]state_fu_184;
  input ap_NS_fsm113_out;
  input [31:0]dout_reg;
  input [31:0]dout_reg_0;
  input [31:0]tmp_product;
  input [31:0]tmp_product_0;
  input [31:0]\accumulate_reg_883_reg[31] ;
  input [31:0]\mul_ln79_reg_268_reg[31]_0 ;
  input [31:0]\gmem_addr_read_reg_263_reg[31]_0 ;
  input [31:0]\signal_shift_reg_load_reg_258_reg[31]_0 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]WEBWE;
  wire accumulate_fu_66;
  wire \accumulate_fu_66[0]_i_4_n_3 ;
  wire \accumulate_fu_66[0]_i_5_n_3 ;
  wire \accumulate_fu_66[0]_i_6_n_3 ;
  wire \accumulate_fu_66[0]_i_7_n_3 ;
  wire \accumulate_fu_66[12]_i_2_n_3 ;
  wire \accumulate_fu_66[12]_i_3_n_3 ;
  wire \accumulate_fu_66[12]_i_4_n_3 ;
  wire \accumulate_fu_66[12]_i_5_n_3 ;
  wire \accumulate_fu_66[16]_i_2_n_3 ;
  wire \accumulate_fu_66[16]_i_3_n_3 ;
  wire \accumulate_fu_66[16]_i_4_n_3 ;
  wire \accumulate_fu_66[16]_i_5_n_3 ;
  wire \accumulate_fu_66[20]_i_2_n_3 ;
  wire \accumulate_fu_66[20]_i_3_n_3 ;
  wire \accumulate_fu_66[20]_i_4_n_3 ;
  wire \accumulate_fu_66[20]_i_5_n_3 ;
  wire \accumulate_fu_66[24]_i_2_n_3 ;
  wire \accumulate_fu_66[24]_i_3_n_3 ;
  wire \accumulate_fu_66[24]_i_4_n_3 ;
  wire \accumulate_fu_66[24]_i_5_n_3 ;
  wire \accumulate_fu_66[28]_i_2_n_3 ;
  wire \accumulate_fu_66[28]_i_3_n_3 ;
  wire \accumulate_fu_66[28]_i_4_n_3 ;
  wire \accumulate_fu_66[28]_i_5_n_3 ;
  wire \accumulate_fu_66[4]_i_2_n_3 ;
  wire \accumulate_fu_66[4]_i_3_n_3 ;
  wire \accumulate_fu_66[4]_i_4_n_3 ;
  wire \accumulate_fu_66[4]_i_5_n_3 ;
  wire \accumulate_fu_66[8]_i_2_n_3 ;
  wire \accumulate_fu_66[8]_i_3_n_3 ;
  wire \accumulate_fu_66[8]_i_4_n_3 ;
  wire \accumulate_fu_66[8]_i_5_n_3 ;
  wire \accumulate_fu_66_reg[0]_i_3_n_10 ;
  wire \accumulate_fu_66_reg[0]_i_3_n_3 ;
  wire \accumulate_fu_66_reg[0]_i_3_n_4 ;
  wire \accumulate_fu_66_reg[0]_i_3_n_5 ;
  wire \accumulate_fu_66_reg[0]_i_3_n_6 ;
  wire \accumulate_fu_66_reg[0]_i_3_n_7 ;
  wire \accumulate_fu_66_reg[0]_i_3_n_8 ;
  wire \accumulate_fu_66_reg[0]_i_3_n_9 ;
  wire \accumulate_fu_66_reg[12]_i_1_n_10 ;
  wire \accumulate_fu_66_reg[12]_i_1_n_3 ;
  wire \accumulate_fu_66_reg[12]_i_1_n_4 ;
  wire \accumulate_fu_66_reg[12]_i_1_n_5 ;
  wire \accumulate_fu_66_reg[12]_i_1_n_6 ;
  wire \accumulate_fu_66_reg[12]_i_1_n_7 ;
  wire \accumulate_fu_66_reg[12]_i_1_n_8 ;
  wire \accumulate_fu_66_reg[12]_i_1_n_9 ;
  wire \accumulate_fu_66_reg[16]_i_1_n_10 ;
  wire \accumulate_fu_66_reg[16]_i_1_n_3 ;
  wire \accumulate_fu_66_reg[16]_i_1_n_4 ;
  wire \accumulate_fu_66_reg[16]_i_1_n_5 ;
  wire \accumulate_fu_66_reg[16]_i_1_n_6 ;
  wire \accumulate_fu_66_reg[16]_i_1_n_7 ;
  wire \accumulate_fu_66_reg[16]_i_1_n_8 ;
  wire \accumulate_fu_66_reg[16]_i_1_n_9 ;
  wire \accumulate_fu_66_reg[20]_i_1_n_10 ;
  wire \accumulate_fu_66_reg[20]_i_1_n_3 ;
  wire \accumulate_fu_66_reg[20]_i_1_n_4 ;
  wire \accumulate_fu_66_reg[20]_i_1_n_5 ;
  wire \accumulate_fu_66_reg[20]_i_1_n_6 ;
  wire \accumulate_fu_66_reg[20]_i_1_n_7 ;
  wire \accumulate_fu_66_reg[20]_i_1_n_8 ;
  wire \accumulate_fu_66_reg[20]_i_1_n_9 ;
  wire \accumulate_fu_66_reg[24]_i_1_n_10 ;
  wire \accumulate_fu_66_reg[24]_i_1_n_3 ;
  wire \accumulate_fu_66_reg[24]_i_1_n_4 ;
  wire \accumulate_fu_66_reg[24]_i_1_n_5 ;
  wire \accumulate_fu_66_reg[24]_i_1_n_6 ;
  wire \accumulate_fu_66_reg[24]_i_1_n_7 ;
  wire \accumulate_fu_66_reg[24]_i_1_n_8 ;
  wire \accumulate_fu_66_reg[24]_i_1_n_9 ;
  wire \accumulate_fu_66_reg[28]_i_1_n_10 ;
  wire \accumulate_fu_66_reg[28]_i_1_n_4 ;
  wire \accumulate_fu_66_reg[28]_i_1_n_5 ;
  wire \accumulate_fu_66_reg[28]_i_1_n_6 ;
  wire \accumulate_fu_66_reg[28]_i_1_n_7 ;
  wire \accumulate_fu_66_reg[28]_i_1_n_8 ;
  wire \accumulate_fu_66_reg[28]_i_1_n_9 ;
  wire \accumulate_fu_66_reg[4]_i_1_n_10 ;
  wire \accumulate_fu_66_reg[4]_i_1_n_3 ;
  wire \accumulate_fu_66_reg[4]_i_1_n_4 ;
  wire \accumulate_fu_66_reg[4]_i_1_n_5 ;
  wire \accumulate_fu_66_reg[4]_i_1_n_6 ;
  wire \accumulate_fu_66_reg[4]_i_1_n_7 ;
  wire \accumulate_fu_66_reg[4]_i_1_n_8 ;
  wire \accumulate_fu_66_reg[4]_i_1_n_9 ;
  wire \accumulate_fu_66_reg[8]_i_1_n_10 ;
  wire \accumulate_fu_66_reg[8]_i_1_n_3 ;
  wire \accumulate_fu_66_reg[8]_i_1_n_4 ;
  wire \accumulate_fu_66_reg[8]_i_1_n_5 ;
  wire \accumulate_fu_66_reg[8]_i_1_n_6 ;
  wire \accumulate_fu_66_reg[8]_i_1_n_7 ;
  wire \accumulate_fu_66_reg[8]_i_1_n_8 ;
  wire \accumulate_fu_66_reg[8]_i_1_n_9 ;
  wire \accumulate_reg_883[11]_i_2_n_3 ;
  wire \accumulate_reg_883[11]_i_3_n_3 ;
  wire \accumulate_reg_883[11]_i_4_n_3 ;
  wire \accumulate_reg_883[11]_i_5_n_3 ;
  wire \accumulate_reg_883[15]_i_2_n_3 ;
  wire \accumulate_reg_883[15]_i_3_n_3 ;
  wire \accumulate_reg_883[15]_i_4_n_3 ;
  wire \accumulate_reg_883[15]_i_5_n_3 ;
  wire \accumulate_reg_883[19]_i_2_n_3 ;
  wire \accumulate_reg_883[19]_i_3_n_3 ;
  wire \accumulate_reg_883[19]_i_4_n_3 ;
  wire \accumulate_reg_883[19]_i_5_n_3 ;
  wire \accumulate_reg_883[23]_i_2_n_3 ;
  wire \accumulate_reg_883[23]_i_3_n_3 ;
  wire \accumulate_reg_883[23]_i_4_n_3 ;
  wire \accumulate_reg_883[23]_i_5_n_3 ;
  wire \accumulate_reg_883[27]_i_2_n_3 ;
  wire \accumulate_reg_883[27]_i_3_n_3 ;
  wire \accumulate_reg_883[27]_i_4_n_3 ;
  wire \accumulate_reg_883[27]_i_5_n_3 ;
  wire \accumulate_reg_883[31]_i_2_n_3 ;
  wire \accumulate_reg_883[31]_i_3_n_3 ;
  wire \accumulate_reg_883[31]_i_4_n_3 ;
  wire \accumulate_reg_883[31]_i_5_n_3 ;
  wire \accumulate_reg_883[3]_i_2_n_3 ;
  wire \accumulate_reg_883[3]_i_3_n_3 ;
  wire \accumulate_reg_883[3]_i_4_n_3 ;
  wire \accumulate_reg_883[3]_i_5_n_3 ;
  wire \accumulate_reg_883[7]_i_2_n_3 ;
  wire \accumulate_reg_883[7]_i_3_n_3 ;
  wire \accumulate_reg_883[7]_i_4_n_3 ;
  wire \accumulate_reg_883[7]_i_5_n_3 ;
  wire \accumulate_reg_883_reg[11]_i_1_n_3 ;
  wire \accumulate_reg_883_reg[11]_i_1_n_4 ;
  wire \accumulate_reg_883_reg[11]_i_1_n_5 ;
  wire \accumulate_reg_883_reg[11]_i_1_n_6 ;
  wire \accumulate_reg_883_reg[15]_i_1_n_3 ;
  wire \accumulate_reg_883_reg[15]_i_1_n_4 ;
  wire \accumulate_reg_883_reg[15]_i_1_n_5 ;
  wire \accumulate_reg_883_reg[15]_i_1_n_6 ;
  wire \accumulate_reg_883_reg[19]_i_1_n_3 ;
  wire \accumulate_reg_883_reg[19]_i_1_n_4 ;
  wire \accumulate_reg_883_reg[19]_i_1_n_5 ;
  wire \accumulate_reg_883_reg[19]_i_1_n_6 ;
  wire \accumulate_reg_883_reg[23]_i_1_n_3 ;
  wire \accumulate_reg_883_reg[23]_i_1_n_4 ;
  wire \accumulate_reg_883_reg[23]_i_1_n_5 ;
  wire \accumulate_reg_883_reg[23]_i_1_n_6 ;
  wire \accumulate_reg_883_reg[27]_i_1_n_3 ;
  wire \accumulate_reg_883_reg[27]_i_1_n_4 ;
  wire \accumulate_reg_883_reg[27]_i_1_n_5 ;
  wire \accumulate_reg_883_reg[27]_i_1_n_6 ;
  wire [31:0]\accumulate_reg_883_reg[31] ;
  wire \accumulate_reg_883_reg[31]_i_1_n_4 ;
  wire \accumulate_reg_883_reg[31]_i_1_n_5 ;
  wire \accumulate_reg_883_reg[31]_i_1_n_6 ;
  wire \accumulate_reg_883_reg[3]_i_1_n_3 ;
  wire \accumulate_reg_883_reg[3]_i_1_n_4 ;
  wire \accumulate_reg_883_reg[3]_i_1_n_5 ;
  wire \accumulate_reg_883_reg[3]_i_1_n_6 ;
  wire \accumulate_reg_883_reg[7]_i_1_n_3 ;
  wire \accumulate_reg_883_reg[7]_i_1_n_4 ;
  wire \accumulate_reg_883_reg[7]_i_1_n_5 ;
  wire \accumulate_reg_883_reg[7]_i_1_n_6 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_NS_fsm113_out;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]ap_sig_allocacmp_i_2;
  wire [31:0]dout_reg;
  wire [31:0]dout_reg_0;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [31:0]\gmem_addr_read_reg_263_reg[31]_0 ;
  wire gmem_addr_reg_2520;
  wire [61:0]\gmem_addr_reg_252_reg[61]_0 ;
  wire [61:0]gmem_addr_reg_793;
  wire [31:0]grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce;
  wire [31:0]grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0;
  wire [31:0]grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID;
  wire [6:0]grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1;
  wire [31:0]grp_fu_590_p0;
  wire [31:0]grp_fu_590_p1;
  wire [6:0]i_fu_70_reg;
  wire [31:0]mul_ln79_reg_268;
  wire [31:0]\mul_ln79_reg_268_reg[31]_0 ;
  wire [31:0]\mul_ln84_reg_878_reg[30] ;
  wire [61:0]sext_ln79_fu_183_p1;
  wire [31:0]signal_shift_reg_load_reg_258;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6_n_3 ;
  wire \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6_n_3 ;
  wire [31:0]\signal_shift_reg_load_reg_258_reg[31]_0 ;
  wire [1:0]state_fu_184;
  wire [31:0]tmp_product;
  wire [31:0]tmp_product_0;
  wire [3:3]\NLW_accumulate_fu_66_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_accumulate_reg_883_reg[31]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \accumulate_fu_66[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(accumulate_fu_66));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[0]_i_4 
       (.I0(mul_ln79_reg_268[3]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[3]),
        .O(\accumulate_fu_66[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[0]_i_5 
       (.I0(mul_ln79_reg_268[2]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[2]),
        .O(\accumulate_fu_66[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[0]_i_6 
       (.I0(mul_ln79_reg_268[1]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[1]),
        .O(\accumulate_fu_66[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[0]_i_7 
       (.I0(mul_ln79_reg_268[0]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[0]),
        .O(\accumulate_fu_66[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[12]_i_2 
       (.I0(mul_ln79_reg_268[15]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[15]),
        .O(\accumulate_fu_66[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[12]_i_3 
       (.I0(mul_ln79_reg_268[14]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[14]),
        .O(\accumulate_fu_66[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[12]_i_4 
       (.I0(mul_ln79_reg_268[13]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[13]),
        .O(\accumulate_fu_66[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[12]_i_5 
       (.I0(mul_ln79_reg_268[12]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[12]),
        .O(\accumulate_fu_66[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[16]_i_2 
       (.I0(mul_ln79_reg_268[19]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[19]),
        .O(\accumulate_fu_66[16]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[16]_i_3 
       (.I0(mul_ln79_reg_268[18]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[18]),
        .O(\accumulate_fu_66[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[16]_i_4 
       (.I0(mul_ln79_reg_268[17]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[17]),
        .O(\accumulate_fu_66[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[16]_i_5 
       (.I0(mul_ln79_reg_268[16]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[16]),
        .O(\accumulate_fu_66[16]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[20]_i_2 
       (.I0(mul_ln79_reg_268[23]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[23]),
        .O(\accumulate_fu_66[20]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[20]_i_3 
       (.I0(mul_ln79_reg_268[22]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[22]),
        .O(\accumulate_fu_66[20]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[20]_i_4 
       (.I0(mul_ln79_reg_268[21]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[21]),
        .O(\accumulate_fu_66[20]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[20]_i_5 
       (.I0(mul_ln79_reg_268[20]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[20]),
        .O(\accumulate_fu_66[20]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[24]_i_2 
       (.I0(mul_ln79_reg_268[27]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[27]),
        .O(\accumulate_fu_66[24]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[24]_i_3 
       (.I0(mul_ln79_reg_268[26]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[26]),
        .O(\accumulate_fu_66[24]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[24]_i_4 
       (.I0(mul_ln79_reg_268[25]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[25]),
        .O(\accumulate_fu_66[24]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[24]_i_5 
       (.I0(mul_ln79_reg_268[24]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[24]),
        .O(\accumulate_fu_66[24]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[28]_i_2 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[31]),
        .I1(mul_ln79_reg_268[31]),
        .O(\accumulate_fu_66[28]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[28]_i_3 
       (.I0(mul_ln79_reg_268[30]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[30]),
        .O(\accumulate_fu_66[28]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[28]_i_4 
       (.I0(mul_ln79_reg_268[29]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[29]),
        .O(\accumulate_fu_66[28]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[28]_i_5 
       (.I0(mul_ln79_reg_268[28]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[28]),
        .O(\accumulate_fu_66[28]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[4]_i_2 
       (.I0(mul_ln79_reg_268[7]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[7]),
        .O(\accumulate_fu_66[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[4]_i_3 
       (.I0(mul_ln79_reg_268[6]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[6]),
        .O(\accumulate_fu_66[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[4]_i_4 
       (.I0(mul_ln79_reg_268[5]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[5]),
        .O(\accumulate_fu_66[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[4]_i_5 
       (.I0(mul_ln79_reg_268[4]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[4]),
        .O(\accumulate_fu_66[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[8]_i_2 
       (.I0(mul_ln79_reg_268[11]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[11]),
        .O(\accumulate_fu_66[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[8]_i_3 
       (.I0(mul_ln79_reg_268[10]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[10]),
        .O(\accumulate_fu_66[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[8]_i_4 
       (.I0(mul_ln79_reg_268[9]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[9]),
        .O(\accumulate_fu_66[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_fu_66[8]_i_5 
       (.I0(mul_ln79_reg_268[8]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[8]),
        .O(\accumulate_fu_66[8]_i_5_n_3 ));
  FDRE \accumulate_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[0]_i_3_n_10 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \accumulate_fu_66_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\accumulate_fu_66_reg[0]_i_3_n_3 ,\accumulate_fu_66_reg[0]_i_3_n_4 ,\accumulate_fu_66_reg[0]_i_3_n_5 ,\accumulate_fu_66_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln79_reg_268[3:0]),
        .O({\accumulate_fu_66_reg[0]_i_3_n_7 ,\accumulate_fu_66_reg[0]_i_3_n_8 ,\accumulate_fu_66_reg[0]_i_3_n_9 ,\accumulate_fu_66_reg[0]_i_3_n_10 }),
        .S({\accumulate_fu_66[0]_i_4_n_3 ,\accumulate_fu_66[0]_i_5_n_3 ,\accumulate_fu_66[0]_i_6_n_3 ,\accumulate_fu_66[0]_i_7_n_3 }));
  FDRE \accumulate_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[8]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[8]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[12]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \accumulate_fu_66_reg[12]_i_1 
       (.CI(\accumulate_fu_66_reg[8]_i_1_n_3 ),
        .CO({\accumulate_fu_66_reg[12]_i_1_n_3 ,\accumulate_fu_66_reg[12]_i_1_n_4 ,\accumulate_fu_66_reg[12]_i_1_n_5 ,\accumulate_fu_66_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln79_reg_268[15:12]),
        .O({\accumulate_fu_66_reg[12]_i_1_n_7 ,\accumulate_fu_66_reg[12]_i_1_n_8 ,\accumulate_fu_66_reg[12]_i_1_n_9 ,\accumulate_fu_66_reg[12]_i_1_n_10 }),
        .S({\accumulate_fu_66[12]_i_2_n_3 ,\accumulate_fu_66[12]_i_3_n_3 ,\accumulate_fu_66[12]_i_4_n_3 ,\accumulate_fu_66[12]_i_5_n_3 }));
  FDRE \accumulate_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[12]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[12]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[12]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[16]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \accumulate_fu_66_reg[16]_i_1 
       (.CI(\accumulate_fu_66_reg[12]_i_1_n_3 ),
        .CO({\accumulate_fu_66_reg[16]_i_1_n_3 ,\accumulate_fu_66_reg[16]_i_1_n_4 ,\accumulate_fu_66_reg[16]_i_1_n_5 ,\accumulate_fu_66_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln79_reg_268[19:16]),
        .O({\accumulate_fu_66_reg[16]_i_1_n_7 ,\accumulate_fu_66_reg[16]_i_1_n_8 ,\accumulate_fu_66_reg[16]_i_1_n_9 ,\accumulate_fu_66_reg[16]_i_1_n_10 }),
        .S({\accumulate_fu_66[16]_i_2_n_3 ,\accumulate_fu_66[16]_i_3_n_3 ,\accumulate_fu_66[16]_i_4_n_3 ,\accumulate_fu_66[16]_i_5_n_3 }));
  FDRE \accumulate_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[16]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[16]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[16]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[0]_i_3_n_9 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[20]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \accumulate_fu_66_reg[20]_i_1 
       (.CI(\accumulate_fu_66_reg[16]_i_1_n_3 ),
        .CO({\accumulate_fu_66_reg[20]_i_1_n_3 ,\accumulate_fu_66_reg[20]_i_1_n_4 ,\accumulate_fu_66_reg[20]_i_1_n_5 ,\accumulate_fu_66_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln79_reg_268[23:20]),
        .O({\accumulate_fu_66_reg[20]_i_1_n_7 ,\accumulate_fu_66_reg[20]_i_1_n_8 ,\accumulate_fu_66_reg[20]_i_1_n_9 ,\accumulate_fu_66_reg[20]_i_1_n_10 }),
        .S({\accumulate_fu_66[20]_i_2_n_3 ,\accumulate_fu_66[20]_i_3_n_3 ,\accumulate_fu_66[20]_i_4_n_3 ,\accumulate_fu_66[20]_i_5_n_3 }));
  FDRE \accumulate_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[20]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[20]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[20]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[24]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \accumulate_fu_66_reg[24]_i_1 
       (.CI(\accumulate_fu_66_reg[20]_i_1_n_3 ),
        .CO({\accumulate_fu_66_reg[24]_i_1_n_3 ,\accumulate_fu_66_reg[24]_i_1_n_4 ,\accumulate_fu_66_reg[24]_i_1_n_5 ,\accumulate_fu_66_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln79_reg_268[27:24]),
        .O({\accumulate_fu_66_reg[24]_i_1_n_7 ,\accumulate_fu_66_reg[24]_i_1_n_8 ,\accumulate_fu_66_reg[24]_i_1_n_9 ,\accumulate_fu_66_reg[24]_i_1_n_10 }),
        .S({\accumulate_fu_66[24]_i_2_n_3 ,\accumulate_fu_66[24]_i_3_n_3 ,\accumulate_fu_66[24]_i_4_n_3 ,\accumulate_fu_66[24]_i_5_n_3 }));
  FDRE \accumulate_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[24]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[24]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[24]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[28]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \accumulate_fu_66_reg[28]_i_1 
       (.CI(\accumulate_fu_66_reg[24]_i_1_n_3 ),
        .CO({\NLW_accumulate_fu_66_reg[28]_i_1_CO_UNCONNECTED [3],\accumulate_fu_66_reg[28]_i_1_n_4 ,\accumulate_fu_66_reg[28]_i_1_n_5 ,\accumulate_fu_66_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln79_reg_268[30:28]}),
        .O({\accumulate_fu_66_reg[28]_i_1_n_7 ,\accumulate_fu_66_reg[28]_i_1_n_8 ,\accumulate_fu_66_reg[28]_i_1_n_9 ,\accumulate_fu_66_reg[28]_i_1_n_10 }),
        .S({\accumulate_fu_66[28]_i_2_n_3 ,\accumulate_fu_66[28]_i_3_n_3 ,\accumulate_fu_66[28]_i_4_n_3 ,\accumulate_fu_66[28]_i_5_n_3 }));
  FDRE \accumulate_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[28]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[0]_i_3_n_8 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[28]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[31] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[28]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[0]_i_3_n_7 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[4]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \accumulate_fu_66_reg[4]_i_1 
       (.CI(\accumulate_fu_66_reg[0]_i_3_n_3 ),
        .CO({\accumulate_fu_66_reg[4]_i_1_n_3 ,\accumulate_fu_66_reg[4]_i_1_n_4 ,\accumulate_fu_66_reg[4]_i_1_n_5 ,\accumulate_fu_66_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln79_reg_268[7:4]),
        .O({\accumulate_fu_66_reg[4]_i_1_n_7 ,\accumulate_fu_66_reg[4]_i_1_n_8 ,\accumulate_fu_66_reg[4]_i_1_n_9 ,\accumulate_fu_66_reg[4]_i_1_n_10 }),
        .S({\accumulate_fu_66[4]_i_2_n_3 ,\accumulate_fu_66[4]_i_3_n_3 ,\accumulate_fu_66[4]_i_4_n_3 ,\accumulate_fu_66[4]_i_5_n_3 }));
  FDRE \accumulate_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[4]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[4]_i_1_n_8 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[4]_i_1_n_7 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \accumulate_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[8]_i_1_n_10 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \accumulate_fu_66_reg[8]_i_1 
       (.CI(\accumulate_fu_66_reg[4]_i_1_n_3 ),
        .CO({\accumulate_fu_66_reg[8]_i_1_n_3 ,\accumulate_fu_66_reg[8]_i_1_n_4 ,\accumulate_fu_66_reg[8]_i_1_n_5 ,\accumulate_fu_66_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln79_reg_268[11:8]),
        .O({\accumulate_fu_66_reg[8]_i_1_n_7 ,\accumulate_fu_66_reg[8]_i_1_n_8 ,\accumulate_fu_66_reg[8]_i_1_n_9 ,\accumulate_fu_66_reg[8]_i_1_n_10 }),
        .S({\accumulate_fu_66[8]_i_2_n_3 ,\accumulate_fu_66[8]_i_3_n_3 ,\accumulate_fu_66[8]_i_4_n_3 ,\accumulate_fu_66[8]_i_5_n_3 }));
  FDRE \accumulate_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(accumulate_fu_66),
        .D(\accumulate_fu_66_reg[8]_i_1_n_9 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[11]_i_2 
       (.I0(\accumulate_reg_883_reg[31] [11]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[11]),
        .O(\accumulate_reg_883[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[11]_i_3 
       (.I0(\accumulate_reg_883_reg[31] [10]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[10]),
        .O(\accumulate_reg_883[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[11]_i_4 
       (.I0(\accumulate_reg_883_reg[31] [9]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[9]),
        .O(\accumulate_reg_883[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[11]_i_5 
       (.I0(\accumulate_reg_883_reg[31] [8]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[8]),
        .O(\accumulate_reg_883[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[15]_i_2 
       (.I0(\accumulate_reg_883_reg[31] [15]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[15]),
        .O(\accumulate_reg_883[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[15]_i_3 
       (.I0(\accumulate_reg_883_reg[31] [14]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[14]),
        .O(\accumulate_reg_883[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[15]_i_4 
       (.I0(\accumulate_reg_883_reg[31] [13]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[13]),
        .O(\accumulate_reg_883[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[15]_i_5 
       (.I0(\accumulate_reg_883_reg[31] [12]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[12]),
        .O(\accumulate_reg_883[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[19]_i_2 
       (.I0(\accumulate_reg_883_reg[31] [19]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[19]),
        .O(\accumulate_reg_883[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[19]_i_3 
       (.I0(\accumulate_reg_883_reg[31] [18]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[18]),
        .O(\accumulate_reg_883[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[19]_i_4 
       (.I0(\accumulate_reg_883_reg[31] [17]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[17]),
        .O(\accumulate_reg_883[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[19]_i_5 
       (.I0(\accumulate_reg_883_reg[31] [16]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[16]),
        .O(\accumulate_reg_883[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[23]_i_2 
       (.I0(\accumulate_reg_883_reg[31] [23]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[23]),
        .O(\accumulate_reg_883[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[23]_i_3 
       (.I0(\accumulate_reg_883_reg[31] [22]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[22]),
        .O(\accumulate_reg_883[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[23]_i_4 
       (.I0(\accumulate_reg_883_reg[31] [21]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[21]),
        .O(\accumulate_reg_883[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[23]_i_5 
       (.I0(\accumulate_reg_883_reg[31] [20]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[20]),
        .O(\accumulate_reg_883[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[27]_i_2 
       (.I0(\accumulate_reg_883_reg[31] [27]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[27]),
        .O(\accumulate_reg_883[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[27]_i_3 
       (.I0(\accumulate_reg_883_reg[31] [26]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[26]),
        .O(\accumulate_reg_883[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[27]_i_4 
       (.I0(\accumulate_reg_883_reg[31] [25]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[25]),
        .O(\accumulate_reg_883[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[27]_i_5 
       (.I0(\accumulate_reg_883_reg[31] [24]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[24]),
        .O(\accumulate_reg_883[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[31]_i_2 
       (.I0(\accumulate_reg_883_reg[31] [31]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[31]),
        .O(\accumulate_reg_883[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[31]_i_3 
       (.I0(\accumulate_reg_883_reg[31] [30]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[30]),
        .O(\accumulate_reg_883[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[31]_i_4 
       (.I0(\accumulate_reg_883_reg[31] [29]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[29]),
        .O(\accumulate_reg_883[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[31]_i_5 
       (.I0(\accumulate_reg_883_reg[31] [28]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[28]),
        .O(\accumulate_reg_883[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[3]_i_2 
       (.I0(\accumulate_reg_883_reg[31] [3]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[3]),
        .O(\accumulate_reg_883[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[3]_i_3 
       (.I0(\accumulate_reg_883_reg[31] [2]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[2]),
        .O(\accumulate_reg_883[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[3]_i_4 
       (.I0(\accumulate_reg_883_reg[31] [1]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[1]),
        .O(\accumulate_reg_883[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[3]_i_5 
       (.I0(\accumulate_reg_883_reg[31] [0]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[0]),
        .O(\accumulate_reg_883[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[7]_i_2 
       (.I0(\accumulate_reg_883_reg[31] [7]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[7]),
        .O(\accumulate_reg_883[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[7]_i_3 
       (.I0(\accumulate_reg_883_reg[31] [6]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[6]),
        .O(\accumulate_reg_883[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[7]_i_4 
       (.I0(\accumulate_reg_883_reg[31] [5]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[5]),
        .O(\accumulate_reg_883[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accumulate_reg_883[7]_i_5 
       (.I0(\accumulate_reg_883_reg[31] [4]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out[4]),
        .O(\accumulate_reg_883[7]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accumulate_reg_883_reg[11]_i_1 
       (.CI(\accumulate_reg_883_reg[7]_i_1_n_3 ),
        .CO({\accumulate_reg_883_reg[11]_i_1_n_3 ,\accumulate_reg_883_reg[11]_i_1_n_4 ,\accumulate_reg_883_reg[11]_i_1_n_5 ,\accumulate_reg_883_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\accumulate_reg_883_reg[31] [11:8]),
        .O(\mul_ln84_reg_878_reg[30] [11:8]),
        .S({\accumulate_reg_883[11]_i_2_n_3 ,\accumulate_reg_883[11]_i_3_n_3 ,\accumulate_reg_883[11]_i_4_n_3 ,\accumulate_reg_883[11]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accumulate_reg_883_reg[15]_i_1 
       (.CI(\accumulate_reg_883_reg[11]_i_1_n_3 ),
        .CO({\accumulate_reg_883_reg[15]_i_1_n_3 ,\accumulate_reg_883_reg[15]_i_1_n_4 ,\accumulate_reg_883_reg[15]_i_1_n_5 ,\accumulate_reg_883_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\accumulate_reg_883_reg[31] [15:12]),
        .O(\mul_ln84_reg_878_reg[30] [15:12]),
        .S({\accumulate_reg_883[15]_i_2_n_3 ,\accumulate_reg_883[15]_i_3_n_3 ,\accumulate_reg_883[15]_i_4_n_3 ,\accumulate_reg_883[15]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accumulate_reg_883_reg[19]_i_1 
       (.CI(\accumulate_reg_883_reg[15]_i_1_n_3 ),
        .CO({\accumulate_reg_883_reg[19]_i_1_n_3 ,\accumulate_reg_883_reg[19]_i_1_n_4 ,\accumulate_reg_883_reg[19]_i_1_n_5 ,\accumulate_reg_883_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\accumulate_reg_883_reg[31] [19:16]),
        .O(\mul_ln84_reg_878_reg[30] [19:16]),
        .S({\accumulate_reg_883[19]_i_2_n_3 ,\accumulate_reg_883[19]_i_3_n_3 ,\accumulate_reg_883[19]_i_4_n_3 ,\accumulate_reg_883[19]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accumulate_reg_883_reg[23]_i_1 
       (.CI(\accumulate_reg_883_reg[19]_i_1_n_3 ),
        .CO({\accumulate_reg_883_reg[23]_i_1_n_3 ,\accumulate_reg_883_reg[23]_i_1_n_4 ,\accumulate_reg_883_reg[23]_i_1_n_5 ,\accumulate_reg_883_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\accumulate_reg_883_reg[31] [23:20]),
        .O(\mul_ln84_reg_878_reg[30] [23:20]),
        .S({\accumulate_reg_883[23]_i_2_n_3 ,\accumulate_reg_883[23]_i_3_n_3 ,\accumulate_reg_883[23]_i_4_n_3 ,\accumulate_reg_883[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accumulate_reg_883_reg[27]_i_1 
       (.CI(\accumulate_reg_883_reg[23]_i_1_n_3 ),
        .CO({\accumulate_reg_883_reg[27]_i_1_n_3 ,\accumulate_reg_883_reg[27]_i_1_n_4 ,\accumulate_reg_883_reg[27]_i_1_n_5 ,\accumulate_reg_883_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\accumulate_reg_883_reg[31] [27:24]),
        .O(\mul_ln84_reg_878_reg[30] [27:24]),
        .S({\accumulate_reg_883[27]_i_2_n_3 ,\accumulate_reg_883[27]_i_3_n_3 ,\accumulate_reg_883[27]_i_4_n_3 ,\accumulate_reg_883[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accumulate_reg_883_reg[31]_i_1 
       (.CI(\accumulate_reg_883_reg[27]_i_1_n_3 ),
        .CO({\NLW_accumulate_reg_883_reg[31]_i_1_CO_UNCONNECTED [3],\accumulate_reg_883_reg[31]_i_1_n_4 ,\accumulate_reg_883_reg[31]_i_1_n_5 ,\accumulate_reg_883_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\accumulate_reg_883_reg[31] [30:28]}),
        .O(\mul_ln84_reg_878_reg[30] [31:28]),
        .S({\accumulate_reg_883[31]_i_2_n_3 ,\accumulate_reg_883[31]_i_3_n_3 ,\accumulate_reg_883[31]_i_4_n_3 ,\accumulate_reg_883[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accumulate_reg_883_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accumulate_reg_883_reg[3]_i_1_n_3 ,\accumulate_reg_883_reg[3]_i_1_n_4 ,\accumulate_reg_883_reg[3]_i_1_n_5 ,\accumulate_reg_883_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\accumulate_reg_883_reg[31] [3:0]),
        .O(\mul_ln84_reg_878_reg[30] [3:0]),
        .S({\accumulate_reg_883[3]_i_2_n_3 ,\accumulate_reg_883[3]_i_3_n_3 ,\accumulate_reg_883[3]_i_4_n_3 ,\accumulate_reg_883[3]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accumulate_reg_883_reg[7]_i_1 
       (.CI(\accumulate_reg_883_reg[3]_i_1_n_3 ),
        .CO({\accumulate_reg_883_reg[7]_i_1_n_3 ,\accumulate_reg_883_reg[7]_i_1_n_4 ,\accumulate_reg_883_reg[7]_i_1_n_5 ,\accumulate_reg_883_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\accumulate_reg_883_reg[31] [7:4]),
        .O(\mul_ln84_reg_878_reg[30] [7:4]),
        .S({\accumulate_reg_883[7]_i_2_n_3 ,\accumulate_reg_883[7]_i_3_n_3 ,\accumulate_reg_883[7]_i_4_n_3 ,\accumulate_reg_883[7]_i_5_n_3 }));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg__0
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter9_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_1
       (.I0(Q[1]),
        .I1(dout_reg[31]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[31]),
        .I3(Q[3]),
        .I4(dout_reg_0[31]),
        .O(grp_fu_590_p1[31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_10
       (.I0(Q[1]),
        .I1(dout_reg[22]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[22]),
        .I3(Q[3]),
        .I4(dout_reg_0[22]),
        .O(grp_fu_590_p1[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_11
       (.I0(Q[1]),
        .I1(dout_reg[21]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[21]),
        .I3(Q[3]),
        .I4(dout_reg_0[21]),
        .O(grp_fu_590_p1[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_12
       (.I0(Q[1]),
        .I1(dout_reg[20]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[20]),
        .I3(Q[3]),
        .I4(dout_reg_0[20]),
        .O(grp_fu_590_p1[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_13
       (.I0(Q[1]),
        .I1(dout_reg[19]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[19]),
        .I3(Q[3]),
        .I4(dout_reg_0[19]),
        .O(grp_fu_590_p1[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_14
       (.I0(Q[1]),
        .I1(dout_reg[18]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[18]),
        .I3(Q[3]),
        .I4(dout_reg_0[18]),
        .O(grp_fu_590_p1[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_15
       (.I0(Q[1]),
        .I1(dout_reg[17]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[17]),
        .I3(Q[3]),
        .I4(dout_reg_0[17]),
        .O(grp_fu_590_p1[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_2
       (.I0(Q[1]),
        .I1(dout_reg[30]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[30]),
        .I3(Q[3]),
        .I4(dout_reg_0[30]),
        .O(grp_fu_590_p1[30]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_3
       (.I0(Q[1]),
        .I1(dout_reg[29]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[29]),
        .I3(Q[3]),
        .I4(dout_reg_0[29]),
        .O(grp_fu_590_p1[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_4
       (.I0(Q[1]),
        .I1(dout_reg[28]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[28]),
        .I3(Q[3]),
        .I4(dout_reg_0[28]),
        .O(grp_fu_590_p1[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_5
       (.I0(Q[1]),
        .I1(dout_reg[27]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[27]),
        .I3(Q[3]),
        .I4(dout_reg_0[27]),
        .O(grp_fu_590_p1[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_6
       (.I0(Q[1]),
        .I1(dout_reg[26]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[26]),
        .I3(Q[3]),
        .I4(dout_reg_0[26]),
        .O(grp_fu_590_p1[26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_7
       (.I0(Q[1]),
        .I1(dout_reg[25]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[25]),
        .I3(Q[3]),
        .I4(dout_reg_0[25]),
        .O(grp_fu_590_p1[25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_8
       (.I0(Q[1]),
        .I1(dout_reg[24]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[24]),
        .I3(Q[3]),
        .I4(dout_reg_0[24]),
        .O(grp_fu_590_p1[24]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    dout_reg_i_9
       (.I0(Q[1]),
        .I1(dout_reg[23]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[23]),
        .I3(Q[3]),
        .I4(dout_reg_0[23]),
        .O(grp_fu_590_p1[23]));
  equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init_11 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(ap_sig_allocacmp_i_2),
        .E(gmem_addr_reg_2520),
        .Q(Q[2:1]),
        .S(S),
        .\accumulate_fu_66_reg[0] (ap_enable_reg_pp0_iter1),
        .\accumulate_fu_66_reg[0]_0 (ap_enable_reg_pp0_iter8),
        .\ap_CS_fsm_reg[2] (D),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_NS_fsm113_out(ap_NS_fsm113_out),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_addr_reg_793(gmem_addr_reg_793),
        .\gmem_addr_reg_793_reg[61] (sext_ln79_fu_183_p1),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_85),
        .i_fu_70_reg(i_fu_70_reg));
  FDRE \gmem_addr_read_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [0]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [10]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [11]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [12]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [13]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [14]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [15]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [16]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [17]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [18]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [19]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [1]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [20]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [21]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [22]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [23]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [24]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [25]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [26]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [27]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [28]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [29]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [2]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [30]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [31]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [3]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [4]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [5]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [6]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [7]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [8]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_263_reg[31]_0 [9]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[0]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[10]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[11]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[12]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[13]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[14]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[15]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[16]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[17]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[18]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[19]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[1]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[20]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[21]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[22]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[23]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[24]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[25]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[26]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[27]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[28]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[29]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[2]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[30]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[31]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[32]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[33]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[34]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[35]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[36]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[37]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[38]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[39]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[3]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[40]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[41]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[42]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[43]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[44]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[45]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[46]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[47]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[48]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[49]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[4]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[50]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[51]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[52]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[53]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[54]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[55]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[56]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[57]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[58]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[59]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[5]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[60]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[61]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[6]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[7]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[8]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_252_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2520),
        .D(sext_ln79_fu_183_p1[9]),
        .Q(\gmem_addr_reg_252_reg[61]_0 [9]),
        .R(1'b0));
  FDRE \i_2_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_sig_allocacmp_i_2[0]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[0]),
        .R(1'b0));
  FDRE \i_2_reg_238_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_sig_allocacmp_i_2[1]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[1]),
        .R(1'b0));
  FDRE \i_2_reg_238_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_sig_allocacmp_i_2[2]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[2]),
        .R(1'b0));
  FDRE \i_2_reg_238_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_sig_allocacmp_i_2[3]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[3]),
        .R(1'b0));
  FDRE \i_2_reg_238_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_sig_allocacmp_i_2[4]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[4]),
        .R(1'b0));
  FDRE \i_2_reg_238_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_sig_allocacmp_i_2[5]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[5]),
        .R(1'b0));
  FDRE \i_2_reg_238_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(ap_sig_allocacmp_i_2[6]),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[6]),
        .R(1'b0));
  FDRE \i_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_85),
        .D(ADDRARDADDR[0]),
        .Q(i_fu_70_reg[0]),
        .R(1'b0));
  FDRE \i_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_85),
        .D(ADDRARDADDR[1]),
        .Q(i_fu_70_reg[1]),
        .R(1'b0));
  FDRE \i_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_85),
        .D(ADDRARDADDR[2]),
        .Q(i_fu_70_reg[2]),
        .R(1'b0));
  FDRE \i_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_85),
        .D(ADDRARDADDR[3]),
        .Q(i_fu_70_reg[3]),
        .R(1'b0));
  FDRE \i_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_85),
        .D(ADDRARDADDR[4]),
        .Q(i_fu_70_reg[4]),
        .R(1'b0));
  FDRE \i_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_85),
        .D(ADDRARDADDR[5]),
        .Q(i_fu_70_reg[5]),
        .R(1'b0));
  FDRE \i_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_85),
        .D(ADDRARDADDR[6]),
        .Q(i_fu_70_reg[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEA0000)) 
    \mem_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(state_fu_184[1]),
        .I3(state_fu_184[0]),
        .I4(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE \mul_ln79_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [0]),
        .Q(mul_ln79_reg_268[0]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [10]),
        .Q(mul_ln79_reg_268[10]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [11]),
        .Q(mul_ln79_reg_268[11]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [12]),
        .Q(mul_ln79_reg_268[12]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [13]),
        .Q(mul_ln79_reg_268[13]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [14]),
        .Q(mul_ln79_reg_268[14]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [15]),
        .Q(mul_ln79_reg_268[15]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [16]),
        .Q(mul_ln79_reg_268[16]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [17]),
        .Q(mul_ln79_reg_268[17]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [18]),
        .Q(mul_ln79_reg_268[18]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [19]),
        .Q(mul_ln79_reg_268[19]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [1]),
        .Q(mul_ln79_reg_268[1]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [20]),
        .Q(mul_ln79_reg_268[20]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [21]),
        .Q(mul_ln79_reg_268[21]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [22]),
        .Q(mul_ln79_reg_268[22]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [23]),
        .Q(mul_ln79_reg_268[23]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [24]),
        .Q(mul_ln79_reg_268[24]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [25]),
        .Q(mul_ln79_reg_268[25]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [26]),
        .Q(mul_ln79_reg_268[26]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [27]),
        .Q(mul_ln79_reg_268[27]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [28]),
        .Q(mul_ln79_reg_268[28]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [29]),
        .Q(mul_ln79_reg_268[29]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [2]),
        .Q(mul_ln79_reg_268[2]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [30]),
        .Q(mul_ln79_reg_268[30]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [31]),
        .Q(mul_ln79_reg_268[31]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [3]),
        .Q(mul_ln79_reg_268[3]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [4]),
        .Q(mul_ln79_reg_268[4]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [5]),
        .Q(mul_ln79_reg_268[5]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [6]),
        .Q(mul_ln79_reg_268[6]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [7]),
        .Q(mul_ln79_reg_268[7]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [8]),
        .Q(mul_ln79_reg_268[8]),
        .R(1'b0));
  FDRE \mul_ln79_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\mul_ln79_reg_268_reg[31]_0 [9]),
        .Q(mul_ln79_reg_268[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    ram_reg_i_1
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[6]),
        .I1(Q[2]),
        .O(ADDRBWRADDR[6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[5]),
        .I1(Q[2]),
        .O(ADDRBWRADDR[5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[4]),
        .I1(Q[2]),
        .O(ADDRBWRADDR[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[3]),
        .I1(Q[2]),
        .O(ADDRBWRADDR[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[2]),
        .I1(Q[2]),
        .O(ADDRBWRADDR[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[1]),
        .I1(Q[2]),
        .O(ADDRBWRADDR[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0[0]),
        .I1(Q[2]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFA20000000000)) 
    ram_reg_i_2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[2]),
        .I5(gmem_ARREADY),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hD000)) 
    \signal_shift_reg_load_reg_258[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_ARREADY),
        .O(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[0]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[10]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[11]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[12]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[13]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[14]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[15]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[16]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[17]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[18]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[19]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[1]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[20]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[21]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[22]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[23]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[24]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[25]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[26]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[27]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[28]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[29]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[2]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[30]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[31]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[3]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[4]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[5]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[6]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[7]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[8]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6 " *) 
  SRL16E \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(signal_shift_reg_load_reg_258[9]),
        .Q(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6_n_3 ));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce),
        .D(\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6_n_3 ),
        .Q(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [0]),
        .Q(signal_shift_reg_load_reg_258[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [10]),
        .Q(signal_shift_reg_load_reg_258[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [11]),
        .Q(signal_shift_reg_load_reg_258[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [12]),
        .Q(signal_shift_reg_load_reg_258[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [13]),
        .Q(signal_shift_reg_load_reg_258[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [14]),
        .Q(signal_shift_reg_load_reg_258[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [15]),
        .Q(signal_shift_reg_load_reg_258[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [16]),
        .Q(signal_shift_reg_load_reg_258[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [17]),
        .Q(signal_shift_reg_load_reg_258[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [18]),
        .Q(signal_shift_reg_load_reg_258[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [19]),
        .Q(signal_shift_reg_load_reg_258[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [1]),
        .Q(signal_shift_reg_load_reg_258[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [20]),
        .Q(signal_shift_reg_load_reg_258[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [21]),
        .Q(signal_shift_reg_load_reg_258[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [22]),
        .Q(signal_shift_reg_load_reg_258[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [23]),
        .Q(signal_shift_reg_load_reg_258[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [24]),
        .Q(signal_shift_reg_load_reg_258[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [25]),
        .Q(signal_shift_reg_load_reg_258[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [26]),
        .Q(signal_shift_reg_load_reg_258[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [27]),
        .Q(signal_shift_reg_load_reg_258[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [28]),
        .Q(signal_shift_reg_load_reg_258[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [29]),
        .Q(signal_shift_reg_load_reg_258[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [2]),
        .Q(signal_shift_reg_load_reg_258[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [30]),
        .Q(signal_shift_reg_load_reg_258[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [31]),
        .Q(signal_shift_reg_load_reg_258[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [3]),
        .Q(signal_shift_reg_load_reg_258[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [4]),
        .Q(signal_shift_reg_load_reg_258[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [5]),
        .Q(signal_shift_reg_load_reg_258[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [6]),
        .Q(signal_shift_reg_load_reg_258[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [7]),
        .Q(signal_shift_reg_load_reg_258[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [8]),
        .Q(signal_shift_reg_load_reg_258[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_load_reg_258_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID),
        .D(\signal_shift_reg_load_reg_258_reg[31]_0 [9]),
        .Q(signal_shift_reg_load_reg_258[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_1
       (.I0(Q[1]),
        .I1(tmp_product[16]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[16]),
        .I3(Q[3]),
        .I4(tmp_product_0[16]),
        .O(grp_fu_590_p0[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_10
       (.I0(Q[1]),
        .I1(tmp_product[7]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[7]),
        .I3(Q[3]),
        .I4(tmp_product_0[7]),
        .O(grp_fu_590_p0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_11
       (.I0(Q[1]),
        .I1(tmp_product[6]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[6]),
        .I3(Q[3]),
        .I4(tmp_product_0[6]),
        .O(grp_fu_590_p0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_12
       (.I0(Q[1]),
        .I1(tmp_product[5]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[5]),
        .I3(Q[3]),
        .I4(tmp_product_0[5]),
        .O(grp_fu_590_p0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_13
       (.I0(Q[1]),
        .I1(tmp_product[4]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[4]),
        .I3(Q[3]),
        .I4(tmp_product_0[4]),
        .O(grp_fu_590_p0[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_14
       (.I0(Q[1]),
        .I1(tmp_product[3]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[3]),
        .I3(Q[3]),
        .I4(tmp_product_0[3]),
        .O(grp_fu_590_p0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_15
       (.I0(Q[1]),
        .I1(tmp_product[2]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[2]),
        .I3(Q[3]),
        .I4(tmp_product_0[2]),
        .O(grp_fu_590_p0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_16
       (.I0(Q[1]),
        .I1(tmp_product[1]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[1]),
        .I3(Q[3]),
        .I4(tmp_product_0[1]),
        .O(grp_fu_590_p0[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_17
       (.I0(Q[1]),
        .I1(tmp_product[0]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[0]),
        .I3(Q[3]),
        .I4(tmp_product_0[0]),
        .O(grp_fu_590_p0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_2
       (.I0(Q[1]),
        .I1(tmp_product[15]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[15]),
        .I3(Q[3]),
        .I4(tmp_product_0[15]),
        .O(grp_fu_590_p0[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_3
       (.I0(Q[1]),
        .I1(tmp_product[14]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[14]),
        .I3(Q[3]),
        .I4(tmp_product_0[14]),
        .O(grp_fu_590_p0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_4
       (.I0(Q[1]),
        .I1(tmp_product[13]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[13]),
        .I3(Q[3]),
        .I4(tmp_product_0[13]),
        .O(grp_fu_590_p0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_5
       (.I0(Q[1]),
        .I1(tmp_product[12]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[12]),
        .I3(Q[3]),
        .I4(tmp_product_0[12]),
        .O(grp_fu_590_p0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_6
       (.I0(Q[1]),
        .I1(tmp_product[11]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[11]),
        .I3(Q[3]),
        .I4(tmp_product_0[11]),
        .O(grp_fu_590_p0[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_7
       (.I0(Q[1]),
        .I1(tmp_product[10]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[10]),
        .I3(Q[3]),
        .I4(tmp_product_0[10]),
        .O(grp_fu_590_p0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_8
       (.I0(Q[1]),
        .I1(tmp_product[9]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[9]),
        .I3(Q[3]),
        .I4(tmp_product_0[9]),
        .O(grp_fu_590_p0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_9
       (.I0(Q[1]),
        .I1(tmp_product[8]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[8]),
        .I3(Q[3]),
        .I4(tmp_product_0[8]),
        .O(grp_fu_590_p0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_10
       (.I0(Q[1]),
        .I1(tmp_product[23]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[23]),
        .I3(Q[3]),
        .I4(tmp_product_0[23]),
        .O(grp_fu_590_p0[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_11
       (.I0(Q[1]),
        .I1(tmp_product[22]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[22]),
        .I3(Q[3]),
        .I4(tmp_product_0[22]),
        .O(grp_fu_590_p0[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_12
       (.I0(Q[1]),
        .I1(tmp_product[21]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[21]),
        .I3(Q[3]),
        .I4(tmp_product_0[21]),
        .O(grp_fu_590_p0[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_13
       (.I0(Q[1]),
        .I1(tmp_product[20]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[20]),
        .I3(Q[3]),
        .I4(tmp_product_0[20]),
        .O(grp_fu_590_p0[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_14
       (.I0(Q[1]),
        .I1(tmp_product[19]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[19]),
        .I3(Q[3]),
        .I4(tmp_product_0[19]),
        .O(grp_fu_590_p0[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_15
       (.I0(Q[1]),
        .I1(tmp_product[18]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[18]),
        .I3(Q[3]),
        .I4(tmp_product_0[18]),
        .O(grp_fu_590_p0[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_16
       (.I0(Q[1]),
        .I1(tmp_product[17]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[17]),
        .I3(Q[3]),
        .I4(tmp_product_0[17]),
        .O(grp_fu_590_p0[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_17
       (.I0(Q[1]),
        .I1(dout_reg[16]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[16]),
        .I3(Q[3]),
        .I4(dout_reg_0[16]),
        .O(grp_fu_590_p1[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_18
       (.I0(Q[1]),
        .I1(dout_reg[15]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[15]),
        .I3(Q[3]),
        .I4(dout_reg_0[15]),
        .O(grp_fu_590_p1[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_19
       (.I0(Q[1]),
        .I1(dout_reg[14]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[14]),
        .I3(Q[3]),
        .I4(dout_reg_0[14]),
        .O(grp_fu_590_p1[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_2
       (.I0(Q[1]),
        .I1(tmp_product[31]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[31]),
        .I3(Q[3]),
        .I4(tmp_product_0[31]),
        .O(grp_fu_590_p0[31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_20
       (.I0(Q[1]),
        .I1(dout_reg[13]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[13]),
        .I3(Q[3]),
        .I4(dout_reg_0[13]),
        .O(grp_fu_590_p1[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_21
       (.I0(Q[1]),
        .I1(dout_reg[12]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[12]),
        .I3(Q[3]),
        .I4(dout_reg_0[12]),
        .O(grp_fu_590_p1[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_22
       (.I0(Q[1]),
        .I1(dout_reg[11]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[11]),
        .I3(Q[3]),
        .I4(dout_reg_0[11]),
        .O(grp_fu_590_p1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_23
       (.I0(Q[1]),
        .I1(dout_reg[10]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[10]),
        .I3(Q[3]),
        .I4(dout_reg_0[10]),
        .O(grp_fu_590_p1[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_24
       (.I0(Q[1]),
        .I1(dout_reg[9]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[9]),
        .I3(Q[3]),
        .I4(dout_reg_0[9]),
        .O(grp_fu_590_p1[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_25
       (.I0(Q[1]),
        .I1(dout_reg[8]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[8]),
        .I3(Q[3]),
        .I4(dout_reg_0[8]),
        .O(grp_fu_590_p1[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_26
       (.I0(Q[1]),
        .I1(dout_reg[7]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[7]),
        .I3(Q[3]),
        .I4(dout_reg_0[7]),
        .O(grp_fu_590_p1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_27
       (.I0(Q[1]),
        .I1(dout_reg[6]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[6]),
        .I3(Q[3]),
        .I4(dout_reg_0[6]),
        .O(grp_fu_590_p1[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_28
       (.I0(Q[1]),
        .I1(dout_reg[5]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[5]),
        .I3(Q[3]),
        .I4(dout_reg_0[5]),
        .O(grp_fu_590_p1[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_29
       (.I0(Q[1]),
        .I1(dout_reg[4]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[4]),
        .I3(Q[3]),
        .I4(dout_reg_0[4]),
        .O(grp_fu_590_p1[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_3
       (.I0(Q[1]),
        .I1(tmp_product[30]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[30]),
        .I3(Q[3]),
        .I4(tmp_product_0[30]),
        .O(grp_fu_590_p0[30]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_30
       (.I0(Q[1]),
        .I1(dout_reg[3]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[3]),
        .I3(Q[3]),
        .I4(dout_reg_0[3]),
        .O(grp_fu_590_p1[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_31
       (.I0(Q[1]),
        .I1(dout_reg[2]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[2]),
        .I3(Q[3]),
        .I4(dout_reg_0[2]),
        .O(grp_fu_590_p1[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_32
       (.I0(Q[1]),
        .I1(dout_reg[1]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[1]),
        .I3(Q[3]),
        .I4(dout_reg_0[1]),
        .O(grp_fu_590_p1[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_33
       (.I0(Q[1]),
        .I1(dout_reg[0]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1[0]),
        .I3(Q[3]),
        .I4(dout_reg_0[0]),
        .O(grp_fu_590_p1[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_4
       (.I0(Q[1]),
        .I1(tmp_product[29]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[29]),
        .I3(Q[3]),
        .I4(tmp_product_0[29]),
        .O(grp_fu_590_p0[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_5
       (.I0(Q[1]),
        .I1(tmp_product[28]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[28]),
        .I3(Q[3]),
        .I4(tmp_product_0[28]),
        .O(grp_fu_590_p0[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_6
       (.I0(Q[1]),
        .I1(tmp_product[27]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[27]),
        .I3(Q[3]),
        .I4(tmp_product_0[27]),
        .O(grp_fu_590_p0[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_7
       (.I0(Q[1]),
        .I1(tmp_product[26]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[26]),
        .I3(Q[3]),
        .I4(tmp_product_0[26]),
        .O(grp_fu_590_p0[26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_8
       (.I0(Q[1]),
        .I1(tmp_product[25]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[25]),
        .I3(Q[3]),
        .I4(tmp_product_0[25]),
        .O(grp_fu_590_p0[25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_9
       (.I0(Q[1]),
        .I1(tmp_product[24]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0[24]),
        .I3(Q[3]),
        .I4(tmp_product_0[24]),
        .O(grp_fu_590_p0[24]));
endmodule

(* ORIG_REF_NAME = "equalizer_equalizer_Pipeline_VITIS_LOOP_51_1" *) 
module equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_VITIS_LOOP_51_1
   (ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter10,
    Q,
    ap_enable_reg_pp0_iter15,
    ap_block_pp0_stage0_11001,
    E,
    push,
    pop,
    push_0,
    push_1,
    \ap_CS_fsm_reg[24] ,
    in,
    din,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg,
    \tmp_data_V_reg_272_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
    input_r_TVALID_int_regslice,
    \i_fu_94_reg[6]_0 ,
    gmem_ARREADY,
    gmem_RVALID,
    gmem_BVALID,
    gmem_addr_reg_793,
    S,
    \dout_reg[0] ,
    mem_reg,
    \ap_CS_fsm_reg[25] ,
    full_n_reg,
    gmem_WREADY,
    gmem_AWREADY,
    \ap_CS_fsm_reg[24]_0 ,
    \dout_reg[61] ,
    j_reg_401,
    \gmem_addr_read_reg_301_reg[31]_0 ,
    \tmp_data_V_reg_272_reg[31]_1 );
  output ap_enable_reg_pp0_iter9;
  output ap_enable_reg_pp0_iter8;
  output ap_enable_reg_pp0_iter10;
  output [61:0]Q;
  output ap_enable_reg_pp0_iter15;
  output ap_block_pp0_stage0_11001;
  output [0:0]E;
  output push;
  output pop;
  output push_0;
  output push_1;
  output [1:0]\ap_CS_fsm_reg[24] ;
  output [61:0]in;
  output [31:0]din;
  output grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg;
  output [31:0]\tmp_data_V_reg_272_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]D;
  input ap_rst_n;
  input grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg;
  input input_r_TVALID_int_regslice;
  input \i_fu_94_reg[6]_0 ;
  input gmem_ARREADY;
  input gmem_RVALID;
  input gmem_BVALID;
  input [61:0]gmem_addr_reg_793;
  input [0:0]S;
  input \dout_reg[0] ;
  input mem_reg;
  input [6:0]\ap_CS_fsm_reg[25] ;
  input full_n_reg;
  input gmem_WREADY;
  input gmem_AWREADY;
  input \ap_CS_fsm_reg[24]_0 ;
  input [61:0]\dout_reg[61] ;
  input [1:0]j_reg_401;
  input [31:0]\gmem_addr_read_reg_301_reg[31]_0 ;
  input [31:0]\tmp_data_V_reg_272_reg[31]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [61:0]Q;
  wire [0:0]S;
  wire [6:0]add_ln51_fu_181_p2;
  wire [31:0]add_ln57_1_fu_247_p2;
  wire \add_ln57_1_reg_306[11]_i_2_n_3 ;
  wire \add_ln57_1_reg_306[11]_i_3_n_3 ;
  wire \add_ln57_1_reg_306[11]_i_4_n_3 ;
  wire \add_ln57_1_reg_306[11]_i_5_n_3 ;
  wire \add_ln57_1_reg_306[15]_i_2_n_3 ;
  wire \add_ln57_1_reg_306[15]_i_3_n_3 ;
  wire \add_ln57_1_reg_306[15]_i_4_n_3 ;
  wire \add_ln57_1_reg_306[15]_i_5_n_3 ;
  wire \add_ln57_1_reg_306[19]_i_2_n_3 ;
  wire \add_ln57_1_reg_306[19]_i_3_n_3 ;
  wire \add_ln57_1_reg_306[19]_i_4_n_3 ;
  wire \add_ln57_1_reg_306[19]_i_5_n_3 ;
  wire \add_ln57_1_reg_306[23]_i_2_n_3 ;
  wire \add_ln57_1_reg_306[23]_i_3_n_3 ;
  wire \add_ln57_1_reg_306[23]_i_4_n_3 ;
  wire \add_ln57_1_reg_306[23]_i_5_n_3 ;
  wire \add_ln57_1_reg_306[27]_i_2_n_3 ;
  wire \add_ln57_1_reg_306[27]_i_3_n_3 ;
  wire \add_ln57_1_reg_306[27]_i_4_n_3 ;
  wire \add_ln57_1_reg_306[27]_i_5_n_3 ;
  wire \add_ln57_1_reg_306[31]_i_2_n_3 ;
  wire \add_ln57_1_reg_306[31]_i_3_n_3 ;
  wire \add_ln57_1_reg_306[31]_i_4_n_3 ;
  wire \add_ln57_1_reg_306[31]_i_5_n_3 ;
  wire \add_ln57_1_reg_306[3]_i_2_n_3 ;
  wire \add_ln57_1_reg_306[3]_i_3_n_3 ;
  wire \add_ln57_1_reg_306[3]_i_4_n_3 ;
  wire \add_ln57_1_reg_306[3]_i_5_n_3 ;
  wire \add_ln57_1_reg_306[7]_i_2_n_3 ;
  wire \add_ln57_1_reg_306[7]_i_3_n_3 ;
  wire \add_ln57_1_reg_306[7]_i_4_n_3 ;
  wire \add_ln57_1_reg_306[7]_i_5_n_3 ;
  wire \add_ln57_1_reg_306_reg[11]_i_1_n_3 ;
  wire \add_ln57_1_reg_306_reg[11]_i_1_n_4 ;
  wire \add_ln57_1_reg_306_reg[11]_i_1_n_5 ;
  wire \add_ln57_1_reg_306_reg[11]_i_1_n_6 ;
  wire \add_ln57_1_reg_306_reg[15]_i_1_n_3 ;
  wire \add_ln57_1_reg_306_reg[15]_i_1_n_4 ;
  wire \add_ln57_1_reg_306_reg[15]_i_1_n_5 ;
  wire \add_ln57_1_reg_306_reg[15]_i_1_n_6 ;
  wire \add_ln57_1_reg_306_reg[19]_i_1_n_3 ;
  wire \add_ln57_1_reg_306_reg[19]_i_1_n_4 ;
  wire \add_ln57_1_reg_306_reg[19]_i_1_n_5 ;
  wire \add_ln57_1_reg_306_reg[19]_i_1_n_6 ;
  wire \add_ln57_1_reg_306_reg[23]_i_1_n_3 ;
  wire \add_ln57_1_reg_306_reg[23]_i_1_n_4 ;
  wire \add_ln57_1_reg_306_reg[23]_i_1_n_5 ;
  wire \add_ln57_1_reg_306_reg[23]_i_1_n_6 ;
  wire \add_ln57_1_reg_306_reg[27]_i_1_n_3 ;
  wire \add_ln57_1_reg_306_reg[27]_i_1_n_4 ;
  wire \add_ln57_1_reg_306_reg[27]_i_1_n_5 ;
  wire \add_ln57_1_reg_306_reg[27]_i_1_n_6 ;
  wire \add_ln57_1_reg_306_reg[31]_i_1_n_4 ;
  wire \add_ln57_1_reg_306_reg[31]_i_1_n_5 ;
  wire \add_ln57_1_reg_306_reg[31]_i_1_n_6 ;
  wire \add_ln57_1_reg_306_reg[3]_i_1_n_3 ;
  wire \add_ln57_1_reg_306_reg[3]_i_1_n_4 ;
  wire \add_ln57_1_reg_306_reg[3]_i_1_n_5 ;
  wire \add_ln57_1_reg_306_reg[3]_i_1_n_6 ;
  wire \add_ln57_1_reg_306_reg[7]_i_1_n_3 ;
  wire \add_ln57_1_reg_306_reg[7]_i_1_n_4 ;
  wire \add_ln57_1_reg_306_reg[7]_i_1_n_5 ;
  wire \add_ln57_1_reg_306_reg[7]_i_1_n_6 ;
  wire [1:0]\ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire [6:0]\ap_CS_fsm_reg[25] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r_n_3;
  wire ap_enable_reg_pp0_iter14_reg_gate_n_3;
  wire ap_enable_reg_pp0_iter14_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter5_reg_r_n_3;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter2_reg_r_n_3;
  wire ap_enable_reg_pp0_iter3_reg_r_n_3;
  wire ap_enable_reg_pp0_iter4_reg_r_n_3;
  wire ap_enable_reg_pp0_iter5_reg_r_n_3;
  wire ap_enable_reg_pp0_iter6_reg_r_n_3;
  wire ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r_n_3;
  wire ap_enable_reg_pp0_iter7_reg_gate_n_3;
  wire ap_enable_reg_pp0_iter7_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter7_reg_r_n_3;
  wire ap_enable_reg_pp0_iter7_reg_r_n_3;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_3;
  wire ap_loop_exit_ready_pp0_iter14_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]din;
  wire \dout_reg[0] ;
  wire [61:0]\dout_reg[61] ;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire full_n_reg;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [31:0]gmem_addr_read_reg_301;
  wire [31:0]\gmem_addr_read_reg_301_reg[31]_0 ;
  wire gmem_addr_reg_2770;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7_n_3 ;
  wire \gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7_n_3 ;
  wire [61:0]gmem_addr_reg_793;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce;
  wire [61:0]grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA;
  wire \i_fu_94[6]_i_10_n_3 ;
  wire \i_fu_94[6]_i_6_n_3 ;
  wire \i_fu_94[6]_i_7_n_3 ;
  wire \i_fu_94_reg[6]_0 ;
  wire \i_fu_94_reg_n_3_[0] ;
  wire \i_fu_94_reg_n_3_[1] ;
  wire \i_fu_94_reg_n_3_[2] ;
  wire \i_fu_94_reg_n_3_[3] ;
  wire \i_fu_94_reg_n_3_[4] ;
  wire \i_fu_94_reg_n_3_[5] ;
  wire \i_fu_94_reg_n_3_[6] ;
  wire [61:0]in;
  wire input_r_TVALID_int_regslice;
  wire [1:0]j_reg_401;
  wire mem_reg;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6_n_3 ;
  wire \mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6_n_3 ;
  wire [31:0]mul_ln57_reg_290_pp0_iter8_reg;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire [61:0]sext_ln57_fu_219_p1;
  wire [31:0]\tmp_data_V_reg_272_reg[31]_0 ;
  wire [31:0]\tmp_data_V_reg_272_reg[31]_1 ;
  wire [3:3]\NLW_add_ln57_1_reg_306_reg[31]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[11]_i_2 
       (.I0(gmem_addr_read_reg_301[11]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[11]),
        .O(\add_ln57_1_reg_306[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[11]_i_3 
       (.I0(gmem_addr_read_reg_301[10]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[10]),
        .O(\add_ln57_1_reg_306[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[11]_i_4 
       (.I0(gmem_addr_read_reg_301[9]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[9]),
        .O(\add_ln57_1_reg_306[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[11]_i_5 
       (.I0(gmem_addr_read_reg_301[8]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[8]),
        .O(\add_ln57_1_reg_306[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[15]_i_2 
       (.I0(gmem_addr_read_reg_301[15]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[15]),
        .O(\add_ln57_1_reg_306[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[15]_i_3 
       (.I0(gmem_addr_read_reg_301[14]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[14]),
        .O(\add_ln57_1_reg_306[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[15]_i_4 
       (.I0(gmem_addr_read_reg_301[13]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[13]),
        .O(\add_ln57_1_reg_306[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[15]_i_5 
       (.I0(gmem_addr_read_reg_301[12]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[12]),
        .O(\add_ln57_1_reg_306[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[19]_i_2 
       (.I0(gmem_addr_read_reg_301[19]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[19]),
        .O(\add_ln57_1_reg_306[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[19]_i_3 
       (.I0(gmem_addr_read_reg_301[18]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[18]),
        .O(\add_ln57_1_reg_306[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[19]_i_4 
       (.I0(gmem_addr_read_reg_301[17]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[17]),
        .O(\add_ln57_1_reg_306[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[19]_i_5 
       (.I0(gmem_addr_read_reg_301[16]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[16]),
        .O(\add_ln57_1_reg_306[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[23]_i_2 
       (.I0(gmem_addr_read_reg_301[23]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[23]),
        .O(\add_ln57_1_reg_306[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[23]_i_3 
       (.I0(gmem_addr_read_reg_301[22]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[22]),
        .O(\add_ln57_1_reg_306[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[23]_i_4 
       (.I0(gmem_addr_read_reg_301[21]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[21]),
        .O(\add_ln57_1_reg_306[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[23]_i_5 
       (.I0(gmem_addr_read_reg_301[20]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[20]),
        .O(\add_ln57_1_reg_306[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[27]_i_2 
       (.I0(gmem_addr_read_reg_301[27]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[27]),
        .O(\add_ln57_1_reg_306[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[27]_i_3 
       (.I0(gmem_addr_read_reg_301[26]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[26]),
        .O(\add_ln57_1_reg_306[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[27]_i_4 
       (.I0(gmem_addr_read_reg_301[25]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[25]),
        .O(\add_ln57_1_reg_306[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[27]_i_5 
       (.I0(gmem_addr_read_reg_301[24]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[24]),
        .O(\add_ln57_1_reg_306[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[31]_i_2 
       (.I0(gmem_addr_read_reg_301[31]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[31]),
        .O(\add_ln57_1_reg_306[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[31]_i_3 
       (.I0(gmem_addr_read_reg_301[30]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[30]),
        .O(\add_ln57_1_reg_306[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[31]_i_4 
       (.I0(gmem_addr_read_reg_301[29]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[29]),
        .O(\add_ln57_1_reg_306[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[31]_i_5 
       (.I0(gmem_addr_read_reg_301[28]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[28]),
        .O(\add_ln57_1_reg_306[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[3]_i_2 
       (.I0(gmem_addr_read_reg_301[3]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[3]),
        .O(\add_ln57_1_reg_306[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[3]_i_3 
       (.I0(gmem_addr_read_reg_301[2]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[2]),
        .O(\add_ln57_1_reg_306[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[3]_i_4 
       (.I0(gmem_addr_read_reg_301[1]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[1]),
        .O(\add_ln57_1_reg_306[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[3]_i_5 
       (.I0(gmem_addr_read_reg_301[0]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[0]),
        .O(\add_ln57_1_reg_306[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[7]_i_2 
       (.I0(gmem_addr_read_reg_301[7]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[7]),
        .O(\add_ln57_1_reg_306[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[7]_i_3 
       (.I0(gmem_addr_read_reg_301[6]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[6]),
        .O(\add_ln57_1_reg_306[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[7]_i_4 
       (.I0(gmem_addr_read_reg_301[5]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[5]),
        .O(\add_ln57_1_reg_306[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_1_reg_306[7]_i_5 
       (.I0(gmem_addr_read_reg_301[4]),
        .I1(mul_ln57_reg_290_pp0_iter8_reg[4]),
        .O(\add_ln57_1_reg_306[7]_i_5_n_3 ));
  FDRE \add_ln57_1_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[0]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[10]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[11]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_1_reg_306_reg[11]_i_1 
       (.CI(\add_ln57_1_reg_306_reg[7]_i_1_n_3 ),
        .CO({\add_ln57_1_reg_306_reg[11]_i_1_n_3 ,\add_ln57_1_reg_306_reg[11]_i_1_n_4 ,\add_ln57_1_reg_306_reg[11]_i_1_n_5 ,\add_ln57_1_reg_306_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(gmem_addr_read_reg_301[11:8]),
        .O(add_ln57_1_fu_247_p2[11:8]),
        .S({\add_ln57_1_reg_306[11]_i_2_n_3 ,\add_ln57_1_reg_306[11]_i_3_n_3 ,\add_ln57_1_reg_306[11]_i_4_n_3 ,\add_ln57_1_reg_306[11]_i_5_n_3 }));
  FDRE \add_ln57_1_reg_306_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[12]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[13]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[14]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[15]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_1_reg_306_reg[15]_i_1 
       (.CI(\add_ln57_1_reg_306_reg[11]_i_1_n_3 ),
        .CO({\add_ln57_1_reg_306_reg[15]_i_1_n_3 ,\add_ln57_1_reg_306_reg[15]_i_1_n_4 ,\add_ln57_1_reg_306_reg[15]_i_1_n_5 ,\add_ln57_1_reg_306_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(gmem_addr_read_reg_301[15:12]),
        .O(add_ln57_1_fu_247_p2[15:12]),
        .S({\add_ln57_1_reg_306[15]_i_2_n_3 ,\add_ln57_1_reg_306[15]_i_3_n_3 ,\add_ln57_1_reg_306[15]_i_4_n_3 ,\add_ln57_1_reg_306[15]_i_5_n_3 }));
  FDRE \add_ln57_1_reg_306_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[16]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[17]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[18]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[19]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_1_reg_306_reg[19]_i_1 
       (.CI(\add_ln57_1_reg_306_reg[15]_i_1_n_3 ),
        .CO({\add_ln57_1_reg_306_reg[19]_i_1_n_3 ,\add_ln57_1_reg_306_reg[19]_i_1_n_4 ,\add_ln57_1_reg_306_reg[19]_i_1_n_5 ,\add_ln57_1_reg_306_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(gmem_addr_read_reg_301[19:16]),
        .O(add_ln57_1_fu_247_p2[19:16]),
        .S({\add_ln57_1_reg_306[19]_i_2_n_3 ,\add_ln57_1_reg_306[19]_i_3_n_3 ,\add_ln57_1_reg_306[19]_i_4_n_3 ,\add_ln57_1_reg_306[19]_i_5_n_3 }));
  FDRE \add_ln57_1_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[1]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[20]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[21]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[22]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[23]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_1_reg_306_reg[23]_i_1 
       (.CI(\add_ln57_1_reg_306_reg[19]_i_1_n_3 ),
        .CO({\add_ln57_1_reg_306_reg[23]_i_1_n_3 ,\add_ln57_1_reg_306_reg[23]_i_1_n_4 ,\add_ln57_1_reg_306_reg[23]_i_1_n_5 ,\add_ln57_1_reg_306_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(gmem_addr_read_reg_301[23:20]),
        .O(add_ln57_1_fu_247_p2[23:20]),
        .S({\add_ln57_1_reg_306[23]_i_2_n_3 ,\add_ln57_1_reg_306[23]_i_3_n_3 ,\add_ln57_1_reg_306[23]_i_4_n_3 ,\add_ln57_1_reg_306[23]_i_5_n_3 }));
  FDRE \add_ln57_1_reg_306_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[24]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[25]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[26]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[27]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_1_reg_306_reg[27]_i_1 
       (.CI(\add_ln57_1_reg_306_reg[23]_i_1_n_3 ),
        .CO({\add_ln57_1_reg_306_reg[27]_i_1_n_3 ,\add_ln57_1_reg_306_reg[27]_i_1_n_4 ,\add_ln57_1_reg_306_reg[27]_i_1_n_5 ,\add_ln57_1_reg_306_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(gmem_addr_read_reg_301[27:24]),
        .O(add_ln57_1_fu_247_p2[27:24]),
        .S({\add_ln57_1_reg_306[27]_i_2_n_3 ,\add_ln57_1_reg_306[27]_i_3_n_3 ,\add_ln57_1_reg_306[27]_i_4_n_3 ,\add_ln57_1_reg_306[27]_i_5_n_3 }));
  FDRE \add_ln57_1_reg_306_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[28]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[29]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[2]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[30]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[31]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_1_reg_306_reg[31]_i_1 
       (.CI(\add_ln57_1_reg_306_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln57_1_reg_306_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln57_1_reg_306_reg[31]_i_1_n_4 ,\add_ln57_1_reg_306_reg[31]_i_1_n_5 ,\add_ln57_1_reg_306_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,gmem_addr_read_reg_301[30:28]}),
        .O(add_ln57_1_fu_247_p2[31:28]),
        .S({\add_ln57_1_reg_306[31]_i_2_n_3 ,\add_ln57_1_reg_306[31]_i_3_n_3 ,\add_ln57_1_reg_306[31]_i_4_n_3 ,\add_ln57_1_reg_306[31]_i_5_n_3 }));
  FDRE \add_ln57_1_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[3]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_1_reg_306_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln57_1_reg_306_reg[3]_i_1_n_3 ,\add_ln57_1_reg_306_reg[3]_i_1_n_4 ,\add_ln57_1_reg_306_reg[3]_i_1_n_5 ,\add_ln57_1_reg_306_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(gmem_addr_read_reg_301[3:0]),
        .O(add_ln57_1_fu_247_p2[3:0]),
        .S({\add_ln57_1_reg_306[3]_i_2_n_3 ,\add_ln57_1_reg_306[3]_i_3_n_3 ,\add_ln57_1_reg_306[3]_i_4_n_3 ,\add_ln57_1_reg_306[3]_i_5_n_3 }));
  FDRE \add_ln57_1_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[4]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[5]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[6]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[7]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_1_reg_306_reg[7]_i_1 
       (.CI(\add_ln57_1_reg_306_reg[3]_i_1_n_3 ),
        .CO({\add_ln57_1_reg_306_reg[7]_i_1_n_3 ,\add_ln57_1_reg_306_reg[7]_i_1_n_4 ,\add_ln57_1_reg_306_reg[7]_i_1_n_5 ,\add_ln57_1_reg_306_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(gmem_addr_read_reg_301[7:4]),
        .O(add_ln57_1_fu_247_p2[7:4]),
        .S({\add_ln57_1_reg_306[7]_i_2_n_3 ,\add_ln57_1_reg_306[7]_i_3_n_3 ,\add_ln57_1_reg_306[7]_i_4_n_3 ,\add_ln57_1_reg_306[7]_i_5_n_3 }));
  FDRE \add_ln57_1_reg_306_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[8]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \add_ln57_1_reg_306_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(add_ln57_1_fu_247_p2[9]),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter14_reg_gate
       (.I0(ap_enable_reg_pp0_iter14_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter5_reg_r_n_3),
        .I1(ap_enable_reg_pp0_iter5_reg_r_n_3),
        .O(ap_enable_reg_pp0_iter14_reg_gate_n_3));
  FDRE ap_enable_reg_pp0_iter14_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r_n_3),
        .Q(ap_enable_reg_pp0_iter14_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter5_reg_r_n_3),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter14_reg_gate_n_3),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter2_reg_r
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter2_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter3_reg_r
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter2_reg_r_n_3),
        .Q(ap_enable_reg_pp0_iter3_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter3_reg_r_n_3),
        .Q(ap_enable_reg_pp0_iter4_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter4_reg_r_n_3),
        .Q(ap_enable_reg_pp0_iter5_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter5_reg_r_n_3),
        .Q(ap_enable_reg_pp0_iter6_reg_r_n_3),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter7_reg_gate
       (.I0(ap_enable_reg_pp0_iter7_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter7_reg_r_n_3),
        .I1(ap_enable_reg_pp0_iter7_reg_r_n_3),
        .O(ap_enable_reg_pp0_iter7_reg_gate_n_3));
  FDRE ap_enable_reg_pp0_iter7_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r_n_3),
        .Q(ap_enable_reg_pp0_iter7_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter7_reg_r_n_3),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter6_reg_r_n_3),
        .Q(ap_enable_reg_pp0_iter7_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter7_reg_gate_n_3),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/ap_loop_exit_ready_pp0_iter13_reg_reg_srl13 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter13_reg_reg_srl13
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_3));
  FDRE ap_loop_exit_ready_pp0_iter14_reg_reg__0
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_3),
        .Q(ap_loop_exit_ready_pp0_iter14_reg),
        .R(1'b0));
  equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(sext_ln57_fu_219_p1),
        .E(gmem_addr_reg_2770),
        .Q({\i_fu_94_reg_n_3_[6] ,\i_fu_94_reg_n_3_[5] ,\i_fu_94_reg_n_3_[4] ,\i_fu_94_reg_n_3_[3] ,\i_fu_94_reg_n_3_[2] ,\i_fu_94_reg_n_3_[1] ,\i_fu_94_reg_n_3_[0] }),
        .S(S),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .add_ln51_fu_181_p2(add_ln51_fu_181_p2),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .\ap_CS_fsm_reg[24]_0 (\ap_CS_fsm_reg[24]_0 ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter14_reg(ap_loop_exit_ready_pp0_iter14_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (\dout_reg[0] ),
        .full_n_reg(full_n_reg),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .gmem_addr_reg_793(gmem_addr_reg_793),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg(ap_block_pp0_stage0_11001),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0(E),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_2(\i_fu_94[6]_i_10_n_3 ),
        .grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .\i_fu_94_reg[6] (\i_fu_94_reg[6]_0 ),
        .\i_fu_94_reg[6]_0 (\i_fu_94[6]_i_6_n_3 ),
        .\i_fu_94_reg[6]_1 (\i_fu_94[6]_i_7_n_3 ),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .j_reg_401(j_reg_401),
        .mem_reg(mem_reg),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .push_1(push_1));
  FDRE \gmem_addr_read_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [0]),
        .Q(gmem_addr_read_reg_301[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[10] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [10]),
        .Q(gmem_addr_read_reg_301[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[11] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [11]),
        .Q(gmem_addr_read_reg_301[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[12] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [12]),
        .Q(gmem_addr_read_reg_301[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[13] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [13]),
        .Q(gmem_addr_read_reg_301[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[14] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [14]),
        .Q(gmem_addr_read_reg_301[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[15] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [15]),
        .Q(gmem_addr_read_reg_301[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[16] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [16]),
        .Q(gmem_addr_read_reg_301[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[17] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [17]),
        .Q(gmem_addr_read_reg_301[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[18] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [18]),
        .Q(gmem_addr_read_reg_301[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[19] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [19]),
        .Q(gmem_addr_read_reg_301[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[1] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [1]),
        .Q(gmem_addr_read_reg_301[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[20] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [20]),
        .Q(gmem_addr_read_reg_301[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[21] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [21]),
        .Q(gmem_addr_read_reg_301[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[22] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [22]),
        .Q(gmem_addr_read_reg_301[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[23] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [23]),
        .Q(gmem_addr_read_reg_301[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[24] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [24]),
        .Q(gmem_addr_read_reg_301[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[25] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [25]),
        .Q(gmem_addr_read_reg_301[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[26] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [26]),
        .Q(gmem_addr_read_reg_301[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[27] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [27]),
        .Q(gmem_addr_read_reg_301[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[28] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [28]),
        .Q(gmem_addr_read_reg_301[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[29] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [29]),
        .Q(gmem_addr_read_reg_301[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[2] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [2]),
        .Q(gmem_addr_read_reg_301[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[30] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [30]),
        .Q(gmem_addr_read_reg_301[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[31] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [31]),
        .Q(gmem_addr_read_reg_301[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[3] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [3]),
        .Q(gmem_addr_read_reg_301[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[4] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [4]),
        .Q(gmem_addr_read_reg_301[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[5] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [5]),
        .Q(gmem_addr_read_reg_301[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[6] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [6]),
        .Q(gmem_addr_read_reg_301[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[7] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [7]),
        .Q(gmem_addr_read_reg_301[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[8] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [8]),
        .Q(gmem_addr_read_reg_301[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_301_reg[9] 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_read_reg_301_reg[31]_0 [9]),
        .Q(gmem_addr_read_reg_301[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[32]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[33]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[34]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[35]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[36]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[37]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[38]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[39]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[40]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[41]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[42]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[43]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[44]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[45]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[46]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[47]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[48]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[49]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[50]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[51]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[52]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[53]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[54]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[55]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[56]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[57]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[58]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[59]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[60]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[61]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7 " *) 
  SRL16E \gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(\gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7_n_3 ));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[37]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[38]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[39]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[40]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[41]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[42]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[43]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[44]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[45]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[46]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[47]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[48]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[49]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[50]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[51]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[52]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[53]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[54]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[55]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[56]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[57]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[58]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[59]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[60]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[61]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7_n_3 ),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_277_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(sext_ln57_fu_219_p1[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_94[6]_i_10 
       (.I0(\i_fu_94_reg_n_3_[1] ),
        .I1(\i_fu_94_reg_n_3_[2] ),
        .O(\i_fu_94[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \i_fu_94[6]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_ARREADY),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(gmem_RVALID),
        .I4(gmem_BVALID),
        .I5(ap_enable_reg_pp0_iter15),
        .O(\i_fu_94[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \i_fu_94[6]_i_7 
       (.I0(\i_fu_94_reg_n_3_[3] ),
        .I1(\i_fu_94_reg_n_3_[4] ),
        .I2(\i_fu_94_reg_n_3_[1] ),
        .I3(\i_fu_94_reg_n_3_[2] ),
        .I4(\i_fu_94_reg_n_3_[6] ),
        .I5(\i_fu_94_reg_n_3_[5] ),
        .O(\i_fu_94[6]_i_7_n_3 ));
  FDRE \i_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln51_fu_181_p2[0]),
        .Q(\i_fu_94_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln51_fu_181_p2[1]),
        .Q(\i_fu_94_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln51_fu_181_p2[2]),
        .Q(\i_fu_94_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln51_fu_181_p2[3]),
        .Q(\i_fu_94_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln51_fu_181_p2[4]),
        .Q(\i_fu_94_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln51_fu_181_p2[5]),
        .Q(\i_fu_94_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln51_fu_181_p2[6]),
        .Q(\i_fu_94_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][0]_srl4_i_2__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[0]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][10]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[10]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][11]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[11]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][12]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[12]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][13]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[13]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][14]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[14]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][15]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[15]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][16]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[16]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][17]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[17]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][18]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[18]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][19]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[19]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][1]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[1]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][20]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[20]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][21]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[21]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][22]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[22]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][23]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[23]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][24]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[24]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][25]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[25]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][26]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[26]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][27]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[27]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][28]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[28]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][29]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[29]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][2]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[2]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][30]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[30]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][31]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[31]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][32]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[32]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [32]),
        .O(in[32]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][33]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[33]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [33]),
        .O(in[33]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][34]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[34]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [34]),
        .O(in[34]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][35]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[35]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [35]),
        .O(in[35]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][36]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[36]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [36]),
        .O(in[36]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][37]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[37]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [37]),
        .O(in[37]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][38]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[38]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [38]),
        .O(in[38]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][39]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[39]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [39]),
        .O(in[39]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][3]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[3]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][40]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[40]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [40]),
        .O(in[40]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][41]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[41]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [41]),
        .O(in[41]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][42]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[42]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [42]),
        .O(in[42]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][43]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[43]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [43]),
        .O(in[43]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][44]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[44]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [44]),
        .O(in[44]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][45]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[45]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [45]),
        .O(in[45]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][46]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[46]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [46]),
        .O(in[46]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][47]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[47]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [47]),
        .O(in[47]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][48]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[48]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [48]),
        .O(in[48]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][49]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[49]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [49]),
        .O(in[49]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][4]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[4]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][50]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[50]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [50]),
        .O(in[50]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][51]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[51]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [51]),
        .O(in[51]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][52]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[52]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [52]),
        .O(in[52]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][53]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[53]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [53]),
        .O(in[53]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][54]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[54]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [54]),
        .O(in[54]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][55]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[55]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [55]),
        .O(in[55]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][56]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[56]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [56]),
        .O(in[56]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][57]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[57]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [57]),
        .O(in[57]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][58]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[58]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [58]),
        .O(in[58]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][59]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[59]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [59]),
        .O(in[59]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][5]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[5]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][60]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[60]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [60]),
        .O(in[60]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][61]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[61]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [61]),
        .O(in[61]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][6]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[6]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][7]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[7]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][8]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[8]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \mem_reg[3][9]_srl4_i_1__0 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR[9]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\dout_reg[61] [9]),
        .O(in[9]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_10
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[9]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[9]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_11
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[8]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[8]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_12
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[7]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[7]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_13
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[6]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[6]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_14
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[5]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[5]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_15
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[4]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[4]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_16
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[3]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[3]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_17
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[2]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[2]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_18
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[1]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[1]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_19
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[0]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_20
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[31]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[31]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_21
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[30]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[30]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_22
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[29]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[29]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_23
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[28]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[28]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_24
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[27]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[27]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_25
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[26]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[26]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_26
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[25]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[25]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_27
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[24]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[24]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_28
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[23]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[23]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_29
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[22]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[22]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_30
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[21]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[21]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_31
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[20]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[20]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_32
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[19]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[19]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_33
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[18]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[18]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_34
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[17]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[17]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_35
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[16]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[16]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_4__0
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[15]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[15]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_5__0
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[14]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[14]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_6
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[13]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[13]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_7
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[12]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[12]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_8
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[11]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[11]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_9
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA[10]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .O(din[10]));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[10]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[11]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[12]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[13]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[14]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[15]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[16]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[17]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[18]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[19]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[20]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[21]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[22]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[23]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[24]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[25]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[26]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[27]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[28]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[29]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[30]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[31]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[4]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[5]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[6]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[7]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[8]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6 " *) 
  SRL16E \mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .CLK(ap_clk),
        .D(D[9]),
        .Q(\mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6_n_3 ));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[11]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[12]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[13]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[14]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[15]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[16]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[17]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[18]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[19]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[20]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[21]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[22]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[23]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[24]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[25]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[26]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[27]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[28]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[29]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[30]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[31]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \mul_ln57_reg_290_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce),
        .D(\mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6_n_3 ),
        .Q(mul_ln57_reg_290_pp0_iter8_reg[9]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [0]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [10]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [11]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [12]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [13]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [14]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [15]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [16]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [17]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [18]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [19]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [1]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [20]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [21]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [22]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [23]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [24]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [25]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [26]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [27]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [28]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [29]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [2]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [30]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [31]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [3]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [4]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [5]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [6]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [7]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [8]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_272_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2770),
        .D(\tmp_data_V_reg_272_reg[31]_1 [9]),
        .Q(\tmp_data_V_reg_272_reg[31]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_flow_control_loop_pipe_sequential_init" *) 
module equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg,
    SR,
    E,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0,
    add_ln51_fu_181_p2,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
    D,
    push,
    pop,
    push_0,
    push_1,
    \ap_CS_fsm_reg[24] ,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
    input_r_TVALID_int_regslice,
    \i_fu_94_reg[6] ,
    \i_fu_94_reg[6]_0 ,
    \i_fu_94_reg[6]_1 ,
    ap_loop_exit_ready_pp0_iter14_reg,
    Q,
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_2,
    gmem_addr_reg_793,
    S,
    \dout_reg[0] ,
    mem_reg,
    \ap_CS_fsm_reg[25] ,
    gmem_ARREADY,
    ap_enable_reg_pp0_iter15,
    gmem_BVALID,
    full_n_reg,
    ap_enable_reg_pp0_iter10,
    gmem_WREADY,
    gmem_AWREADY,
    ap_enable_reg_pp0_iter9,
    \ap_CS_fsm_reg[24]_0 ,
    j_reg_401);
  output ap_rst_n_0;
  output grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0;
  output [6:0]add_ln51_fu_181_p2;
  output grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce;
  output [61:0]D;
  output push;
  output pop;
  output push_0;
  output push_1;
  output [1:0]\ap_CS_fsm_reg[24] ;
  output grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready;
  output grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg;
  input input_r_TVALID_int_regslice;
  input \i_fu_94_reg[6] ;
  input \i_fu_94_reg[6]_0 ;
  input \i_fu_94_reg[6]_1 ;
  input ap_loop_exit_ready_pp0_iter14_reg;
  input [6:0]Q;
  input grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_2;
  input [61:0]gmem_addr_reg_793;
  input [0:0]S;
  input \dout_reg[0] ;
  input mem_reg;
  input [6:0]\ap_CS_fsm_reg[25] ;
  input gmem_ARREADY;
  input ap_enable_reg_pp0_iter15;
  input gmem_BVALID;
  input full_n_reg;
  input ap_enable_reg_pp0_iter10;
  input gmem_WREADY;
  input gmem_AWREADY;
  input ap_enable_reg_pp0_iter9;
  input \ap_CS_fsm_reg[24]_0 ;
  input [1:0]j_reg_401;

  wire [61:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [6:0]add_ln51_fu_181_p2;
  wire [1:0]\ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire [6:0]\ap_CS_fsm_reg[25] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_3;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter14_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire full_n_reg;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire \gmem_addr_reg_277[2]_i_2_n_3 ;
  wire \gmem_addr_reg_277[2]_i_3_n_3 ;
  wire \gmem_addr_reg_277[2]_i_4_n_3 ;
  wire \gmem_addr_reg_277[6]_i_2_n_3 ;
  wire \gmem_addr_reg_277[6]_i_3_n_3 ;
  wire \gmem_addr_reg_277[6]_i_4_n_3 ;
  wire \gmem_addr_reg_277[6]_i_5_n_3 ;
  wire \gmem_addr_reg_277_reg[10]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[10]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[10]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[10]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[14]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[14]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[14]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[14]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[18]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[18]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[18]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[18]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[22]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[22]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[22]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[22]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[26]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[26]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[26]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[26]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[2]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[2]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[2]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[2]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[30]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[30]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[30]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[30]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[34]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[34]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[34]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[34]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[38]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[38]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[38]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[38]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[42]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[42]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[42]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[42]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[46]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[46]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[46]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[46]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[50]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[50]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[50]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[50]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[54]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[54]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[54]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[54]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[58]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[58]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[58]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[58]_i_1_n_6 ;
  wire \gmem_addr_reg_277_reg[61]_i_2_n_5 ;
  wire \gmem_addr_reg_277_reg[61]_i_2_n_6 ;
  wire \gmem_addr_reg_277_reg[6]_i_1_n_3 ;
  wire \gmem_addr_reg_277_reg[6]_i_1_n_4 ;
  wire \gmem_addr_reg_277_reg[6]_i_1_n_5 ;
  wire \gmem_addr_reg_277_reg[6]_i_1_n_6 ;
  wire [61:0]gmem_addr_reg_793;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg;
  wire [0:0]grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_1;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_2;
  wire grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce;
  wire \i_fu_94[6]_i_9_n_3 ;
  wire \i_fu_94_reg[6] ;
  wire \i_fu_94_reg[6]_0 ;
  wire \i_fu_94_reg[6]_1 ;
  wire icmp_ln51_fu_175_p2;
  wire input_r_TVALID_int_regslice;
  wire [1:0]j_reg_401;
  wire mem_reg;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire [0:0]\NLW_gmem_addr_reg_277_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_277_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_277_reg[61]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h0B00FFFF)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_done_reg1),
        .I3(\ap_CS_fsm_reg[25] [5]),
        .I4(\ap_CS_fsm_reg[24]_0 ),
        .O(\ap_CS_fsm_reg[24] [0]));
  LUT6 #(
    .INIT(64'hAA20FFFFAA20AA20)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(\ap_CS_fsm_reg[25] [5]),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_done_reg1),
        .I4(input_r_TVALID_int_regslice),
        .I5(\ap_CS_fsm_reg[25] [6]),
        .O(\ap_CS_fsm_reg[24] [1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_reg1),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_done_cache_i_2
       (.I0(ap_loop_exit_ready_pp0_iter14_reg),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln51_fu_175_p2),
        .I3(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .I4(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter9_i_1
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00A2)) 
    ap_enable_reg_pp0_iter9_i_2
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I1(\i_fu_94_reg[6]_1 ),
        .I2(add_ln51_fu_181_p2[0]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_94_reg[6] ),
        .I5(\i_fu_94_reg[6]_0 ),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_i_1
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .I2(icmp_ln51_fu_175_p2),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hF5FFF575)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .I4(ap_loop_exit_ready_pp0_iter14_reg),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_277[2]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I2(Q[2]),
        .I3(gmem_addr_reg_793[2]),
        .O(\gmem_addr_reg_277[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_277[2]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I2(Q[1]),
        .I3(gmem_addr_reg_793[1]),
        .O(\gmem_addr_reg_277[2]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \gmem_addr_reg_277[2]_i_4 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I3(gmem_addr_reg_793[0]),
        .O(\gmem_addr_reg_277[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_reg_277[61]_i_1 
       (.I0(icmp_ln51_fu_175_p2),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .O(E));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_277[6]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I2(Q[6]),
        .I3(gmem_addr_reg_793[6]),
        .O(\gmem_addr_reg_277[6]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \gmem_addr_reg_277[6]_i_3 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I3(gmem_addr_reg_793[5]),
        .O(\gmem_addr_reg_277[6]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_277[6]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I2(Q[4]),
        .I3(gmem_addr_reg_793[4]),
        .O(\gmem_addr_reg_277[6]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hD52A)) 
    \gmem_addr_reg_277[6]_i_5 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I3(gmem_addr_reg_793[3]),
        .O(\gmem_addr_reg_277[6]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[10]_i_1 
       (.CI(\gmem_addr_reg_277_reg[6]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[10]_i_1_n_3 ,\gmem_addr_reg_277_reg[10]_i_1_n_4 ,\gmem_addr_reg_277_reg[10]_i_1_n_5 ,\gmem_addr_reg_277_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[10:7]),
        .S(gmem_addr_reg_793[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[14]_i_1 
       (.CI(\gmem_addr_reg_277_reg[10]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[14]_i_1_n_3 ,\gmem_addr_reg_277_reg[14]_i_1_n_4 ,\gmem_addr_reg_277_reg[14]_i_1_n_5 ,\gmem_addr_reg_277_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[14:11]),
        .S(gmem_addr_reg_793[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[18]_i_1 
       (.CI(\gmem_addr_reg_277_reg[14]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[18]_i_1_n_3 ,\gmem_addr_reg_277_reg[18]_i_1_n_4 ,\gmem_addr_reg_277_reg[18]_i_1_n_5 ,\gmem_addr_reg_277_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[18:15]),
        .S(gmem_addr_reg_793[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[22]_i_1 
       (.CI(\gmem_addr_reg_277_reg[18]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[22]_i_1_n_3 ,\gmem_addr_reg_277_reg[22]_i_1_n_4 ,\gmem_addr_reg_277_reg[22]_i_1_n_5 ,\gmem_addr_reg_277_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[22:19]),
        .S(gmem_addr_reg_793[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[26]_i_1 
       (.CI(\gmem_addr_reg_277_reg[22]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[26]_i_1_n_3 ,\gmem_addr_reg_277_reg[26]_i_1_n_4 ,\gmem_addr_reg_277_reg[26]_i_1_n_5 ,\gmem_addr_reg_277_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[26:23]),
        .S(gmem_addr_reg_793[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_277_reg[2]_i_1_n_3 ,\gmem_addr_reg_277_reg[2]_i_1_n_4 ,\gmem_addr_reg_277_reg[2]_i_1_n_5 ,\gmem_addr_reg_277_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({gmem_addr_reg_793[2:0],1'b0}),
        .O({D[2:0],\NLW_gmem_addr_reg_277_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_277[2]_i_2_n_3 ,\gmem_addr_reg_277[2]_i_3_n_3 ,\gmem_addr_reg_277[2]_i_4_n_3 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[30]_i_1 
       (.CI(\gmem_addr_reg_277_reg[26]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[30]_i_1_n_3 ,\gmem_addr_reg_277_reg[30]_i_1_n_4 ,\gmem_addr_reg_277_reg[30]_i_1_n_5 ,\gmem_addr_reg_277_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[30:27]),
        .S(gmem_addr_reg_793[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[34]_i_1 
       (.CI(\gmem_addr_reg_277_reg[30]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[34]_i_1_n_3 ,\gmem_addr_reg_277_reg[34]_i_1_n_4 ,\gmem_addr_reg_277_reg[34]_i_1_n_5 ,\gmem_addr_reg_277_reg[34]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[34:31]),
        .S(gmem_addr_reg_793[34:31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[38]_i_1 
       (.CI(\gmem_addr_reg_277_reg[34]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[38]_i_1_n_3 ,\gmem_addr_reg_277_reg[38]_i_1_n_4 ,\gmem_addr_reg_277_reg[38]_i_1_n_5 ,\gmem_addr_reg_277_reg[38]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[38:35]),
        .S(gmem_addr_reg_793[38:35]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[42]_i_1 
       (.CI(\gmem_addr_reg_277_reg[38]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[42]_i_1_n_3 ,\gmem_addr_reg_277_reg[42]_i_1_n_4 ,\gmem_addr_reg_277_reg[42]_i_1_n_5 ,\gmem_addr_reg_277_reg[42]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[42:39]),
        .S(gmem_addr_reg_793[42:39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[46]_i_1 
       (.CI(\gmem_addr_reg_277_reg[42]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[46]_i_1_n_3 ,\gmem_addr_reg_277_reg[46]_i_1_n_4 ,\gmem_addr_reg_277_reg[46]_i_1_n_5 ,\gmem_addr_reg_277_reg[46]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[46:43]),
        .S(gmem_addr_reg_793[46:43]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[50]_i_1 
       (.CI(\gmem_addr_reg_277_reg[46]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[50]_i_1_n_3 ,\gmem_addr_reg_277_reg[50]_i_1_n_4 ,\gmem_addr_reg_277_reg[50]_i_1_n_5 ,\gmem_addr_reg_277_reg[50]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[50:47]),
        .S(gmem_addr_reg_793[50:47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[54]_i_1 
       (.CI(\gmem_addr_reg_277_reg[50]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[54]_i_1_n_3 ,\gmem_addr_reg_277_reg[54]_i_1_n_4 ,\gmem_addr_reg_277_reg[54]_i_1_n_5 ,\gmem_addr_reg_277_reg[54]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[54:51]),
        .S(gmem_addr_reg_793[54:51]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[58]_i_1 
       (.CI(\gmem_addr_reg_277_reg[54]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[58]_i_1_n_3 ,\gmem_addr_reg_277_reg[58]_i_1_n_4 ,\gmem_addr_reg_277_reg[58]_i_1_n_5 ,\gmem_addr_reg_277_reg[58]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[58:55]),
        .S(gmem_addr_reg_793[58:55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[61]_i_2 
       (.CI(\gmem_addr_reg_277_reg[58]_i_1_n_3 ),
        .CO({\NLW_gmem_addr_reg_277_reg[61]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_reg_277_reg[61]_i_2_n_5 ,\gmem_addr_reg_277_reg[61]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_277_reg[61]_i_2_O_UNCONNECTED [3],D[61:59]}),
        .S({1'b0,gmem_addr_reg_793[61:59]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_277_reg[6]_i_1 
       (.CI(\gmem_addr_reg_277_reg[2]_i_1_n_3 ),
        .CO({\gmem_addr_reg_277_reg[6]_i_1_n_3 ,\gmem_addr_reg_277_reg[6]_i_1_n_4 ,\gmem_addr_reg_277_reg[6]_i_1_n_5 ,\gmem_addr_reg_277_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(gmem_addr_reg_793[6:3]),
        .O(D[6:3]),
        .S({\gmem_addr_reg_277[6]_i_2_n_3 ,\gmem_addr_reg_277[6]_i_3_n_3 ,\gmem_addr_reg_277[6]_i_4_n_3 ,\gmem_addr_reg_277[6]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'h8A8AFF8AFF8AFF8A)) 
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_i_1
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .I2(icmp_ln51_fu_175_p2),
        .I3(\ap_CS_fsm_reg[25] [4]),
        .I4(j_reg_401[0]),
        .I5(j_reg_401[1]),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_94[0]_i_1 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(add_ln51_fu_181_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \i_fu_94[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(add_ln51_fu_181_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \i_fu_94[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(add_ln51_fu_181_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \i_fu_94[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(add_ln51_fu_181_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \i_fu_94[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_loop_init),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(add_ln51_fu_181_p2[4]));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \i_fu_94[5]_i_1 
       (.I0(Q[5]),
        .I1(\i_fu_94[6]_i_9_n_3 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(ap_loop_init_int),
        .O(add_ln51_fu_181_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \i_fu_94[6]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I2(icmp_ln51_fu_175_p2),
        .I3(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h0008000000080008)) 
    \i_fu_94[6]_i_2 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .I1(input_r_TVALID_int_regslice),
        .I2(\i_fu_94_reg[6] ),
        .I3(\i_fu_94_reg[6]_0 ),
        .I4(add_ln51_fu_181_p2[0]),
        .I5(\i_fu_94_reg[6]_1 ),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \i_fu_94[6]_i_3 
       (.I0(ap_loop_init),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\i_fu_94[6]_i_9_n_3 ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(add_ln51_fu_181_p2[6]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \i_fu_94[6]_i_4 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_2),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(add_ln51_fu_181_p2[0]),
        .O(icmp_ln51_fu_175_p2));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_94[6]_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \i_fu_94[6]_i_9 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg),
        .O(\i_fu_94[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAEAAFFFF00000000)) 
    \mOutPtr[3]_i_3 
       (.I0(\ap_CS_fsm_reg[25] [3]),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .I3(mem_reg),
        .I4(gmem_BVALID),
        .I5(full_n_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFF22E200000000)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(\dout_reg[0] ),
        .I1(mem_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .I4(\ap_CS_fsm_reg[25] [0]),
        .I5(gmem_ARREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h88A88888)) 
    \mem_reg[3][0]_srl4_i_1__0 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[25] [1]),
        .I2(mem_reg),
        .I3(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .I4(ap_enable_reg_pp0_iter9),
        .O(push_1));
  LUT5 #(
    .INIT(32'hFF002000)) 
    mem_reg_i_36
       (.I0(mem_reg),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(gmem_WREADY),
        .I4(\ap_CS_fsm_reg[25] [2]),
        .O(push_0));
endmodule

(* ORIG_REF_NAME = "equalizer_flow_control_loop_pipe_sequential_init" *) 
module equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init_11
   (ap_rst_n_0,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready,
    ap_loop_init_int_reg_0,
    D,
    E,
    ADDRARDADDR,
    \gmem_addr_reg_793_reg[61] ,
    \ap_CS_fsm_reg[2] ,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \accumulate_fu_66_reg[0] ,
    \ap_CS_fsm_reg[2]_0 ,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
    \accumulate_fu_66_reg[0]_0 ,
    gmem_RVALID,
    gmem_ARREADY,
    ap_loop_exit_ready_pp0_iter10_reg,
    i_fu_70_reg,
    gmem_addr_reg_793,
    S,
    Q,
    ap_done_reg1,
    ap_NS_fsm113_out);
  output ap_rst_n_0;
  output grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready;
  output ap_loop_init_int_reg_0;
  output [6:0]D;
  output [0:0]E;
  output [6:0]ADDRARDADDR;
  output [61:0]\gmem_addr_reg_793_reg[61] ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \accumulate_fu_66_reg[0] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg;
  input \accumulate_fu_66_reg[0]_0 ;
  input gmem_RVALID;
  input gmem_ARREADY;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input [6:0]i_fu_70_reg;
  input [61:0]gmem_addr_reg_793;
  input [0:0]S;
  input [1:0]Q;
  input ap_done_reg1;
  input ap_NS_fsm113_out;

  wire [6:0]ADDRARDADDR;
  wire [6:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire \accumulate_fu_66_reg[0] ;
  wire \accumulate_fu_66_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_NS_fsm113_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire \gmem_addr_reg_252[2]_i_2_n_3 ;
  wire \gmem_addr_reg_252[2]_i_3_n_3 ;
  wire \gmem_addr_reg_252[2]_i_4_n_3 ;
  wire \gmem_addr_reg_252[2]_i_5_n_3 ;
  wire \gmem_addr_reg_252[2]_i_6_n_3 ;
  wire \gmem_addr_reg_252[6]_i_2_n_3 ;
  wire \gmem_addr_reg_252[6]_i_3_n_3 ;
  wire \gmem_addr_reg_252[6]_i_4_n_3 ;
  wire \gmem_addr_reg_252[6]_i_5_n_3 ;
  wire \gmem_addr_reg_252[6]_i_6_n_3 ;
  wire \gmem_addr_reg_252[6]_i_7_n_3 ;
  wire \gmem_addr_reg_252[6]_i_8_n_3 ;
  wire \gmem_addr_reg_252[6]_i_9_n_3 ;
  wire \gmem_addr_reg_252_reg[10]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[10]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[10]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[10]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[14]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[14]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[14]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[14]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[18]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[18]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[18]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[18]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[22]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[22]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[22]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[22]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[26]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[26]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[26]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[26]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[2]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[2]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[2]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[2]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[30]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[30]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[30]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[30]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[34]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[34]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[34]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[34]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[38]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[38]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[38]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[38]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[42]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[42]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[42]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[42]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[46]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[46]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[46]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[46]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[50]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[50]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[50]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[50]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[54]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[54]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[54]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[54]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[58]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[58]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[58]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[58]_i_1_n_6 ;
  wire \gmem_addr_reg_252_reg[61]_i_2_n_5 ;
  wire \gmem_addr_reg_252_reg[61]_i_2_n_6 ;
  wire \gmem_addr_reg_252_reg[6]_i_1_n_3 ;
  wire \gmem_addr_reg_252_reg[6]_i_1_n_4 ;
  wire \gmem_addr_reg_252_reg[6]_i_1_n_5 ;
  wire \gmem_addr_reg_252_reg[6]_i_1_n_6 ;
  wire [61:0]gmem_addr_reg_793;
  wire [61:0]\gmem_addr_reg_793_reg[61] ;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg;
  wire [6:0]i_fu_70_reg;
  wire ram_reg_i_49_n_3;
  wire ram_reg_i_50_n_3;
  wire [0:0]\NLW_gmem_addr_reg_252_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_252_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_252_reg[61]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \accumulate_fu_66[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I2(\accumulate_fu_66_reg[0]_0 ),
        .I3(gmem_RVALID),
        .I4(\accumulate_fu_66_reg[0] ),
        .I5(gmem_ARREADY),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0BB0000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ap_loop_exit_ready_pp0_iter10_reg),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[0]),
        .I5(ap_NS_fsm113_out),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_reg1),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I3(ap_done_cache),
        .I4(gmem_ARREADY),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00008A80)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(\accumulate_fu_66_reg[0] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I4(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1
       (.I0(i_fu_70_reg[6]),
        .I1(D[5]),
        .I2(i_fu_70_reg[4]),
        .I3(ram_reg_i_49_n_3),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .I4(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_252[2]_i_2 
       (.I0(i_fu_70_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(\gmem_addr_reg_252[2]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_252[2]_i_3 
       (.I0(i_fu_70_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(\gmem_addr_reg_252[2]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_252[2]_i_4 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[2]),
        .I3(gmem_addr_reg_793[2]),
        .O(\gmem_addr_reg_252[2]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \gmem_addr_reg_252[2]_i_5 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[1]),
        .I3(gmem_addr_reg_793[1]),
        .O(\gmem_addr_reg_252[2]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_252[2]_i_6 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[0]),
        .I3(gmem_addr_reg_793[0]),
        .O(\gmem_addr_reg_252[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \gmem_addr_reg_252[61]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(i_fu_70_reg[6]),
        .I2(i_fu_70_reg[5]),
        .I3(ram_reg_i_50_n_3),
        .I4(i_fu_70_reg[4]),
        .I5(ram_reg_i_49_n_3),
        .O(E));
  LUT3 #(
    .INIT(8'hEA)) 
    \gmem_addr_reg_252[6]_i_2 
       (.I0(i_fu_70_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(\gmem_addr_reg_252[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \gmem_addr_reg_252[6]_i_3 
       (.I0(i_fu_70_reg[5]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(\gmem_addr_reg_252[6]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_252[6]_i_4 
       (.I0(i_fu_70_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(\gmem_addr_reg_252[6]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_252[6]_i_5 
       (.I0(i_fu_70_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(\gmem_addr_reg_252[6]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \gmem_addr_reg_252[6]_i_6 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[6]),
        .I3(gmem_addr_reg_793[6]),
        .O(\gmem_addr_reg_252[6]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \gmem_addr_reg_252[6]_i_7 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[5]),
        .I3(gmem_addr_reg_793[5]),
        .O(\gmem_addr_reg_252[6]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_252[6]_i_8 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[4]),
        .I3(gmem_addr_reg_793[4]),
        .O(\gmem_addr_reg_252[6]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \gmem_addr_reg_252[6]_i_9 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[3]),
        .I3(gmem_addr_reg_793[3]),
        .O(\gmem_addr_reg_252[6]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[10]_i_1 
       (.CI(\gmem_addr_reg_252_reg[6]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[10]_i_1_n_3 ,\gmem_addr_reg_252_reg[10]_i_1_n_4 ,\gmem_addr_reg_252_reg[10]_i_1_n_5 ,\gmem_addr_reg_252_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [10:7]),
        .S(gmem_addr_reg_793[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[14]_i_1 
       (.CI(\gmem_addr_reg_252_reg[10]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[14]_i_1_n_3 ,\gmem_addr_reg_252_reg[14]_i_1_n_4 ,\gmem_addr_reg_252_reg[14]_i_1_n_5 ,\gmem_addr_reg_252_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [14:11]),
        .S(gmem_addr_reg_793[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[18]_i_1 
       (.CI(\gmem_addr_reg_252_reg[14]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[18]_i_1_n_3 ,\gmem_addr_reg_252_reg[18]_i_1_n_4 ,\gmem_addr_reg_252_reg[18]_i_1_n_5 ,\gmem_addr_reg_252_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [18:15]),
        .S(gmem_addr_reg_793[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[22]_i_1 
       (.CI(\gmem_addr_reg_252_reg[18]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[22]_i_1_n_3 ,\gmem_addr_reg_252_reg[22]_i_1_n_4 ,\gmem_addr_reg_252_reg[22]_i_1_n_5 ,\gmem_addr_reg_252_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [22:19]),
        .S(gmem_addr_reg_793[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[26]_i_1 
       (.CI(\gmem_addr_reg_252_reg[22]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[26]_i_1_n_3 ,\gmem_addr_reg_252_reg[26]_i_1_n_4 ,\gmem_addr_reg_252_reg[26]_i_1_n_5 ,\gmem_addr_reg_252_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [26:23]),
        .S(gmem_addr_reg_793[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_252_reg[2]_i_1_n_3 ,\gmem_addr_reg_252_reg[2]_i_1_n_4 ,\gmem_addr_reg_252_reg[2]_i_1_n_5 ,\gmem_addr_reg_252_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_252[2]_i_2_n_3 ,gmem_addr_reg_793[1],\gmem_addr_reg_252[2]_i_3_n_3 ,1'b0}),
        .O({\gmem_addr_reg_793_reg[61] [2:0],\NLW_gmem_addr_reg_252_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_252[2]_i_4_n_3 ,\gmem_addr_reg_252[2]_i_5_n_3 ,\gmem_addr_reg_252[2]_i_6_n_3 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[30]_i_1 
       (.CI(\gmem_addr_reg_252_reg[26]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[30]_i_1_n_3 ,\gmem_addr_reg_252_reg[30]_i_1_n_4 ,\gmem_addr_reg_252_reg[30]_i_1_n_5 ,\gmem_addr_reg_252_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [30:27]),
        .S(gmem_addr_reg_793[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[34]_i_1 
       (.CI(\gmem_addr_reg_252_reg[30]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[34]_i_1_n_3 ,\gmem_addr_reg_252_reg[34]_i_1_n_4 ,\gmem_addr_reg_252_reg[34]_i_1_n_5 ,\gmem_addr_reg_252_reg[34]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [34:31]),
        .S(gmem_addr_reg_793[34:31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[38]_i_1 
       (.CI(\gmem_addr_reg_252_reg[34]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[38]_i_1_n_3 ,\gmem_addr_reg_252_reg[38]_i_1_n_4 ,\gmem_addr_reg_252_reg[38]_i_1_n_5 ,\gmem_addr_reg_252_reg[38]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [38:35]),
        .S(gmem_addr_reg_793[38:35]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[42]_i_1 
       (.CI(\gmem_addr_reg_252_reg[38]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[42]_i_1_n_3 ,\gmem_addr_reg_252_reg[42]_i_1_n_4 ,\gmem_addr_reg_252_reg[42]_i_1_n_5 ,\gmem_addr_reg_252_reg[42]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [42:39]),
        .S(gmem_addr_reg_793[42:39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[46]_i_1 
       (.CI(\gmem_addr_reg_252_reg[42]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[46]_i_1_n_3 ,\gmem_addr_reg_252_reg[46]_i_1_n_4 ,\gmem_addr_reg_252_reg[46]_i_1_n_5 ,\gmem_addr_reg_252_reg[46]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [46:43]),
        .S(gmem_addr_reg_793[46:43]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[50]_i_1 
       (.CI(\gmem_addr_reg_252_reg[46]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[50]_i_1_n_3 ,\gmem_addr_reg_252_reg[50]_i_1_n_4 ,\gmem_addr_reg_252_reg[50]_i_1_n_5 ,\gmem_addr_reg_252_reg[50]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [50:47]),
        .S(gmem_addr_reg_793[50:47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[54]_i_1 
       (.CI(\gmem_addr_reg_252_reg[50]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[54]_i_1_n_3 ,\gmem_addr_reg_252_reg[54]_i_1_n_4 ,\gmem_addr_reg_252_reg[54]_i_1_n_5 ,\gmem_addr_reg_252_reg[54]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [54:51]),
        .S(gmem_addr_reg_793[54:51]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[58]_i_1 
       (.CI(\gmem_addr_reg_252_reg[54]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[58]_i_1_n_3 ,\gmem_addr_reg_252_reg[58]_i_1_n_4 ,\gmem_addr_reg_252_reg[58]_i_1_n_5 ,\gmem_addr_reg_252_reg[58]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gmem_addr_reg_793_reg[61] [58:55]),
        .S(gmem_addr_reg_793[58:55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[61]_i_2 
       (.CI(\gmem_addr_reg_252_reg[58]_i_1_n_3 ),
        .CO({\NLW_gmem_addr_reg_252_reg[61]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_reg_252_reg[61]_i_2_n_5 ,\gmem_addr_reg_252_reg[61]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_252_reg[61]_i_2_O_UNCONNECTED [3],\gmem_addr_reg_793_reg[61] [61:59]}),
        .S({1'b0,gmem_addr_reg_793[61:59]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_252_reg[6]_i_1 
       (.CI(\gmem_addr_reg_252_reg[2]_i_1_n_3 ),
        .CO({\gmem_addr_reg_252_reg[6]_i_1_n_3 ,\gmem_addr_reg_252_reg[6]_i_1_n_4 ,\gmem_addr_reg_252_reg[6]_i_1_n_5 ,\gmem_addr_reg_252_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_252[6]_i_2_n_3 ,\gmem_addr_reg_252[6]_i_3_n_3 ,\gmem_addr_reg_252[6]_i_4_n_3 ,\gmem_addr_reg_252[6]_i_5_n_3 }),
        .O(\gmem_addr_reg_793_reg[61] [6:3]),
        .S({\gmem_addr_reg_252[6]_i_6_n_3 ,\gmem_addr_reg_252[6]_i_7_n_3 ,\gmem_addr_reg_252[6]_i_8_n_3 ,\gmem_addr_reg_252[6]_i_9_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_238[0]_i_1 
       (.I0(i_fu_70_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \i_2_reg_238[1]_i_1 
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_238[2]_i_1 
       (.I0(i_fu_70_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_238[3]_i_1 
       (.I0(i_fu_70_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_2_reg_238[4]_i_1 
       (.I0(i_fu_70_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \i_2_reg_238[5]_i_1 
       (.I0(i_fu_70_reg[5]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \i_2_reg_238[6]_i_1 
       (.I0(i_fu_70_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_70[6]_i_1 
       (.I0(E),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFAAAF999FAAAFAAA)) 
    ram_reg_i_3
       (.I0(i_fu_70_reg[6]),
        .I1(i_fu_70_reg[4]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(i_fu_70_reg[5]),
        .I5(ram_reg_i_49_n_3),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'h0999FAAA)) 
    ram_reg_i_4
       (.I0(i_fu_70_reg[5]),
        .I1(i_fu_70_reg[4]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I4(ram_reg_i_49_n_3),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    ram_reg_i_49
       (.I0(i_fu_70_reg[0]),
        .I1(i_fu_70_reg[1]),
        .I2(i_fu_70_reg[2]),
        .I3(ap_loop_init_int),
        .I4(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I5(i_fu_70_reg[3]),
        .O(ram_reg_i_49_n_3));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    ram_reg_i_5
       (.I0(i_fu_70_reg[3]),
        .I1(i_fu_70_reg[2]),
        .I2(i_fu_70_reg[1]),
        .I3(i_fu_70_reg[0]),
        .I4(ram_reg_i_50_n_3),
        .I5(i_fu_70_reg[4]),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_50
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_i_50_n_3));
  LUT6 #(
    .INIT(64'h0AAA0AAA0AAA0999)) 
    ram_reg_i_6
       (.I0(i_fu_70_reg[3]),
        .I1(i_fu_70_reg[2]),
        .I2(ap_loop_init_int),
        .I3(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I4(i_fu_70_reg[1]),
        .I5(i_fu_70_reg[0]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h0EEE0111)) 
    ram_reg_i_7
       (.I0(i_fu_70_reg[0]),
        .I1(i_fu_70_reg[1]),
        .I2(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(i_fu_70_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h2A15)) 
    ram_reg_i_8
       (.I0(i_fu_70_reg[1]),
        .I1(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(i_fu_70_reg[0]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_i_9
       (.I0(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_70_reg[0]),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi
   (ap_rst_n_inv,
    gmem_AWREADY,
    gmem_WREADY,
    gmem_BVALID,
    gmem_ARREADY,
    gmem_RVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    full_n_reg,
    full_n_reg_0,
    D,
    \ap_CS_fsm_reg[24] ,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    m_axi_gmem_ARADDR,
    empty_n_reg,
    E,
    dout_vld_reg,
    ap_NS_fsm,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    dout,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter9,
    ap_rst_n,
    ap_enable_reg_pp0_iter8_0,
    ap_block_pp0_stage0_11001,
    push,
    pop,
    push_1,
    Q,
    push_2,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    \data_p2_reg[32] ,
    ap_enable_reg_pp0_iter15,
    state_fu_184,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    gmem_addr_reg_793,
    j_reg_401,
    input_r_TVALID_int_regslice,
    read_coefs_fu_180,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[10] ,
    m_axi_gmem_AWREADY,
    in,
    din);
  output ap_rst_n_inv;
  output gmem_AWREADY;
  output gmem_WREADY;
  output gmem_BVALID;
  output gmem_ARREADY;
  output gmem_RVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output full_n_reg;
  output full_n_reg_0;
  output [5:0]D;
  output \ap_CS_fsm_reg[24] ;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output [61:0]m_axi_gmem_ARADDR;
  output empty_n_reg;
  output [0:0]E;
  output [0:0]dout_vld_reg;
  output [1:0]ap_NS_fsm;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]dout;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter10;
  input ap_enable_reg_pp0_iter9;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter8_0;
  input ap_block_pp0_stage0_11001;
  input push;
  input pop;
  input push_1;
  input [9:0]Q;
  input push_2;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32] ;
  input ap_enable_reg_pp0_iter15;
  input [1:0]state_fu_184;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]gmem_addr_reg_793;
  input [1:0]j_reg_401;
  input input_r_TVALID_int_regslice;
  input read_coefs_fu_180;
  input \ap_CS_fsm_reg[22] ;
  input [0:0]\ap_CS_fsm_reg[16] ;
  input \ap_CS_fsm_reg[10] ;
  input m_axi_gmem_AWREADY;
  input [61:0]in;
  input [31:0]din;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[24] ;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_0;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire \buff_wdata/pop ;
  wire burst_end;
  wire bus_write_n_49;
  wire bus_write_n_50;
  wire bus_write_n_51;
  wire bus_write_n_52;
  wire bus_write_n_8;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [31:0]din;
  wire [31:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [0:0]dout_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [61:0]gmem_addr_reg_793;
  wire [61:0]in;
  wire input_r_TVALID_int_regslice;
  wire [1:0]j_reg_401;
  wire last_resp;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire pop;
  wire push;
  wire push_1;
  wire push_2;
  wire read_coefs_fu_180;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_rreq/load_p2 ;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [1:0]state_fu_184;
  wire store_unit_n_21;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (RVALID_Dummy));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[2],AWADDR_Dummy}),
        .E(bus_write_n_8),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_50),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[2] (\rs_wreq/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg(bus_write_n_51),
        .dout_vld_reg_0(store_unit_n_21),
        .empty_n_reg(bus_write_n_49),
        .empty_n_reg_0(bus_write_n_52),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .push_1(push_1),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D(D[1:0]),
        .E(\rs_rreq/load_p2 ),
        .Q({Q[9:8],Q[3:0]}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[2] (E),
        .ap_NS_fsm(ap_NS_fsm[0]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_0(ap_enable_reg_pp0_iter8_0),
        .ap_rst_n(ap_rst_n),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[61]_0 (\dout_reg[61]_0 ),
        .dout_vld_reg(gmem_RVALID),
        .full_n_reg(gmem_ARREADY),
        .full_n_reg_0(full_n_reg),
        .gmem_addr_reg_793(gmem_addr_reg_793),
        .j_reg_401(j_reg_401),
        .mem_reg(RVALID_Dummy),
        .push(push),
        .push_0(\buff_rdata/push ),
        .ready_for_outstanding_reg_0(\ap_CS_fsm_reg[24] ),
        .state_fu_184(state_fu_184),
        .\tmp_len_reg[31]_0 ({ARLEN_Dummy[31],ARLEN_Dummy[2],ARADDR_Dummy}));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D[5:2]),
        .E(bus_write_n_8),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .ap_NS_fsm(ap_NS_fsm[1]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(gmem_BVALID),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(bus_write_n_49),
        .dout_vld_reg_2({Q[9:4],Q[0]}),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(store_unit_n_21),
        .full_n_reg(gmem_AWREADY),
        .full_n_reg_0(gmem_WREADY),
        .full_n_reg_1(full_n_reg_0),
        .in(in),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .j_reg_401(j_reg_401),
        .last_resp(last_resp),
        .mem_reg(bus_write_n_52),
        .mem_reg_0(bus_write_n_51),
        .mem_reg_1(bus_write_n_50),
        .need_wrsp(need_wrsp),
        .pop(pop),
        .pop_0(\buff_wdata/pop ),
        .push_1(push_1),
        .push_2(push_2),
        .read_coefs_fu_180(read_coefs_fu_180),
        .resp_ready__1(resp_ready__1),
        .state_fu_184(state_fu_184),
        .\tmp_len_reg[31]_0 ({AWLEN_Dummy[31],AWLEN_Dummy[2],AWADDR_Dummy}),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo
   (wreq_valid,
    full_n_reg_0,
    push,
    S,
    Q,
    \dout_reg[64] ,
    D,
    SR,
    ap_clk,
    push_2,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    ap_rst_n,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    in);
  output wreq_valid;
  output full_n_reg_0;
  output push;
  output [0:0]S;
  output [62:0]Q;
  output \dout_reg[64] ;
  output [0:0]D;
  input [0:0]SR;
  input ap_clk;
  input push_2;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[16] ;
  input [1:0]\ap_CS_fsm_reg[16]_0 ;
  input [61:0]in;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[16] ;
  wire [1:0]\ap_CS_fsm_reg[16]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[64] ;
  wire dout_vld_i_1__1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__3_n_3;
  wire full_n_i_2_n_3;
  wire full_n_reg_0;
  wire [61:0]in;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_2__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire pop;
  wire push;
  wire push_2;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_3),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\raddr_reg_n_3_[0] ),
        .\dout_reg[64]_2 (\raddr_reg_n_3_[1] ),
        .in(in),
        .pop(pop),
        .push(push),
        .push_2(push_2),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\ap_CS_fsm_reg[16] ),
        .I1(\ap_CS_fsm_reg[16]_0 [0]),
        .I2(full_n_reg_0),
        .I3(\ap_CS_fsm_reg[16]_0 [1]),
        .O(D));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_3),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_3),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(empty_n_i_2_n_3),
        .I3(pop),
        .I4(push_2),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(empty_n_i_2_n_3),
        .I2(full_n_i_2_n_3),
        .I3(full_n_reg_0),
        .I4(push_2),
        .I5(pop),
        .O(full_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__3 
       (.I0(pop),
        .I1(push_2),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(pop),
        .I3(push_2),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push_2),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(AWREADY_Dummy),
        .I4(wreq_valid),
        .I5(empty_n_reg_n_3),
        .O(\mOutPtr[3]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(pop),
        .I4(push_2),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[2]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[3]_i_2__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push_2),
        .I2(empty_n_reg_n_3),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push_2),
        .I5(pop),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push_2),
        .I5(pop),
        .O(\raddr[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo_12
   (full_n_reg_0,
    full_n_reg_1,
    ready_for_outstanding,
    gmem_RREADY,
    E,
    S,
    Q,
    \dout_reg[64] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_NS_fsm,
    SR,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ready_for_outstanding_reg,
    ap_enable_reg_pp0_iter8,
    dout,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    ap_rst_n,
    \dout_reg[16]__0 ,
    ap_block_pp0_stage0_11001,
    ready_for_outstanding_reg_0,
    ap_enable_reg_pp0_iter8_0,
    state_fu_184,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    gmem_addr_reg_793,
    j_reg_401);
  output full_n_reg_0;
  output full_n_reg_1;
  output ready_for_outstanding;
  output gmem_RREADY;
  output [0:0]E;
  output [0:0]S;
  output [62:0]Q;
  output \dout_reg[64] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]ap_NS_fsm;
  input [0:0]SR;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ready_for_outstanding_reg;
  input ap_enable_reg_pp0_iter8;
  input [0:0]dout;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input ap_rst_n;
  input [5:0]\dout_reg[16]__0 ;
  input ap_block_pp0_stage0_11001;
  input ready_for_outstanding_reg_0;
  input ap_enable_reg_pp0_iter8_0;
  input [1:0]state_fu_184;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]gmem_addr_reg_793;
  input [1:0]j_reg_401;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_0;
  wire ap_rst_n;
  wire [0:0]dout;
  wire [5:0]\dout_reg[16]__0 ;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[64] ;
  wire dout_vld_i_1__4_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__3_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__3_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_RREADY;
  wire [61:0]gmem_addr_reg_793;
  wire [1:0]j_reg_401;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire ready_for_outstanding_reg_0;
  wire rreq_valid;
  wire [1:0]state_fu_184;
  wire tmp_valid_reg;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl_13 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_3),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[61]_1 (\dout_reg[61]_0 ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\raddr_reg_n_3_[0] ),
        .\dout_reg[64]_2 (\raddr_reg_n_3_[1] ),
        .gmem_addr_reg_793(gmem_addr_reg_793),
        .j_reg_401(j_reg_401),
        .\mem_reg[3][0]_srl4_i_2_0 ({\dout_reg[16]__0 [5:4],\dout_reg[16]__0 [2]}),
        .\mem_reg[3][0]_srl4_i_2_1 (full_n_reg_0),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_i_1 
       (.I0(\dout_reg[16]__0 [2]),
        .I1(full_n_reg_0),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_3),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_3),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(empty_n_i_2__3_n_3),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__3_n_3),
        .I2(full_n_i_2__3_n_3),
        .I3(full_n_reg_0),
        .I4(push),
        .I5(pop),
        .O(full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gmem_addr_reg_252[61]_i_3 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ready_for_outstanding_reg),
        .I3(ap_enable_reg_pp0_iter8),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_3),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF2E222E222E22)) 
    mem_reg_i_4
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ready_for_outstanding_reg_0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter8_0),
        .I4(\dout_reg[16]__0 [3]),
        .I5(ready_for_outstanding_reg),
        .O(gmem_RREADY));
  LUT6 #(
    .INIT(64'h0000AAEA00000000)) 
    mem_reg_i_5
       (.I0(\dout_reg[16]__0 [1]),
        .I1(\dout_reg[16]__0 [0]),
        .I2(state_fu_184[1]),
        .I3(state_fu_184[0]),
        .I4(full_n_reg_1),
        .I5(ap_enable_reg_pp0_iter8),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(gmem_RREADY),
        .I1(dout),
        .O(ready_for_outstanding));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0F77)) 
    tmp_product_i_1
       (.I0(\dout_reg[16]__0 [1]),
        .I1(full_n_reg_1),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\dout_reg[16]__0 [5]),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    full_n_reg_0,
    full_n_reg_1,
    \ap_CS_fsm_reg[24] ,
    D,
    ap_NS_fsm,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_enable_reg_pp0_iter10,
    \ap_CS_fsm_reg[17] ,
    ap_enable_reg_pp0_iter9,
    ap_rst_n,
    push_1,
    pop_0,
    dout_vld_reg_1,
    ap_block_pp0_stage0_11001,
    j_reg_401,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output WVALID_Dummy;
  output full_n_reg_0;
  output full_n_reg_1;
  output \ap_CS_fsm_reg[24] ;
  output [0:0]D;
  output [0:0]ap_NS_fsm;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_enable_reg_pp0_iter10;
  input \ap_CS_fsm_reg[17] ;
  input ap_enable_reg_pp0_iter9;
  input ap_rst_n;
  input push_1;
  input pop_0;
  input [3:0]dout_vld_reg_1;
  input ap_block_pp0_stage0_11001;
  input [1:0]j_reg_401;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[24] ;
  wire [0:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire [3:0]dout_vld_reg_1;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_3;
  wire full_n_i_2__1_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [1:0]j_reg_401;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_1__2_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire pop_0;
  wire push_1;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] ,\waddr_reg_n_3_[1] ,\waddr_reg_n_3_[0] }),
        .SR(SR),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .din(din),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_1[3:2]),
        .full_n_reg(full_n_reg_1),
        .\i_fu_94_reg[6] (full_n_reg_0),
        .\i_fu_94_reg[6]_0 (\ap_CS_fsm_reg[17] ),
        .j_reg_401(j_reg_401),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .pop_0(pop_0),
        .push_1(push_1),
        .raddr(raddr),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(full_n_reg_0),
        .I1(dout_vld_reg_1[1]),
        .I2(dout_vld_reg_1[0]),
        .I3(\ap_CS_fsm_reg[17] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_i_1 
       (.I0(full_n_reg_0),
        .I1(dout_vld_reg_1[1]),
        .O(ap_NS_fsm));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_3),
        .I1(pop_0),
        .I2(push_1),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_3),
        .I2(full_n_reg_0),
        .I3(push_1),
        .I4(pop_0),
        .O(full_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000088C88888)) 
    \mOutPtr[4]_i_3 
       (.I0(dout_vld_reg_1[1]),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(pop_0),
        .O(mOutPtr18_out));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[3]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    E,
    full_n_reg_0,
    push__0,
    resp_ready__1,
    push,
    Q,
    ap_clk,
    SR,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    last_resp,
    pop,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output push__0;
  output resp_ready__1;
  input push;
  input [0:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \mOutPtr_reg[3]_0 ;
  input [0:0]\mOutPtr_reg[3]_1 ;
  input last_resp;
  input pop;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_2__2_n_3;
  wire [0:0]full_n_reg_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [0:0]\mOutPtr_reg[3]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire need_wrsp;
  wire pop;
  wire pop_0;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_3 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_6),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (raddr_reg),
        .dout_vld_reg(empty_n_reg_n_3),
        .empty_n_reg(U_fifo_srl_n_18),
        .full_n_reg(full_n_i_2__2_n_3),
        .full_n_reg_0(full_n_reg_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3]_0 ),
        .\mOutPtr_reg[3]_1 (\mOutPtr_reg[3]_1 ),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_3_[4] ,\mOutPtr_reg_n_3_[3] ,\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .need_wrsp(need_wrsp),
        .pop(pop),
        .pop_0(pop_0),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_8),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(U_fifo_srl_n_7),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_3),
        .I1(pop_0),
        .I2(wrsp_ready),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_14
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    resp_ready__1,
    Q,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 );
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input resp_ready__1;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__8_n_3;
  wire empty_n_reg_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__8_n_3;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr[2]_i_1__7_n_3 ;
  wire \mOutPtr[3]_i_1__7_n_3 ;
  wire \mOutPtr[4]_i_1__4_n_3 ;
  wire \mOutPtr[4]_i_2__3_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_3 ;
  wire \raddr[1]_i_1__2_n_3 ;
  wire \raddr[2]_i_1__2_n_3 ;
  wire \raddr[3]_i_1__2_n_3 ;
  wire \raddr[3]_i_2__2_n_3 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_15 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_5),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_3),
        .empty_n_reg(U_fifo_srl_n_6),
        .full_n_reg(full_n_i_2__8_n_3),
        .full_n_reg_0(fifo_resp_ready),
        .last_resp(last_resp),
        .pop(pop),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_3),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready__1),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_3),
        .O(\mOutPtr[4]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready__1),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[2]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[3]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[4]_i_2__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_3),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_3),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_n_3),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(resp_ready__1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_3),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_3 ),
        .D(\raddr[0]_i_1__3_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_3 ),
        .D(\raddr[1]_i_1__2_n_3 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_3 ),
        .D(\raddr[2]_i_1__2_n_3 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_3 ),
        .D(\raddr[3]_i_2__2_n_3 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_16
   (burst_valid,
    empty_n_reg_0,
    \could_multi_bursts.last_loop__10 ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    din,
    ap_clk,
    SR,
    pop,
    ap_rst_n,
    p_13_in,
    push,
    Q,
    \dout_reg[0] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output empty_n_reg_0;
  output \could_multi_bursts.last_loop__10 ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input ap_rst_n;
  input p_13_in;
  input push;
  input [0:0]Q;
  input \dout_reg[0] ;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\sect_len_buf_reg[9]_0 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_i_1__10_n_3;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__10_n_3;
  wire empty_n_reg_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__10_n_3;
  wire full_n_i_2__10_n_3;
  wire full_n_reg_n_3;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire \mOutPtr[3]_i_1__6_n_3 ;
  wire \mOutPtr[4]_i_1__3_n_3 ;
  wire \mOutPtr[4]_i_2__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__4_n_3 ;
  wire \raddr[1]_i_1__1_n_3 ;
  wire \raddr[2]_i_1__1_n_3 ;
  wire \raddr[3]_i_1__1_n_3 ;
  wire \raddr[3]_i_2__1_n_3 ;
  wire [3:0]raddr_reg;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [5:0]\sect_len_buf_reg[9]_0 ;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_19 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (full_n_reg_n_3),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .pop(pop),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5] ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ),
        .\sect_len_buf_reg[9] (\sect_len_buf_reg[9] ),
        .\sect_len_buf_reg[9]_0 (\sect_len_buf_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_3),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__10_n_3),
        .I1(pop),
        .I2(full_n_reg_n_3),
        .I3(p_13_in),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_3),
        .I2(p_13_in),
        .I3(full_n_reg_n_3),
        .I4(pop),
        .O(full_n_i_1__10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__10_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_3),
        .Q(full_n_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_n_3),
        .I1(p_13_in),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(p_13_in),
        .I1(full_n_reg_n_3),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[2]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[3]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[4]_i_2__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(p_13_in),
        .I5(full_n_reg_n_3),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__0 
       (.I0(push),
        .I1(Q),
        .I2(burst_valid),
        .I3(full_n_reg_n_3),
        .I4(p_13_in),
        .I5(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_3 ),
        .D(\raddr[0]_i_1__4_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_3 ),
        .D(\raddr[1]_i_1__1_n_3 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_3 ),
        .D(\raddr[2]_i_1__1_n_3 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_3 ),
        .D(\raddr[3]_i_2__1_n_3 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_17
   (fifo_rctl_ready,
    p_13_in,
    E,
    next_rreq,
    p_14_in,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_0,
    ap_rst_n_0,
    ap_rst_n_1,
    m_axi_gmem_ARREADY_1,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    m_axi_gmem_ARREADY_5,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    rreq_handling_reg_0,
    Q,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    RBURST_READY_Dummy,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.last_loop__10 ,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[3] );
  output fifo_rctl_ready;
  output p_13_in;
  output [0:0]E;
  output next_rreq;
  output p_14_in;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_0;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output m_axi_gmem_ARREADY_1;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output m_axi_gmem_ARREADY_5;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input [0:0]Q;
  input \sect_len_buf_reg[9] ;
  input \sect_len_buf_reg[9]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input RBURST_READY_Dummy;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.last_loop__10 ;
  input [0:0]\sect_addr_buf_reg[2] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire dout_vld_i_1__9_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__9_n_3;
  wire empty_n_reg_n_3;
  wire fifo_rctl_ready;
  wire full_n_i_1__9_n_3;
  wire full_n_i_2__9_n_3;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr[2]_i_1__10_n_3 ;
  wire \mOutPtr[3]_i_1__10_n_3 ;
  wire \mOutPtr[4]_i_1__7_n_3 ;
  wire \mOutPtr[4]_i_2__6_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire need_rlast;
  wire next_rreq;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire pop;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;

  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(m_axi_gmem_ARREADY_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(m_axi_gmem_ARREADY_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(m_axi_gmem_ARREADY_3));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(m_axi_gmem_ARREADY_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(m_axi_gmem_ARREADY_5));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(m_axi_gmem_ARREADY_0));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_3),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_3),
        .Q(need_rlast),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__9_n_3),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_3),
        .I4(fifo_rctl_ready),
        .I5(p_13_in),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_3),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(pop),
        .O(full_n_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_3),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_3),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_3 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__7 
       (.I0(fifo_rctl_ready),
        .I1(p_13_in),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_3),
        .O(\mOutPtr[4]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(p_13_in),
        .I1(fifo_rctl_ready),
        .I2(empty_n_reg_n_3),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_3 ),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_3 ),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_3 ),
        .D(\mOutPtr[2]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_3 ),
        .D(\mOutPtr[3]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_3 ),
        .D(\mOutPtr[4]_i_2__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_14_in),
        .I2(CO),
        .I3(Q),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(p_14_in),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[9] ),
        .I1(\sect_len_buf_reg[9]_0 ),
        .I2(p_13_in),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1__0 
       (.I0(p_14_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(Q),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    empty_n_reg_0,
    D,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    pop,
    dout_vld_reg_2,
    ap_block_pp0_stage0_11001,
    ap_enable_reg_pp0_iter15,
    dout_vld_reg_3,
    input_r_TVALID_int_regslice,
    state_fu_184,
    read_coefs_fu_180,
    \ap_CS_fsm_reg[22] ,
    E);
  output dout_vld_reg_0;
  output ursp_ready;
  output empty_n_reg_0;
  output [1:0]D;
  output [0:0]dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input pop;
  input dout_vld_reg_2;
  input ap_block_pp0_stage0_11001;
  input ap_enable_reg_pp0_iter15;
  input [1:0]dout_vld_reg_3;
  input input_r_TVALID_int_regslice;
  input [1:0]state_fu_184;
  input read_coefs_fu_180;
  input \ap_CS_fsm_reg[22] ;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[22] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter15;
  wire ap_rst_n;
  wire dout_vld_i_1__0_n_3;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire [1:0]dout_vld_reg_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__2_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2__0_n_3;
  wire input_r_TVALID_int_regslice;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_2__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire pop;
  wire push__0;
  wire read_coefs_fu_180;
  wire [1:0]state_fu_184;
  wire ursp_ready;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(dout_vld_reg_1),
        .I1(input_r_TVALID_int_regslice),
        .I2(dout_vld_reg_3[0]),
        .I3(state_fu_184[1]),
        .I4(state_fu_184[0]),
        .I5(read_coefs_fu_180),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_3[1]),
        .I2(\ap_CS_fsm_reg[22] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBFFAAAA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_2),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_3[1]),
        .O(dout_vld_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(empty_n_i_2__2_n_3),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_3),
        .I2(full_n_i_2__0_n_3),
        .I3(ursp_ready),
        .I4(push__0),
        .I5(pop),
        .O(full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_reg_390[7]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_3[1]),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__1 
       (.I0(pop),
        .I1(push__0),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(pop),
        .I3(push__0),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(pop),
        .I4(push__0),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    E,
    D,
    dout,
    SR,
    ap_clk,
    mem_reg,
    gmem_RREADY,
    ap_rst_n,
    ap_enable_reg_pp0_iter8_0,
    ap_block_pp0_stage0_11001,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    Q,
    \ap_CS_fsm_reg[10] ,
    din);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]E;
  output [1:0]D;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input [0:0]mem_reg;
  input gmem_RREADY;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter8_0;
  input ap_block_pp0_stage0_11001;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[2]_1 ;
  input [0:0]Q;
  input \ap_CS_fsm_reg[10] ;
  input [33:0]din;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8_0;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1_n_3;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__4_n_3;
  wire empty_n_i_3_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_2__4_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_reg_0;
  wire gmem_RREADY;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[3]_i_2__2_n_3 ;
  wire \mOutPtr[3]_i_3__0_n_3 ;
  wire \mOutPtr[4]_i_1_n_3 ;
  wire \mOutPtr[4]_i_2__7_n_3 ;
  wire \mOutPtr[4]_i_3__7_n_3 ;
  wire \mOutPtr[5]_i_1_n_3 ;
  wire \mOutPtr[5]_i_2_n_3 ;
  wire \mOutPtr[5]_i_3_n_3 ;
  wire \mOutPtr[6]_i_1_n_3 ;
  wire \mOutPtr[6]_i_2_n_3 ;
  wire \mOutPtr[6]_i_3_n_3 ;
  wire \mOutPtr[7]_i_1_n_3 ;
  wire \mOutPtr[7]_i_2_n_3 ;
  wire \mOutPtr[7]_i_3_n_3 ;
  wire \mOutPtr[8]_i_1_n_3 ;
  wire \mOutPtr[8]_i_2_n_3 ;
  wire \mOutPtr[8]_i_3_n_3 ;
  wire \mOutPtr[8]_i_4_n_3 ;
  wire \mOutPtr[8]_i_5_n_3 ;
  wire \mOutPtr[8]_i_6_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire \mOutPtr_reg_n_3_[5] ;
  wire \mOutPtr_reg_n_3_[6] ;
  wire \mOutPtr_reg_n_3_[7] ;
  wire \mOutPtr_reg_n_3_[8] ;
  wire [0:0]mem_reg;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire \raddr_reg_n_3_[3] ;
  wire \raddr_reg_n_3_[4] ;
  wire \raddr_reg_n_3_[5] ;
  wire \raddr_reg_n_3_[6] ;
  wire \raddr_reg_n_3_[7] ;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[1]_i_2_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[3]_i_2_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[5]_i_1_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[7]_i_1_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_3_[7] ,\waddr_reg_n_3_[6] ,\waddr_reg_n_3_[5] ,\waddr_reg_n_3_[4] ,\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] ,\waddr_reg_n_3_[1] ,\waddr_reg_n_3_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .full_n_reg(E),
        .gmem_RREADY(gmem_RREADY),
        .mem_reg_0(empty_n_reg_n_3),
        .mem_reg_1(full_n_reg_0),
        .mem_reg_2(mem_reg),
        .\raddr_reg_reg[0]_0 (\raddr_reg_n_3_[0] ),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_3_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_3_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_3_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_3_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_3_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_3_[6] ),
        .\raddr_reg_reg[7]_0 (dout_vld_reg_0),
        .\raddr_reg_reg[7]_1 (\raddr_reg_n_3_[7] ),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[10] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_3),
        .I1(dout_vld_reg_0),
        .I2(gmem_RREADY),
        .O(dout_vld_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_3),
        .I1(gmem_RREADY),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_n_3),
        .I4(full_n_reg_0),
        .I5(mem_reg),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(empty_n_i_3_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[7] ),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2__4_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[4] ),
        .I3(\mOutPtr_reg_n_3_[8] ),
        .I4(\mOutPtr_reg_n_3_[6] ),
        .O(empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_3),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(\mOutPtr[8]_i_5_n_3 ),
        .I5(\mOutPtr[8]_i_4_n_3 ),
        .O(full_n_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__4
       (.I0(full_n_i_3__0_n_3),
        .I1(\mOutPtr_reg_n_3_[5] ),
        .I2(\mOutPtr_reg_n_3_[3] ),
        .I3(\mOutPtr_reg_n_3_[8] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[7] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(full_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h9699666699999999)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(gmem_RREADY),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_n_3),
        .I5(E),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEEE7EEEE11181111)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr[8]_i_4_n_3 ),
        .I3(\mOutPtr[8]_i_5_n_3 ),
        .I4(E),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr[3]_i_2__2_n_3 ),
        .I1(\mOutPtr[8]_i_4_n_3 ),
        .I2(\mOutPtr[8]_i_5_n_3 ),
        .I3(E),
        .I4(\mOutPtr[3]_i_3__0_n_3 ),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[3]_i_2__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[3]_i_3__0 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[3]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr[4]_i_2__7_n_3 ),
        .I1(\mOutPtr[8]_i_4_n_3 ),
        .I2(\mOutPtr[8]_i_5_n_3 ),
        .I3(E),
        .I4(\mOutPtr[4]_i_3__7_n_3 ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[4]_i_2__7 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[4]_i_2__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[4]_i_3__7 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[4]_i_3__7_n_3 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_3 ),
        .I1(\mOutPtr[8]_i_4_n_3 ),
        .I2(\mOutPtr[8]_i_5_n_3 ),
        .I3(E),
        .I4(\mOutPtr[5]_i_3_n_3 ),
        .I5(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[6]_i_2_n_3 ),
        .I1(\mOutPtr[8]_i_4_n_3 ),
        .I2(\mOutPtr[8]_i_5_n_3 ),
        .I3(E),
        .I4(\mOutPtr[6]_i_3_n_3 ),
        .I5(\mOutPtr_reg_n_3_[6] ),
        .O(\mOutPtr[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .I5(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[7]_i_2_n_3 ),
        .I1(\mOutPtr[8]_i_4_n_3 ),
        .I2(\mOutPtr[8]_i_5_n_3 ),
        .I3(E),
        .I4(\mOutPtr[7]_i_3_n_3 ),
        .I5(\mOutPtr_reg_n_3_[7] ),
        .O(\mOutPtr[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr[6]_i_2_n_3 ),
        .I1(\mOutPtr_reg_n_3_[6] ),
        .O(\mOutPtr[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr[6]_i_3_n_3 ),
        .O(\mOutPtr[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(gmem_RREADY),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_n_3),
        .O(\mOutPtr[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h54555755ABAAA8AA)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr[8]_i_3_n_3 ),
        .I1(\mOutPtr[8]_i_4_n_3 ),
        .I2(\mOutPtr[8]_i_5_n_3 ),
        .I3(E),
        .I4(\mOutPtr[8]_i_6_n_3 ),
        .I5(\mOutPtr_reg_n_3_[8] ),
        .O(\mOutPtr[8]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr[6]_i_2_n_3 ),
        .I2(\mOutPtr_reg_n_3_[7] ),
        .O(\mOutPtr[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A88888)) 
    \mOutPtr[8]_i_4 
       (.I0(empty_n_reg_n_3),
        .I1(D[1]),
        .I2(ap_enable_reg_pp0_iter8_0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg[2]_1 ),
        .O(\mOutPtr[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[8]_i_5 
       (.I0(empty_n_reg_n_3),
        .I1(dout_vld_reg_0),
        .O(\mOutPtr[8]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[8]_i_6 
       (.I0(\mOutPtr_reg_n_3_[7] ),
        .I1(\mOutPtr[6]_i_3_n_3 ),
        .I2(\mOutPtr_reg_n_3_[6] ),
        .O(\mOutPtr[8]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[4]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[5]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[6]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[7]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[8]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_3_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[0] ),
        .O(\waddr[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[6] ),
        .O(\waddr[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr[3]_i_2_n_3 ),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr[3]_i_2_n_3 ),
        .O(\waddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_3_[0] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[1] ),
        .O(\waddr[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr_reg_n_3_[7] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr[7]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\waddr[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_3_[7] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr[7]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\waddr[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr[7]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\waddr[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[1] ),
        .O(\waddr[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(\waddr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized4
   (burst_valid,
    fifo_burst_ready,
    E,
    \could_multi_bursts.next_loop ,
    pop,
    wreq_handling_reg,
    next_wreq,
    p_14_in,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    dout_vld_reg_0,
    wreq_handling_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    in,
    \could_multi_bursts.sect_handling_reg ,
    SR,
    ap_clk,
    push_1,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WVALID_Dummy,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    fifo_resp_ready,
    Q,
    CO,
    wreq_handling_reg_1,
    wreq_handling_reg_2,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[0]_0 ,
    WLAST_Dummy_reg_0,
    \sect_addr_buf_reg[2] ,
    sel);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]E;
  output \could_multi_bursts.next_loop ;
  output pop;
  output [0:0]wreq_handling_reg;
  output next_wreq;
  output p_14_in;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output dout_vld_reg_0;
  output wreq_handling_reg_0;
  output WVALID_Dummy_reg;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output [0:0]ap_rst_n_3;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg ;
  input [0:0]SR;
  input ap_clk;
  input push_1;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WVALID_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input fifo_resp_ready;
  input [7:0]Q;
  input [0:0]CO;
  input wreq_handling_reg_1;
  input [0:0]wreq_handling_reg_2;
  input [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  input WLAST_Dummy_reg_0;
  input [0:0]\sect_addr_buf_reg[2] ;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire [0:0]ap_rst_n_3;
  wire burst_valid;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__5_n_3;
  wire empty_n_reg_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__5_n_3;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire next_wreq;
  wire p_14_in;
  wire pop;
  wire pop_0;
  wire push_1;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__0_n_3 ;
  wire [3:0]raddr_reg;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire [0:0]wreq_handling_reg_2;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_5),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_3),
        .ap_rst_n_1(ap_rst_n_1),
        .\could_multi_bursts.awlen_buf_reg[0] (\could_multi_bursts.awlen_buf_reg[0] ),
        .\could_multi_bursts.awlen_buf_reg[0]_0 (\could_multi_bursts.awlen_buf_reg[0]_0 ),
        .\dout[3]_i_2_0 (Q),
        .\dout_reg[0]_0 (burst_valid),
        .dout_vld_reg(empty_n_reg_n_3),
        .empty_n_reg(U_fifo_srl_n_6),
        .empty_n_reg_0(U_fifo_srl_n_16),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__5_n_3),
        .in(in),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_3_[4] ,\mOutPtr_reg_n_3_[3] ,\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .pop_0(pop_0),
        .raddr17_in__2(raddr17_in__2),
        .\raddr_reg[0] (\could_multi_bursts.next_loop ),
        .\raddr_reg[0]_0 (fifo_burst_ready),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5] ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(wreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_16),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_3),
        .I1(pop_0),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__0 
       (.I0(push_1),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__0
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__0
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1__0_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_wreq),
        .I1(p_14_in),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(wreq_handling_reg_1),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(CO),
        .I2(wreq_handling_reg_1),
        .I3(wreq_handling_reg_2),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(p_14_in),
        .I2(CO),
        .I3(wreq_handling_reg_2),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized5
   (req_fifo_valid,
    ap_rst_n_0,
    full_n_reg_0,
    sel,
    Q,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    rs_req_ready,
    req_en__0,
    in);
  output req_fifo_valid;
  output ap_rst_n_0;
  output full_n_reg_0;
  output sel;
  output [65:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input rs_req_ready;
  input req_en__0;
  input [65:0]in;

  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__6_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__6_n_3;
  wire empty_n_reg_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__6_n_3;
  wire full_n_i_2__6_n_3;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr[2]_i_1__8_n_3 ;
  wire \mOutPtr[3]_i_1__8_n_3 ;
  wire \mOutPtr[4]_i_1__5_n_3 ;
  wire \mOutPtr[4]_i_2__4_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__3;
  wire \raddr[0]_i_1__1_n_3 ;
  wire \raddr[1]_i_1__3_n_3 ;
  wire \raddr[2]_i_1__3_n_3 ;
  wire \raddr[3]_i_1__3_n_3 ;
  wire \raddr[3]_i_2__3_n_3 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[2]_0 (req_fifo_valid),
        .\dout_reg[2]_1 (empty_n_reg_n_3),
        .\dout_reg[67]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_3),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_3),
        .Q(req_fifo_valid),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_3),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_3),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__8_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_3 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_3),
        .I3(req_fifo_valid),
        .I4(rs_req_ready),
        .I5(req_en__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[2]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[3]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[4]_i_2__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_3),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_3 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr17_in__3),
        .I1(empty_n_reg_n_3),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__3));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_3 ),
        .D(\raddr[0]_i_1__1_n_3 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_3 ),
        .D(\raddr[1]_i_1__3_n_3 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_3 ),
        .D(\raddr[2]_i_1__3_n_3 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_3 ),
        .D(\raddr[3]_i_2__3_n_3 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    D,
    req_en__0,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    empty_n_reg_0,
    empty_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \dout_reg[36]_0 ,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    Q,
    m_axi_gmem_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    in,
    dout_vld_reg_2,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output [3:0]D;
  output req_en__0;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input \dout_reg[36]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [4:0]Q;
  input m_axi_gmem_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input [36:0]in;
  input dout_vld_reg_2;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_i_1__7_n_3;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__7_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_3;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__7_n_3;
  wire full_n_i_2__7_n_3;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr[2]_i_1__9_n_3 ;
  wire \mOutPtr[3]_i_1__9_n_3 ;
  wire \mOutPtr[4]_i_1__6_n_3 ;
  wire \mOutPtr[4]_i_2__5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__2_n_3 ;
  wire \raddr[1]_i_1__4_n_3 ;
  wire \raddr[2]_i_1__4_n_3 ;
  wire \raddr[3]_i_1__4_n_3 ;
  wire \raddr[3]_i_2__4_n_3 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_3),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .\dout_reg[36]_2 (\dout_reg[36]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__2
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_3),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_3),
        .Q(fifo_valid),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_3),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_3),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_3 ),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_3 ),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_3 ),
        .D(\mOutPtr[2]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_3 ),
        .D(\mOutPtr[3]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_3 ),
        .D(\mOutPtr[4]_i_2__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1__0
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_3),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_3),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_3 ),
        .D(\raddr[0]_i_1__2_n_3 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_3 ),
        .D(\raddr[1]_i_1__4_n_3 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_3 ),
        .D(\raddr[2]_i_1__4_n_3 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_3 ),
        .D(\raddr[3]_i_2__4_n_3 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[36]_0 ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_load" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_load
   (full_n_reg,
    dout_vld_reg,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    full_n_reg_0,
    push_0,
    D,
    E,
    \ap_CS_fsm_reg[2] ,
    ap_NS_fsm,
    \tmp_len_reg[31]_0 ,
    dout,
    SR,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    mem_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter8_0,
    ap_block_pp0_stage0_11001,
    ready_for_outstanding_reg_0,
    push,
    ARREADY_Dummy,
    Q,
    state_fu_184,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    gmem_addr_reg_793,
    j_reg_401,
    \ap_CS_fsm_reg[10] ,
    din);
  output full_n_reg;
  output dout_vld_reg;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output full_n_reg_0;
  output push_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]ap_NS_fsm;
  output [63:0]\tmp_len_reg[31]_0 ;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter8;
  input [0:0]mem_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter8_0;
  input ap_block_pp0_stage0_11001;
  input ready_for_outstanding_reg_0;
  input push;
  input ARREADY_Dummy;
  input [5:0]Q;
  input [1:0]state_fu_184;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]gmem_addr_reg_793;
  input [1:0]j_reg_401;
  input \ap_CS_fsm_reg[10] ;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_0;
  wire ap_rst_n;
  wire burst_ready;
  wire [33:0]din;
  wire [31:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire dout_vld_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_8;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_RREADY;
  wire [61:0]gmem_addr_reg_793;
  wire [1:0]j_reg_401;
  wire [0:0]mem_reg;
  wire next_rreq;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg_0;
  wire [0:0]rreq_len;
  wire [1:0]state_fu_184;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire [63:0]\tmp_len_reg[31]_0 ;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.D(D),
        .E(push_0),
        .Q(Q[3]),
        .SR(SR),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8_0(ap_enable_reg_pp0_iter8_0),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout({burst_ready,dout}),
        .dout_vld_reg_0(dout_vld_reg),
        .full_n_reg_0(RREADY_Dummy),
        .gmem_RREADY(gmem_RREADY),
        .\mOutPtr_reg[2]_0 (ready_for_outstanding_reg_0),
        .\mOutPtr_reg[2]_1 (fifo_rreq_n_74),
        .mem_reg(mem_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[67]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo_12 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}),
        .S(fifo_rreq_n_8),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (fifo_rreq_n_74),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_0(ap_enable_reg_pp0_iter8_0),
        .ap_rst_n(ap_rst_n),
        .dout(burst_ready),
        .\dout_reg[16]__0 (Q),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[61]_0 (\dout_reg[61]_0 ),
        .\dout_reg[64] (fifo_rreq_n_72),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .gmem_RREADY(gmem_RREADY),
        .gmem_addr_reg_793(gmem_addr_reg_793),
        .j_reg_401(j_reg_401),
        .push(push),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(dout_vld_reg),
        .ready_for_outstanding_reg_0(ready_for_outstanding_reg_0),
        .state_fu_184(state_fu_184),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_5,tmp_len0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[31],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_8,1'b1}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_72),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_mem" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem
   (full_n_reg,
    rnext,
    \ap_CS_fsm_reg[24] ,
    dout,
    \i_fu_94_reg[6] ,
    ap_enable_reg_pp0_iter10,
    \i_fu_94_reg[6]_0 ,
    ap_enable_reg_pp0_iter9,
    raddr,
    pop_0,
    dout_vld_reg,
    j_reg_401,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    din,
    push_1);
  output full_n_reg;
  output [3:0]rnext;
  output \ap_CS_fsm_reg[24] ;
  output [35:0]dout;
  input \i_fu_94_reg[6] ;
  input ap_enable_reg_pp0_iter10;
  input \i_fu_94_reg[6]_0 ;
  input ap_enable_reg_pp0_iter9;
  input [3:0]raddr;
  input pop_0;
  input [1:0]dout_vld_reg;
  input [1:0]j_reg_401;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [3:0]Q;
  input [31:0]din;
  input push_1;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[24] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter9;
  wire [31:0]din;
  wire [35:0]dout;
  wire [1:0]dout_vld_reg;
  wire full_n_reg;
  wire \i_fu_94_reg[6] ;
  wire \i_fu_94_reg[6]_0 ;
  wire [1:0]j_reg_401;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire pop_0;
  wire push_1;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;

  LUT4 #(
    .INIT(16'h4F44)) 
    \i_fu_94[6]_i_5 
       (.I0(\i_fu_94_reg[6] ),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\i_fu_94_reg[6]_0 ),
        .I3(ap_enable_reg_pp0_iter9),
        .O(full_n_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push_1,push_1,push_1,push_1}));
  LUT4 #(
    .INIT(16'hAEEE)) 
    \mem_reg[3][0]_srl4_i_3__0 
       (.I0(dout_vld_reg[1]),
        .I1(dout_vld_reg[0]),
        .I2(j_reg_401[0]),
        .I3(j_reg_401[1]),
        .O(\ap_CS_fsm_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop_0),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop_0),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop_0),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop_0),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_mem" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem__parameterized0
   (rnext,
    full_n_reg,
    dout,
    \raddr_reg_reg[0]_0 ,
    gmem_RREADY,
    \raddr_reg_reg[7]_0 ,
    mem_reg_0,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[7]_1 ,
    mem_reg_1,
    mem_reg_2,
    ap_rst_n,
    ap_clk,
    SR,
    Q,
    din);
  output [7:0]rnext;
  output full_n_reg;
  output [32:0]dout;
  input \raddr_reg_reg[0]_0 ;
  input gmem_RREADY;
  input \raddr_reg_reg[7]_0 ;
  input mem_reg_0;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[7]_1 ;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [33:0]din;

  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire full_n_reg;
  wire gmem_RREADY;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire mem_reg_i_1_n_3;
  wire mem_reg_n_36;
  wire [7:0]raddr_reg;
  wire \raddr_reg[2]_i_2_n_3 ;
  wire \raddr_reg[3]_i_2__0_n_3 ;
  wire \raddr_reg[4]_i_2_n_3 ;
  wire \raddr_reg[5]_i_2_n_3 ;
  wire \raddr_reg[6]_i_2_n_3 ;
  wire \raddr_reg[7]_i_2_n_3 ;
  wire \raddr_reg[7]_i_3_n_3 ;
  wire \raddr_reg[7]_i_4_n_3 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire \raddr_reg_reg[7]_1 ;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_36}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_3),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({full_n_reg,full_n_reg,full_n_reg,full_n_reg}));
  LUT4 #(
    .INIT(16'hA2FF)) 
    mem_reg_i_1
       (.I0(mem_reg_0),
        .I1(\raddr_reg_reg[7]_0 ),
        .I2(gmem_RREADY),
        .I3(ap_rst_n),
        .O(mem_reg_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_1),
        .I1(mem_reg_2),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h65AA20AA)) 
    \raddr_reg[0]_i_1 
       (.I0(\raddr_reg_reg[0]_0 ),
        .I1(gmem_RREADY),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(mem_reg_0),
        .I4(\raddr_reg[7]_i_2_n_3 ),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h33F38808BBFB0000)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_3 ),
        .I1(mem_reg_0),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(gmem_RREADY),
        .I4(\raddr_reg_reg[1]_0 ),
        .I5(\raddr_reg_reg[0]_0 ),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h33F38808BBFB0000)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_3 ),
        .I1(mem_reg_0),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(gmem_RREADY),
        .I4(\raddr_reg_reg[2]_0 ),
        .I5(\raddr_reg[2]_i_2_n_3 ),
        .O(rnext[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[2]_i_2 
       (.I0(\raddr_reg_reg[1]_0 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .O(\raddr_reg[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h33F38808BBFB0000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_3 ),
        .I1(mem_reg_0),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(gmem_RREADY),
        .I4(\raddr_reg_reg[3]_0 ),
        .I5(\raddr_reg[3]_i_2__0_n_3 ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \raddr_reg[3]_i_2__0 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .O(\raddr_reg[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h33F38808BBFB0000)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_3 ),
        .I1(mem_reg_0),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(gmem_RREADY),
        .I4(\raddr_reg_reg[4]_0 ),
        .I5(\raddr_reg[4]_i_2_n_3 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h33F38808BBFB0000)) 
    \raddr_reg[5]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_3 ),
        .I1(mem_reg_0),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(gmem_RREADY),
        .I4(\raddr_reg_reg[5]_0 ),
        .I5(\raddr_reg[5]_i_2_n_3 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h33F38808BBFB0000)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_3 ),
        .I1(mem_reg_0),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(gmem_RREADY),
        .I4(\raddr_reg_reg[6]_0 ),
        .I5(\raddr_reg[6]_i_2_n_3 ),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[6]_i_2 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[2]_0 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0A0AAA0ACACAAACA)) 
    \raddr_reg[7]_i_1 
       (.I0(\raddr_reg_reg[7]_1 ),
        .I1(\raddr_reg[7]_i_2_n_3 ),
        .I2(mem_reg_0),
        .I3(\raddr_reg_reg[7]_0 ),
        .I4(gmem_RREADY),
        .I5(\raddr_reg[7]_i_3_n_3 ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg[7]_i_4_n_3 ),
        .O(\raddr_reg[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg[6]_i_2_n_3 ),
        .I1(\raddr_reg_reg[6]_0 ),
        .I2(\raddr_reg_reg[7]_1 ),
        .O(\raddr_reg[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .I2(\raddr_reg_reg[7]_1 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .O(\raddr_reg[7]_i_4_n_3 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_read" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [63:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [63:2]data1;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_3 ;
  wire \end_addr[13]_i_3_n_3 ;
  wire \end_addr[13]_i_4_n_3 ;
  wire \end_addr[13]_i_5_n_3 ;
  wire \end_addr[17]_i_2_n_3 ;
  wire \end_addr[17]_i_3_n_3 ;
  wire \end_addr[17]_i_4_n_3 ;
  wire \end_addr[17]_i_5_n_3 ;
  wire \end_addr[21]_i_2_n_3 ;
  wire \end_addr[21]_i_3_n_3 ;
  wire \end_addr[21]_i_4_n_3 ;
  wire \end_addr[21]_i_5_n_3 ;
  wire \end_addr[25]_i_2_n_3 ;
  wire \end_addr[25]_i_3_n_3 ;
  wire \end_addr[25]_i_4_n_3 ;
  wire \end_addr[25]_i_5_n_3 ;
  wire \end_addr[29]_i_2_n_3 ;
  wire \end_addr[29]_i_3_n_3 ;
  wire \end_addr[29]_i_4_n_3 ;
  wire \end_addr[29]_i_5_n_3 ;
  wire \end_addr[33]_i_2_n_3 ;
  wire \end_addr[33]_i_3_n_3 ;
  wire \end_addr[5]_i_2_n_3 ;
  wire \end_addr[5]_i_3_n_3 ;
  wire \end_addr[5]_i_4_n_3 ;
  wire \end_addr[5]_i_5_n_3 ;
  wire \end_addr[9]_i_2_n_3 ;
  wire \end_addr[9]_i_3_n_3 ;
  wire \end_addr[9]_i_4_n_3 ;
  wire \end_addr[9]_i_5_n_3 ;
  wire \end_addr_reg_n_3_[10] ;
  wire \end_addr_reg_n_3_[11] ;
  wire \end_addr_reg_n_3_[2] ;
  wire \end_addr_reg_n_3_[3] ;
  wire \end_addr_reg_n_3_[4] ;
  wire \end_addr_reg_n_3_[5] ;
  wire \end_addr_reg_n_3_[6] ;
  wire \end_addr_reg_n_3_[7] ;
  wire \end_addr_reg_n_3_[8] ;
  wire \end_addr_reg_n_3_[9] ;
  wire fifo_burst_n_4;
  wire fifo_burst_n_6;
  wire fifo_burst_n_7;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_3;
  wire first_sect_carry__0_i_2__0_n_3;
  wire first_sect_carry__0_i_3__0_n_3;
  wire first_sect_carry__0_i_4__0_n_3;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__1_i_1__0_n_3;
  wire first_sect_carry__1_i_2__0_n_3;
  wire first_sect_carry__1_i_3__0_n_3;
  wire first_sect_carry__1_i_4__0_n_3;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__2_i_1__0_n_3;
  wire first_sect_carry__2_i_2__0_n_3;
  wire first_sect_carry__2_i_3__0_n_3;
  wire first_sect_carry__2_i_4__0_n_3;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__3_i_1__0_n_3;
  wire first_sect_carry__3_i_2__0_n_3;
  wire first_sect_carry__3_n_6;
  wire first_sect_carry_i_1__0_n_3;
  wire first_sect_carry_i_2__0_n_3;
  wire first_sect_carry_i_3__0_n_3;
  wire first_sect_carry_i_4__0_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire last_sect;
  wire last_sect_buf_reg_n_3;
  wire last_sect_carry__0_i_1__0_n_3;
  wire last_sect_carry__0_i_2__0_n_3;
  wire last_sect_carry__0_i_3__0_n_3;
  wire last_sect_carry__0_i_4__0_n_3;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__1_i_1__0_n_3;
  wire last_sect_carry__1_i_2__0_n_3;
  wire last_sect_carry__1_i_3__0_n_3;
  wire last_sect_carry__1_i_4__0_n_3;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__2_i_1__0_n_3;
  wire last_sect_carry__2_i_2__0_n_3;
  wire last_sect_carry__2_i_3__0_n_3;
  wire last_sect_carry__2_i_4__0_n_3;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__3_n_6;
  wire last_sect_carry_i_1__0_n_3;
  wire last_sect_carry_i_2__0_n_3;
  wire last_sect_carry_i_3__0_n_3;
  wire last_sect_carry_i_4__0_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_13_in;
  wire p_14_in;
  wire [2:2]p_1_in;
  wire pop;
  wire push;
  wire rreq_handling_reg_n_3;
  wire rreq_valid;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_181;
  wire rs_rreq_n_182;
  wire rs_rreq_n_183;
  wire rs_rreq_n_184;
  wire rs_rreq_n_19;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[32] ;
  wire \sect_addr_buf_reg_n_3_[33] ;
  wire \sect_addr_buf_reg_n_3_[34] ;
  wire \sect_addr_buf_reg_n_3_[35] ;
  wire \sect_addr_buf_reg_n_3_[36] ;
  wire \sect_addr_buf_reg_n_3_[37] ;
  wire \sect_addr_buf_reg_n_3_[38] ;
  wire \sect_addr_buf_reg_n_3_[39] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[40] ;
  wire \sect_addr_buf_reg_n_3_[41] ;
  wire \sect_addr_buf_reg_n_3_[42] ;
  wire \sect_addr_buf_reg_n_3_[43] ;
  wire \sect_addr_buf_reg_n_3_[44] ;
  wire \sect_addr_buf_reg_n_3_[45] ;
  wire \sect_addr_buf_reg_n_3_[46] ;
  wire \sect_addr_buf_reg_n_3_[47] ;
  wire \sect_addr_buf_reg_n_3_[48] ;
  wire \sect_addr_buf_reg_n_3_[49] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[50] ;
  wire \sect_addr_buf_reg_n_3_[51] ;
  wire \sect_addr_buf_reg_n_3_[52] ;
  wire \sect_addr_buf_reg_n_3_[53] ;
  wire \sect_addr_buf_reg_n_3_[54] ;
  wire \sect_addr_buf_reg_n_3_[55] ;
  wire \sect_addr_buf_reg_n_3_[56] ;
  wire \sect_addr_buf_reg_n_3_[57] ;
  wire \sect_addr_buf_reg_n_3_[58] ;
  wire \sect_addr_buf_reg_n_3_[59] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[60] ;
  wire \sect_addr_buf_reg_n_3_[61] ;
  wire \sect_addr_buf_reg_n_3_[62] ;
  wire \sect_addr_buf_reg_n_3_[63] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[20] ;
  wire \sect_cnt_reg_n_3_[21] ;
  wire \sect_cnt_reg_n_3_[22] ;
  wire \sect_cnt_reg_n_3_[23] ;
  wire \sect_cnt_reg_n_3_[24] ;
  wire \sect_cnt_reg_n_3_[25] ;
  wire \sect_cnt_reg_n_3_[26] ;
  wire \sect_cnt_reg_n_3_[27] ;
  wire \sect_cnt_reg_n_3_[28] ;
  wire \sect_cnt_reg_n_3_[29] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[30] ;
  wire \sect_cnt_reg_n_3_[31] ;
  wire \sect_cnt_reg_n_3_[32] ;
  wire \sect_cnt_reg_n_3_[33] ;
  wire \sect_cnt_reg_n_3_[34] ;
  wire \sect_cnt_reg_n_3_[35] ;
  wire \sect_cnt_reg_n_3_[36] ;
  wire \sect_cnt_reg_n_3_[37] ;
  wire \sect_cnt_reg_n_3_[38] ;
  wire \sect_cnt_reg_n_3_[39] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[40] ;
  wire \sect_cnt_reg_n_3_[41] ;
  wire \sect_cnt_reg_n_3_[42] ;
  wire \sect_cnt_reg_n_3_[43] ;
  wire \sect_cnt_reg_n_3_[44] ;
  wire \sect_cnt_reg_n_3_[45] ;
  wire \sect_cnt_reg_n_3_[46] ;
  wire \sect_cnt_reg_n_3_[47] ;
  wire \sect_cnt_reg_n_3_[48] ;
  wire \sect_cnt_reg_n_3_[49] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[50] ;
  wire \sect_cnt_reg_n_3_[51] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_3 ;
  wire \sect_len_buf[1]_i_1__0_n_3 ;
  wire \sect_len_buf[2]_i_1__0_n_3 ;
  wire \sect_len_buf[3]_i_1__0_n_3 ;
  wire \sect_len_buf[4]_i_1__0_n_3 ;
  wire \sect_len_buf[5]_i_1__0_n_3 ;
  wire \sect_len_buf[6]_i_1__0_n_3 ;
  wire \sect_len_buf[7]_i_1__0_n_3 ;
  wire \sect_len_buf[8]_i_1__0_n_3 ;
  wire \sect_len_buf[9]_i_2__0_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_57),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_8),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_3_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_3 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_3 ,\could_multi_bursts.araddr_buf[4]_i_4_n_3 ,\could_multi_bursts.araddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_3 ,\could_multi_bursts.araddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_16),
        .D(fifo_rctl_n_13),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_16),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_16),
        .D(fifo_rctl_n_15),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_16),
        .D(fifo_rctl_n_17),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_11));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_109),
        .I1(rs_rreq_n_57),
        .O(\end_addr[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_110),
        .I1(rs_rreq_n_57),
        .O(\end_addr[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_111),
        .I1(rs_rreq_n_57),
        .O(\end_addr[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_112),
        .I1(rs_rreq_n_57),
        .O(\end_addr[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_105),
        .I1(rs_rreq_n_57),
        .O(\end_addr[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_106),
        .I1(rs_rreq_n_57),
        .O(\end_addr[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_107),
        .I1(rs_rreq_n_57),
        .O(\end_addr[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_108),
        .I1(rs_rreq_n_57),
        .O(\end_addr[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_101),
        .I1(rs_rreq_n_57),
        .O(\end_addr[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_102),
        .I1(rs_rreq_n_57),
        .O(\end_addr[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_103),
        .I1(rs_rreq_n_57),
        .O(\end_addr[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_104),
        .I1(rs_rreq_n_57),
        .O(\end_addr[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_97),
        .I1(rs_rreq_n_57),
        .O(\end_addr[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_98),
        .I1(rs_rreq_n_57),
        .O(\end_addr[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_99),
        .I1(rs_rreq_n_57),
        .O(\end_addr[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_100),
        .I1(rs_rreq_n_57),
        .O(\end_addr[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_93),
        .I1(rs_rreq_n_57),
        .O(\end_addr[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_94),
        .I1(rs_rreq_n_57),
        .O(\end_addr[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_95),
        .I1(rs_rreq_n_57),
        .O(\end_addr[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_96),
        .I1(rs_rreq_n_57),
        .O(\end_addr[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_91),
        .I1(rs_rreq_n_57),
        .O(\end_addr[33]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_92),
        .I1(rs_rreq_n_57),
        .O(\end_addr[33]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_117),
        .I1(rs_rreq_n_57),
        .O(\end_addr[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_118),
        .I1(rs_rreq_n_57),
        .O(\end_addr[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_119),
        .I1(rs_rreq_n_57),
        .O(\end_addr[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_120),
        .I1(p_1_in),
        .O(\end_addr[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_113),
        .I1(rs_rreq_n_57),
        .O(\end_addr[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_114),
        .I1(rs_rreq_n_57),
        .O(\end_addr[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_115),
        .I1(rs_rreq_n_57),
        .O(\end_addr[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_116),
        .I1(rs_rreq_n_57),
        .O(\end_addr[9]_i_5_n_3 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_176),
        .Q(\end_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_175),
        .Q(\end_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_174),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_173),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_172),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_184),
        .Q(\end_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_183),
        .Q(\end_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_182),
        .Q(\end_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_129),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_128),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_127),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_181),
        .Q(\end_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_126),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_124),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_123),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_180),
        .Q(\end_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_179),
        .Q(\end_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_178),
        .Q(\end_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_177),
        .Q(\end_addr_reg_n_3_[9] ),
        .R(SR));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_16 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0] (last_sect_buf_reg_n_3),
        .\dout_reg[0]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_4),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .pop(pop),
        .push(push),
        .\sect_len_buf_reg[5] (fifo_burst_n_7),
        .\sect_len_buf_reg[8] (fifo_burst_n_6),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] }),
        .\sect_len_buf_reg[9]_0 (\could_multi_bursts.loop_cnt_reg ));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_17 fifo_rctl
       (.CO(last_sect),
        .E(fifo_rctl_n_5),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_11),
        .ap_rst_n_1(fifo_rctl_n_12),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_8),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_10),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_13),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_14),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_15),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_16),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_17),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_14_in(p_14_in),
        .rreq_handling_reg(fifo_rctl_n_9),
        .rreq_handling_reg_0(rreq_handling_reg_n_3),
        .\sect_addr_buf_reg[2] (first_sect),
        .\sect_len_buf_reg[9] (fifo_burst_n_6),
        .\sect_len_buf_reg[9]_0 (fifo_burst_n_7));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_3,first_sect_carry_i_2__0_n_3,first_sect_carry_i_3__0_n_3,first_sect_carry_i_4__0_n_3}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_3,first_sect_carry__0_i_2__0_n_3,first_sect_carry__0_i_3__0_n_3,first_sect_carry__0_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_3_[23] ),
        .O(first_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_3_[20] ),
        .O(first_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_3_[17] ),
        .O(first_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_3_[14] ),
        .O(first_sect_carry__0_i_4__0_n_3));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_3),
        .CO({first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_3,first_sect_carry__1_i_2__0_n_3,first_sect_carry__1_i_3__0_n_3,first_sect_carry__1_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_3_[35] ),
        .O(first_sect_carry__1_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_3_[32] ),
        .O(first_sect_carry__1_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_3_[29] ),
        .O(first_sect_carry__1_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_3_[26] ),
        .O(first_sect_carry__1_i_4__0_n_3));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_3),
        .CO({first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_3,first_sect_carry__2_i_2__0_n_3,first_sect_carry__2_i_3__0_n_3,first_sect_carry__2_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_3_[47] ),
        .O(first_sect_carry__2_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_3_[44] ),
        .O(first_sect_carry__2_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_3_[41] ),
        .O(first_sect_carry__2_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_3_[38] ),
        .O(first_sect_carry__2_i_4__0_n_3));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_3),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_3,first_sect_carry__3_i_2__0_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_3_[51] ),
        .O(first_sect_carry__3_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_3_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_3_[50] ),
        .O(first_sect_carry__3_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_3_[11] ),
        .O(first_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_3_[8] ),
        .O(first_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_3_[5] ),
        .O(first_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_3_[2] ),
        .O(first_sect_carry_i_4__0_n_3));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_3),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_3,last_sect_carry_i_2__0_n_3,last_sect_carry_i_3__0_n_3,last_sect_carry_i_4__0_n_3}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_3,last_sect_carry__0_i_2__0_n_3,last_sect_carry__0_i_3__0_n_3,last_sect_carry__0_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_3_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_3_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_3_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_3_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4__0_n_3));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_3),
        .CO({last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_3,last_sect_carry__1_i_2__0_n_3,last_sect_carry__1_i_3__0_n_3,last_sect_carry__1_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_3_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_3_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_3_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_3_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__0_n_3));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_3),
        .CO({last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_3,last_sect_carry__2_i_2__0_n_3,last_sect_carry__2_i_3__0_n_3,last_sect_carry__2_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_3_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_3_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_3_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_3_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4__0_n_3));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_3),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_121,rs_rreq_n_122}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_3_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_3_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_3_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_3_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4__0_n_3));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(rreq_handling_reg_n_3),
        .R(SR));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_4),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice_18 rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56}),
        .E(E),
        .Q(rreq_valid),
        .S({rs_rreq_n_121,rs_rreq_n_122}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180,rs_rreq_n_181,rs_rreq_n_182,rs_rreq_n_183,rs_rreq_n_184}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_57,p_1_in,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120}),
        .\data_p2_reg[67]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_3 ,\end_addr[13]_i_3_n_3 ,\end_addr[13]_i_4_n_3 ,\end_addr[13]_i_5_n_3 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_3 ,\end_addr[17]_i_3_n_3 ,\end_addr[17]_i_4_n_3 ,\end_addr[17]_i_5_n_3 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_3 ,\end_addr[21]_i_3_n_3 ,\end_addr[21]_i_4_n_3 ,\end_addr[21]_i_5_n_3 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_3 ,\end_addr[25]_i_3_n_3 ,\end_addr[25]_i_4_n_3 ,\end_addr[25]_i_5_n_3 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_3 ,\end_addr[29]_i_3_n_3 ,\end_addr[29]_i_4_n_3 ,\end_addr[29]_i_5_n_3 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_3 ,\end_addr[33]_i_3_n_3 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_3 ,\end_addr[5]_i_3_n_3 ,\end_addr[5]_i_4_n_3 ,\end_addr[5]_i_5_n_3 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_3 ,\end_addr[9]_i_3_n_3 ,\end_addr[9]_i_4_n_3 ,\end_addr[9]_i_5_n_3 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] ,\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_3_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_3_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_3_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_3_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_3_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_3_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_3_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_3_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_3_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_3_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_3_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_3_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_rctl_n_12));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_rctl_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_3),
        .CO({sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[47] ,\sect_cnt_reg_n_3_[46] ,\sect_cnt_reg_n_3_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_3),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_5,sect_cnt0_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_3_[20] ,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_3),
        .CO({sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_3_[24] ,\sect_cnt_reg_n_3_[23] ,\sect_cnt_reg_n_3_[22] ,\sect_cnt_reg_n_3_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_3),
        .CO({sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_3_[28] ,\sect_cnt_reg_n_3_[27] ,\sect_cnt_reg_n_3_[26] ,\sect_cnt_reg_n_3_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_3),
        .CO({sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_3_[32] ,\sect_cnt_reg_n_3_[31] ,\sect_cnt_reg_n_3_[30] ,\sect_cnt_reg_n_3_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_3),
        .CO({sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_3_[36] ,\sect_cnt_reg_n_3_[35] ,\sect_cnt_reg_n_3_[34] ,\sect_cnt_reg_n_3_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_3),
        .CO({sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_3_[40] ,\sect_cnt_reg_n_3_[39] ,\sect_cnt_reg_n_3_[38] ,\sect_cnt_reg_n_3_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_3),
        .CO({sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_3_[44] ,\sect_cnt_reg_n_3_[43] ,\sect_cnt_reg_n_3_[42] ,\sect_cnt_reg_n_3_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_56),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_55),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_54),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_5),
        .Q(\sect_cnt_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_3_[2] ),
        .I2(\end_addr_reg_n_3_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\end_addr_reg_n_3_[3] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\end_addr_reg_n_3_[4] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\end_addr_reg_n_3_[5] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\end_addr_reg_n_3_[6] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\end_addr_reg_n_3_[7] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\end_addr_reg_n_3_[8] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\end_addr_reg_n_3_[9] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\end_addr_reg_n_3_[10] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\end_addr_reg_n_3_[11] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2__0_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2__0_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_112),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_111),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_110),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_109),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_108),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_107),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_106),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_105),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_104),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_103),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_102),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_101),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_100),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_99),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_98),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_97),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_96),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_95),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_94),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_93),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_120),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_92),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_91),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_90),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_89),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_88),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_87),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_86),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_85),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_84),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_83),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_119),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_82),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_81),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_80),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_79),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_78),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_77),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_76),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_75),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_74),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_73),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_118),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_72),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_71),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_70),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_69),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_68),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_67),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_66),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_65),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_64),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_63),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_117),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_62),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_61),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_60),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_59),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_116),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_115),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_114),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_113),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    AWVALID_Dummy,
    next_wreq,
    sect_cnt0,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[67]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [63:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [63:0]\data_p2_reg[67]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_1_n_3 ;
  wire \data_p1[32]_i_1_n_3 ;
  wire \data_p1[33]_i_1_n_3 ;
  wire \data_p1[34]_i_1_n_3 ;
  wire \data_p1[35]_i_1_n_3 ;
  wire \data_p1[36]_i_1_n_3 ;
  wire \data_p1[37]_i_1_n_3 ;
  wire \data_p1[38]_i_1_n_3 ;
  wire \data_p1[39]_i_1_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[40]_i_1_n_3 ;
  wire \data_p1[41]_i_1_n_3 ;
  wire \data_p1[42]_i_1_n_3 ;
  wire \data_p1[43]_i_1_n_3 ;
  wire \data_p1[44]_i_1_n_3 ;
  wire \data_p1[45]_i_1_n_3 ;
  wire \data_p1[46]_i_1_n_3 ;
  wire \data_p1[47]_i_1_n_3 ;
  wire \data_p1[48]_i_1_n_3 ;
  wire \data_p1[49]_i_1_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[50]_i_1_n_3 ;
  wire \data_p1[51]_i_1_n_3 ;
  wire \data_p1[52]_i_1_n_3 ;
  wire \data_p1[53]_i_1_n_3 ;
  wire \data_p1[54]_i_1_n_3 ;
  wire \data_p1[55]_i_1_n_3 ;
  wire \data_p1[56]_i_1_n_3 ;
  wire \data_p1[57]_i_1_n_3 ;
  wire \data_p1[58]_i_1_n_3 ;
  wire \data_p1[59]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[60]_i_1_n_3 ;
  wire \data_p1[61]_i_1_n_3 ;
  wire \data_p1[62]_i_1_n_3 ;
  wire \data_p1[63]_i_1_n_3 ;
  wire \data_p1[66]_i_1_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[95]_i_2_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [63:0]\data_p1_reg[95]_0 ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [63:0]\data_p2_reg[67]_0 ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[33] ;
  wire \data_p2_reg_n_3_[34] ;
  wire \data_p2_reg_n_3_[35] ;
  wire \data_p2_reg_n_3_[36] ;
  wire \data_p2_reg_n_3_[37] ;
  wire \data_p2_reg_n_3_[38] ;
  wire \data_p2_reg_n_3_[39] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[40] ;
  wire \data_p2_reg_n_3_[41] ;
  wire \data_p2_reg_n_3_[42] ;
  wire \data_p2_reg_n_3_[43] ;
  wire \data_p2_reg_n_3_[44] ;
  wire \data_p2_reg_n_3_[45] ;
  wire \data_p2_reg_n_3_[46] ;
  wire \data_p2_reg_n_3_[47] ;
  wire \data_p2_reg_n_3_[48] ;
  wire \data_p2_reg_n_3_[49] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[50] ;
  wire \data_p2_reg_n_3_[51] ;
  wire \data_p2_reg_n_3_[52] ;
  wire \data_p2_reg_n_3_[53] ;
  wire \data_p2_reg_n_3_[54] ;
  wire \data_p2_reg_n_3_[55] ;
  wire \data_p2_reg_n_3_[56] ;
  wire \data_p2_reg_n_3_[57] ;
  wire \data_p2_reg_n_3_[58] ;
  wire \data_p2_reg_n_3_[59] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[60] ;
  wire \data_p2_reg_n_3_[61] ;
  wire \data_p2_reg_n_3_[62] ;
  wire \data_p2_reg_n_3_[63] ;
  wire \data_p2_reg_n_3_[66] ;
  wire \data_p2_reg_n_3_[67] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire \end_addr_reg[13]_i_1_n_4 ;
  wire \end_addr_reg[13]_i_1_n_5 ;
  wire \end_addr_reg[13]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire \end_addr_reg[17]_i_1_n_4 ;
  wire \end_addr_reg[17]_i_1_n_5 ;
  wire \end_addr_reg[17]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire \end_addr_reg[21]_i_1_n_4 ;
  wire \end_addr_reg[21]_i_1_n_5 ;
  wire \end_addr_reg[21]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire \end_addr_reg[25]_i_1_n_4 ;
  wire \end_addr_reg[25]_i_1_n_5 ;
  wire \end_addr_reg[25]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire \end_addr_reg[29]_i_1_n_4 ;
  wire \end_addr_reg[29]_i_1_n_5 ;
  wire \end_addr_reg[29]_i_1_n_6 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[33]_i_1_n_4 ;
  wire \end_addr_reg[33]_i_1_n_5 ;
  wire \end_addr_reg[33]_i_1_n_6 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_4 ;
  wire \end_addr_reg[37]_i_1_n_5 ;
  wire \end_addr_reg[37]_i_1_n_6 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_4 ;
  wire \end_addr_reg[41]_i_1_n_5 ;
  wire \end_addr_reg[41]_i_1_n_6 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_4 ;
  wire \end_addr_reg[45]_i_1_n_5 ;
  wire \end_addr_reg[45]_i_1_n_6 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_4 ;
  wire \end_addr_reg[49]_i_1_n_5 ;
  wire \end_addr_reg[49]_i_1_n_6 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_4 ;
  wire \end_addr_reg[53]_i_1_n_5 ;
  wire \end_addr_reg[53]_i_1_n_6 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_4 ;
  wire \end_addr_reg[57]_i_1_n_5 ;
  wire \end_addr_reg[57]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[5]_i_1_n_4 ;
  wire \end_addr_reg[5]_i_1_n_5 ;
  wire \end_addr_reg[5]_i_1_n_6 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_4 ;
  wire \end_addr_reg[61]_i_1_n_5 ;
  wire \end_addr_reg[61]_i_1_n_6 ;
  wire \end_addr_reg[63]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire \end_addr_reg[9]_i_1_n_4 ;
  wire \end_addr_reg[9]_i_1_n_5 ;
  wire \end_addr_reg[9]_i_1_n_6 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_3;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_wreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [8]),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [9]),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [10]),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [11]),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [12]),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [13]),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [14]),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [15]),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [16]),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [17]),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [18]),
        .O(\data_p1[20]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [19]),
        .O(\data_p1[21]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [20]),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [21]),
        .O(\data_p1[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [22]),
        .O(\data_p1[24]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [23]),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [24]),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [25]),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [26]),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [27]),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [0]),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [28]),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [29]),
        .O(\data_p1[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_3_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [30]),
        .O(\data_p1[32]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_3_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [31]),
        .O(\data_p1[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_3_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [32]),
        .O(\data_p1[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_3_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [33]),
        .O(\data_p1[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_3_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [34]),
        .O(\data_p1[36]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_3_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [35]),
        .O(\data_p1[37]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_3_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [36]),
        .O(\data_p1[38]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_3_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [37]),
        .O(\data_p1[39]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [1]),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_3_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [38]),
        .O(\data_p1[40]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_3_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [39]),
        .O(\data_p1[41]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_3_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [40]),
        .O(\data_p1[42]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_3_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [41]),
        .O(\data_p1[43]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_3_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [42]),
        .O(\data_p1[44]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_3_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [43]),
        .O(\data_p1[45]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_3_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [44]),
        .O(\data_p1[46]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_3_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [45]),
        .O(\data_p1[47]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_3_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [46]),
        .O(\data_p1[48]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_3_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [47]),
        .O(\data_p1[49]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [2]),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_3_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [48]),
        .O(\data_p1[50]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_3_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [49]),
        .O(\data_p1[51]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_3_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [50]),
        .O(\data_p1[52]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_3_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [51]),
        .O(\data_p1[53]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_3_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [52]),
        .O(\data_p1[54]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_3_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [53]),
        .O(\data_p1[55]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_3_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [54]),
        .O(\data_p1[56]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_3_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [55]),
        .O(\data_p1[57]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_3_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [56]),
        .O(\data_p1[58]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_3_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [57]),
        .O(\data_p1[59]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [3]),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_3_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [58]),
        .O(\data_p1[60]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_3_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [59]),
        .O(\data_p1[61]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_3_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [60]),
        .O(\data_p1[62]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_3_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [61]),
        .O(\data_p1[63]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_3_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [62]),
        .O(\data_p1[66]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [4]),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [5]),
        .O(\data_p1[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [6]),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_3_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [63]),
        .O(\data_p1[95]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [7]),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_3 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [8]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [9]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [10]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [11]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [12]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [13]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [14]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [15]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [16]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [17]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [18]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [19]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [20]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [21]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [22]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [23]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [24]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [25]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [26]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [27]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [0]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [28]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [29]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [30]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [31]),
        .Q(\data_p2_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [32]),
        .Q(\data_p2_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [33]),
        .Q(\data_p2_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [34]),
        .Q(\data_p2_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [35]),
        .Q(\data_p2_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [36]),
        .Q(\data_p2_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [37]),
        .Q(\data_p2_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [1]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [38]),
        .Q(\data_p2_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [39]),
        .Q(\data_p2_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [40]),
        .Q(\data_p2_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [41]),
        .Q(\data_p2_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [42]),
        .Q(\data_p2_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [43]),
        .Q(\data_p2_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [44]),
        .Q(\data_p2_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [45]),
        .Q(\data_p2_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [46]),
        .Q(\data_p2_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [47]),
        .Q(\data_p2_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [2]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [48]),
        .Q(\data_p2_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [49]),
        .Q(\data_p2_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [50]),
        .Q(\data_p2_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [51]),
        .Q(\data_p2_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [52]),
        .Q(\data_p2_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [53]),
        .Q(\data_p2_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [54]),
        .Q(\data_p2_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [55]),
        .Q(\data_p2_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [56]),
        .Q(\data_p2_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [57]),
        .Q(\data_p2_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [3]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [58]),
        .Q(\data_p2_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [59]),
        .Q(\data_p2_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [60]),
        .Q(\data_p2_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [61]),
        .Q(\data_p2_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [62]),
        .Q(\data_p2_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [63]),
        .Q(\data_p2_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [4]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [5]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [6]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [7]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_3 ),
        .CO({\end_addr_reg[13]_i_1_n_3 ,\end_addr_reg[13]_i_1_n_4 ,\end_addr_reg[13]_i_1_n_5 ,\end_addr_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_3 ),
        .CO({\end_addr_reg[17]_i_1_n_3 ,\end_addr_reg[17]_i_1_n_4 ,\end_addr_reg[17]_i_1_n_5 ,\end_addr_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_3 ),
        .CO({\end_addr_reg[21]_i_1_n_3 ,\end_addr_reg[21]_i_1_n_4 ,\end_addr_reg[21]_i_1_n_5 ,\end_addr_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_3 ),
        .CO({\end_addr_reg[25]_i_1_n_3 ,\end_addr_reg[25]_i_1_n_4 ,\end_addr_reg[25]_i_1_n_5 ,\end_addr_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_3 ),
        .CO({\end_addr_reg[29]_i_1_n_3 ,\end_addr_reg[29]_i_1_n_4 ,\end_addr_reg[29]_i_1_n_5 ,\end_addr_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_3 ),
        .CO({\end_addr_reg[33]_i_1_n_3 ,\end_addr_reg[33]_i_1_n_4 ,\end_addr_reg[33]_i_1_n_5 ,\end_addr_reg[33]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_3 ),
        .CO({\end_addr_reg[37]_i_1_n_3 ,\end_addr_reg[37]_i_1_n_4 ,\end_addr_reg[37]_i_1_n_5 ,\end_addr_reg[37]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_3 ),
        .CO({\end_addr_reg[41]_i_1_n_3 ,\end_addr_reg[41]_i_1_n_4 ,\end_addr_reg[41]_i_1_n_5 ,\end_addr_reg[41]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_3 ),
        .CO({\end_addr_reg[45]_i_1_n_3 ,\end_addr_reg[45]_i_1_n_4 ,\end_addr_reg[45]_i_1_n_5 ,\end_addr_reg[45]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_3 ),
        .CO({\end_addr_reg[49]_i_1_n_3 ,\end_addr_reg[49]_i_1_n_4 ,\end_addr_reg[49]_i_1_n_5 ,\end_addr_reg[49]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_3 ),
        .CO({\end_addr_reg[53]_i_1_n_3 ,\end_addr_reg[53]_i_1_n_4 ,\end_addr_reg[53]_i_1_n_5 ,\end_addr_reg[53]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_3 ),
        .CO({\end_addr_reg[57]_i_1_n_3 ,\end_addr_reg[57]_i_1_n_4 ,\end_addr_reg[57]_i_1_n_5 ,\end_addr_reg[57]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_3 ,\end_addr_reg[5]_i_1_n_4 ,\end_addr_reg[5]_i_1_n_5 ,\end_addr_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_3 ),
        .CO({\end_addr_reg[61]_i_1_n_3 ,\end_addr_reg[61]_i_1_n_4 ,\end_addr_reg[61]_i_1_n_5 ,\end_addr_reg[61]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_3 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_3 ),
        .CO({\end_addr_reg[9]_i_1_n_3 ,\end_addr_reg[9]_i_1_n_4 ,\end_addr_reg[9]_i_1_n_5 ,\end_addr_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_wreq),
        .I3(AWVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .O(\state[1]_i_1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice_18
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    ARVALID_Dummy,
    next_rreq,
    sect_cnt0,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[67]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [63:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ARVALID_Dummy;
  input next_rreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [63:0]\data_p2_reg[67]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__1_n_3 ;
  wire \data_p1[11]_i_1__1_n_3 ;
  wire \data_p1[12]_i_1__1_n_3 ;
  wire \data_p1[13]_i_1__1_n_3 ;
  wire \data_p1[14]_i_1__1_n_3 ;
  wire \data_p1[15]_i_1__1_n_3 ;
  wire \data_p1[16]_i_1__1_n_3 ;
  wire \data_p1[17]_i_1__1_n_3 ;
  wire \data_p1[18]_i_1__1_n_3 ;
  wire \data_p1[19]_i_1__1_n_3 ;
  wire \data_p1[20]_i_1__1_n_3 ;
  wire \data_p1[21]_i_1__1_n_3 ;
  wire \data_p1[22]_i_1__1_n_3 ;
  wire \data_p1[23]_i_1__1_n_3 ;
  wire \data_p1[24]_i_1__1_n_3 ;
  wire \data_p1[25]_i_1__1_n_3 ;
  wire \data_p1[26]_i_1__1_n_3 ;
  wire \data_p1[27]_i_1__1_n_3 ;
  wire \data_p1[28]_i_1__1_n_3 ;
  wire \data_p1[29]_i_1__1_n_3 ;
  wire \data_p1[2]_i_1__1_n_3 ;
  wire \data_p1[30]_i_1__1_n_3 ;
  wire \data_p1[31]_i_1__1_n_3 ;
  wire \data_p1[32]_i_1__1_n_3 ;
  wire \data_p1[33]_i_1__1_n_3 ;
  wire \data_p1[34]_i_1__1_n_3 ;
  wire \data_p1[35]_i_1__1_n_3 ;
  wire \data_p1[36]_i_1__1_n_3 ;
  wire \data_p1[37]_i_1__1_n_3 ;
  wire \data_p1[38]_i_1__1_n_3 ;
  wire \data_p1[39]_i_1__1_n_3 ;
  wire \data_p1[3]_i_1__1_n_3 ;
  wire \data_p1[40]_i_1__1_n_3 ;
  wire \data_p1[41]_i_1__1_n_3 ;
  wire \data_p1[42]_i_1__1_n_3 ;
  wire \data_p1[43]_i_1__1_n_3 ;
  wire \data_p1[44]_i_1__1_n_3 ;
  wire \data_p1[45]_i_1__1_n_3 ;
  wire \data_p1[46]_i_1__1_n_3 ;
  wire \data_p1[47]_i_1__1_n_3 ;
  wire \data_p1[48]_i_1__1_n_3 ;
  wire \data_p1[49]_i_1__1_n_3 ;
  wire \data_p1[4]_i_1__1_n_3 ;
  wire \data_p1[50]_i_1__1_n_3 ;
  wire \data_p1[51]_i_1__1_n_3 ;
  wire \data_p1[52]_i_1__1_n_3 ;
  wire \data_p1[53]_i_1__1_n_3 ;
  wire \data_p1[54]_i_1__1_n_3 ;
  wire \data_p1[55]_i_1__1_n_3 ;
  wire \data_p1[56]_i_1__1_n_3 ;
  wire \data_p1[57]_i_1__1_n_3 ;
  wire \data_p1[58]_i_1__1_n_3 ;
  wire \data_p1[59]_i_1__1_n_3 ;
  wire \data_p1[5]_i_1__1_n_3 ;
  wire \data_p1[60]_i_1__1_n_3 ;
  wire \data_p1[61]_i_1__1_n_3 ;
  wire \data_p1[62]_i_1__1_n_3 ;
  wire \data_p1[63]_i_1__0_n_3 ;
  wire \data_p1[66]_i_1__1_n_3 ;
  wire \data_p1[6]_i_1__1_n_3 ;
  wire \data_p1[7]_i_1__1_n_3 ;
  wire \data_p1[8]_i_1__1_n_3 ;
  wire \data_p1[95]_i_2__0_n_3 ;
  wire \data_p1[9]_i_1__1_n_3 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [63:0]\data_p1_reg[95]_0 ;
  wire [67:2]data_p2;
  wire [63:0]\data_p2_reg[67]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1__0_n_3 ;
  wire \end_addr_reg[13]_i_1__0_n_4 ;
  wire \end_addr_reg[13]_i_1__0_n_5 ;
  wire \end_addr_reg[13]_i_1__0_n_6 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_3 ;
  wire \end_addr_reg[17]_i_1__0_n_4 ;
  wire \end_addr_reg[17]_i_1__0_n_5 ;
  wire \end_addr_reg[17]_i_1__0_n_6 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1__0_n_3 ;
  wire \end_addr_reg[21]_i_1__0_n_4 ;
  wire \end_addr_reg[21]_i_1__0_n_5 ;
  wire \end_addr_reg[21]_i_1__0_n_6 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_3 ;
  wire \end_addr_reg[25]_i_1__0_n_4 ;
  wire \end_addr_reg[25]_i_1__0_n_5 ;
  wire \end_addr_reg[25]_i_1__0_n_6 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1__0_n_3 ;
  wire \end_addr_reg[29]_i_1__0_n_4 ;
  wire \end_addr_reg[29]_i_1__0_n_5 ;
  wire \end_addr_reg[29]_i_1__0_n_6 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_3 ;
  wire \end_addr_reg[33]_i_1__0_n_4 ;
  wire \end_addr_reg[33]_i_1__0_n_5 ;
  wire \end_addr_reg[33]_i_1__0_n_6 ;
  wire \end_addr_reg[37]_i_1__0_n_3 ;
  wire \end_addr_reg[37]_i_1__0_n_4 ;
  wire \end_addr_reg[37]_i_1__0_n_5 ;
  wire \end_addr_reg[37]_i_1__0_n_6 ;
  wire \end_addr_reg[41]_i_1__0_n_3 ;
  wire \end_addr_reg[41]_i_1__0_n_4 ;
  wire \end_addr_reg[41]_i_1__0_n_5 ;
  wire \end_addr_reg[41]_i_1__0_n_6 ;
  wire \end_addr_reg[45]_i_1__0_n_3 ;
  wire \end_addr_reg[45]_i_1__0_n_4 ;
  wire \end_addr_reg[45]_i_1__0_n_5 ;
  wire \end_addr_reg[45]_i_1__0_n_6 ;
  wire \end_addr_reg[49]_i_1__0_n_3 ;
  wire \end_addr_reg[49]_i_1__0_n_4 ;
  wire \end_addr_reg[49]_i_1__0_n_5 ;
  wire \end_addr_reg[49]_i_1__0_n_6 ;
  wire \end_addr_reg[53]_i_1__0_n_3 ;
  wire \end_addr_reg[53]_i_1__0_n_4 ;
  wire \end_addr_reg[53]_i_1__0_n_5 ;
  wire \end_addr_reg[53]_i_1__0_n_6 ;
  wire \end_addr_reg[57]_i_1__0_n_3 ;
  wire \end_addr_reg[57]_i_1__0_n_4 ;
  wire \end_addr_reg[57]_i_1__0_n_5 ;
  wire \end_addr_reg[57]_i_1__0_n_6 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1__0_n_3 ;
  wire \end_addr_reg[5]_i_1__0_n_4 ;
  wire \end_addr_reg[5]_i_1__0_n_5 ;
  wire \end_addr_reg[5]_i_1__0_n_6 ;
  wire \end_addr_reg[61]_i_1__0_n_3 ;
  wire \end_addr_reg[61]_i_1__0_n_4 ;
  wire \end_addr_reg[61]_i_1__0_n_5 ;
  wire \end_addr_reg[61]_i_1__0_n_6 ;
  wire \end_addr_reg[63]_i_1__0_n_6 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_3 ;
  wire \end_addr_reg[9]_i_1__0_n_4 ;
  wire \end_addr_reg[9]_i_1__0_n_5 ;
  wire \end_addr_reg[9]_i_1__0_n_6 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire s_ready_t_i_1__1_n_3;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_3 ;
  wire \state[1]_i_1__1_n_3 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_rreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [62]),
        .O(\data_p1[66]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__0 
       (.I0(next_rreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [63]),
        .O(\data_p1[95]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_3 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_3 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_3 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_3 ),
        .CO({\end_addr_reg[13]_i_1__0_n_3 ,\end_addr_reg[13]_i_1__0_n_4 ,\end_addr_reg[13]_i_1__0_n_5 ,\end_addr_reg[13]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_3 ),
        .CO({\end_addr_reg[17]_i_1__0_n_3 ,\end_addr_reg[17]_i_1__0_n_4 ,\end_addr_reg[17]_i_1__0_n_5 ,\end_addr_reg[17]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_3 ),
        .CO({\end_addr_reg[21]_i_1__0_n_3 ,\end_addr_reg[21]_i_1__0_n_4 ,\end_addr_reg[21]_i_1__0_n_5 ,\end_addr_reg[21]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_3 ),
        .CO({\end_addr_reg[25]_i_1__0_n_3 ,\end_addr_reg[25]_i_1__0_n_4 ,\end_addr_reg[25]_i_1__0_n_5 ,\end_addr_reg[25]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_3 ),
        .CO({\end_addr_reg[29]_i_1__0_n_3 ,\end_addr_reg[29]_i_1__0_n_4 ,\end_addr_reg[29]_i_1__0_n_5 ,\end_addr_reg[29]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_3 ),
        .CO({\end_addr_reg[33]_i_1__0_n_3 ,\end_addr_reg[33]_i_1__0_n_4 ,\end_addr_reg[33]_i_1__0_n_5 ,\end_addr_reg[33]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_3 ),
        .CO({\end_addr_reg[37]_i_1__0_n_3 ,\end_addr_reg[37]_i_1__0_n_4 ,\end_addr_reg[37]_i_1__0_n_5 ,\end_addr_reg[37]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_3 ),
        .CO({\end_addr_reg[41]_i_1__0_n_3 ,\end_addr_reg[41]_i_1__0_n_4 ,\end_addr_reg[41]_i_1__0_n_5 ,\end_addr_reg[41]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_3 ),
        .CO({\end_addr_reg[45]_i_1__0_n_3 ,\end_addr_reg[45]_i_1__0_n_4 ,\end_addr_reg[45]_i_1__0_n_5 ,\end_addr_reg[45]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_3 ),
        .CO({\end_addr_reg[49]_i_1__0_n_3 ,\end_addr_reg[49]_i_1__0_n_4 ,\end_addr_reg[49]_i_1__0_n_5 ,\end_addr_reg[49]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_3 ),
        .CO({\end_addr_reg[53]_i_1__0_n_3 ,\end_addr_reg[53]_i_1__0_n_4 ,\end_addr_reg[53]_i_1__0_n_5 ,\end_addr_reg[53]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_3 ),
        .CO({\end_addr_reg[57]_i_1__0_n_3 ,\end_addr_reg[57]_i_1__0_n_4 ,\end_addr_reg[57]_i_1__0_n_5 ,\end_addr_reg[57]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1__0_n_3 ,\end_addr_reg[5]_i_1__0_n_4 ,\end_addr_reg[5]_i_1__0_n_5 ,\end_addr_reg[5]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_3 ),
        .CO({\end_addr_reg[61]_i_1__0_n_3 ,\end_addr_reg[61]_i_1__0_n_4 ,\end_addr_reg[61]_i_1__0_n_5 ,\end_addr_reg[61]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_3 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(\end_addr_reg[5]_i_1__0_n_3 ),
        .CO({\end_addr_reg[9]_i_1__0_n_3 ,\end_addr_reg[9]_i_1__0_n_4 ,\end_addr_reg[9]_i_1__0_n_5 ,\end_addr_reg[9]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_rreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_rreq),
        .I3(ARVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(next_rreq),
        .O(\state[1]_i_1__1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[2] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    \state[0]_i_3 ,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[2] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input \state[0]_i_3 ;
  input [65:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_3 ;
  wire \data_p1[11]_i_1__0_n_3 ;
  wire \data_p1[12]_i_1__0_n_3 ;
  wire \data_p1[13]_i_1__0_n_3 ;
  wire \data_p1[14]_i_1__0_n_3 ;
  wire \data_p1[15]_i_1__0_n_3 ;
  wire \data_p1[16]_i_1__0_n_3 ;
  wire \data_p1[17]_i_1__0_n_3 ;
  wire \data_p1[18]_i_1__0_n_3 ;
  wire \data_p1[19]_i_1__0_n_3 ;
  wire \data_p1[20]_i_1__0_n_3 ;
  wire \data_p1[21]_i_1__0_n_3 ;
  wire \data_p1[22]_i_1__0_n_3 ;
  wire \data_p1[23]_i_1__0_n_3 ;
  wire \data_p1[24]_i_1__0_n_3 ;
  wire \data_p1[25]_i_1__0_n_3 ;
  wire \data_p1[26]_i_1__0_n_3 ;
  wire \data_p1[27]_i_1__0_n_3 ;
  wire \data_p1[28]_i_1__0_n_3 ;
  wire \data_p1[29]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__0_n_3 ;
  wire \data_p1[30]_i_1__0_n_3 ;
  wire \data_p1[31]_i_1__0_n_3 ;
  wire \data_p1[32]_i_1__0_n_3 ;
  wire \data_p1[33]_i_1__0_n_3 ;
  wire \data_p1[34]_i_1__0_n_3 ;
  wire \data_p1[35]_i_1__0_n_3 ;
  wire \data_p1[36]_i_1__0_n_3 ;
  wire \data_p1[37]_i_1__0_n_3 ;
  wire \data_p1[38]_i_1__0_n_3 ;
  wire \data_p1[39]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__0_n_3 ;
  wire \data_p1[40]_i_1__0_n_3 ;
  wire \data_p1[41]_i_1__0_n_3 ;
  wire \data_p1[42]_i_1__0_n_3 ;
  wire \data_p1[43]_i_1__0_n_3 ;
  wire \data_p1[44]_i_1__0_n_3 ;
  wire \data_p1[45]_i_1__0_n_3 ;
  wire \data_p1[46]_i_1__0_n_3 ;
  wire \data_p1[47]_i_1__0_n_3 ;
  wire \data_p1[48]_i_1__0_n_3 ;
  wire \data_p1[49]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__0_n_3 ;
  wire \data_p1[50]_i_1__0_n_3 ;
  wire \data_p1[51]_i_1__0_n_3 ;
  wire \data_p1[52]_i_1__0_n_3 ;
  wire \data_p1[53]_i_1__0_n_3 ;
  wire \data_p1[54]_i_1__0_n_3 ;
  wire \data_p1[55]_i_1__0_n_3 ;
  wire \data_p1[56]_i_1__0_n_3 ;
  wire \data_p1[57]_i_1__0_n_3 ;
  wire \data_p1[58]_i_1__0_n_3 ;
  wire \data_p1[59]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__0_n_3 ;
  wire \data_p1[60]_i_1__0_n_3 ;
  wire \data_p1[61]_i_1__0_n_3 ;
  wire \data_p1[62]_i_1__0_n_3 ;
  wire \data_p1[63]_i_2_n_3 ;
  wire \data_p1[64]_i_1_n_3 ;
  wire \data_p1[65]_i_1_n_3 ;
  wire \data_p1[66]_i_1__0_n_3 ;
  wire \data_p1[67]_i_1_n_3 ;
  wire \data_p1[6]_i_1__0_n_3 ;
  wire \data_p1[7]_i_1__0_n_3 ;
  wire \data_p1[8]_i_1__0_n_3 ;
  wire \data_p1[9]_i_1__0_n_3 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[33] ;
  wire \data_p2_reg_n_3_[34] ;
  wire \data_p2_reg_n_3_[35] ;
  wire \data_p2_reg_n_3_[36] ;
  wire \data_p2_reg_n_3_[37] ;
  wire \data_p2_reg_n_3_[38] ;
  wire \data_p2_reg_n_3_[39] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[40] ;
  wire \data_p2_reg_n_3_[41] ;
  wire \data_p2_reg_n_3_[42] ;
  wire \data_p2_reg_n_3_[43] ;
  wire \data_p2_reg_n_3_[44] ;
  wire \data_p2_reg_n_3_[45] ;
  wire \data_p2_reg_n_3_[46] ;
  wire \data_p2_reg_n_3_[47] ;
  wire \data_p2_reg_n_3_[48] ;
  wire \data_p2_reg_n_3_[49] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[50] ;
  wire \data_p2_reg_n_3_[51] ;
  wire \data_p2_reg_n_3_[52] ;
  wire \data_p2_reg_n_3_[53] ;
  wire \data_p2_reg_n_3_[54] ;
  wire \data_p2_reg_n_3_[55] ;
  wire \data_p2_reg_n_3_[56] ;
  wire \data_p2_reg_n_3_[57] ;
  wire \data_p2_reg_n_3_[58] ;
  wire \data_p2_reg_n_3_[59] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[60] ;
  wire \data_p2_reg_n_3_[61] ;
  wire \data_p2_reg_n_3_[62] ;
  wire \data_p2_reg_n_3_[63] ;
  wire \data_p2_reg_n_3_[64] ;
  wire \data_p2_reg_n_3_[65] ;
  wire \data_p2_reg_n_3_[66] ;
  wire \data_p2_reg_n_3_[67] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire \last_cnt_reg[2] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__3_n_3;
  wire [1:1]state;
  wire \state[0]_i_2_n_3 ;
  wire \state[0]_i_3 ;
  wire \state[1]_i_1__3_n_3 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_3_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_3_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_3_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_3_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_3_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_3_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_3_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_3_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_3_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_3_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_3_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_3_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_3_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_3_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_3_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_3_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_3_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_3_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_3_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_3_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_3_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_3_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_3_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_3_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_3_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_3_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_3_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_3_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_3_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_3_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_3_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_3_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_3_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_3_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_3_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_3_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_3 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_3 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_3 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_3 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_3_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_3_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__3
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_3),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\state[0]_i_3 ),
        .O(\last_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__3_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_3 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    resp_ready__1,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input resp_ready__1;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_3 ;
  wire \state[1]_i_1__0_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_3 ;
  wire \data_p1[10]_i_1__2_n_3 ;
  wire \data_p1[11]_i_1__2_n_3 ;
  wire \data_p1[12]_i_1__2_n_3 ;
  wire \data_p1[13]_i_1__2_n_3 ;
  wire \data_p1[14]_i_1__2_n_3 ;
  wire \data_p1[15]_i_1__2_n_3 ;
  wire \data_p1[16]_i_1__2_n_3 ;
  wire \data_p1[17]_i_1__2_n_3 ;
  wire \data_p1[18]_i_1__2_n_3 ;
  wire \data_p1[19]_i_1__2_n_3 ;
  wire \data_p1[1]_i_1_n_3 ;
  wire \data_p1[20]_i_1__2_n_3 ;
  wire \data_p1[21]_i_1__2_n_3 ;
  wire \data_p1[22]_i_1__2_n_3 ;
  wire \data_p1[23]_i_1__2_n_3 ;
  wire \data_p1[24]_i_1__2_n_3 ;
  wire \data_p1[25]_i_1__2_n_3 ;
  wire \data_p1[26]_i_1__2_n_3 ;
  wire \data_p1[27]_i_1__2_n_3 ;
  wire \data_p1[28]_i_1__2_n_3 ;
  wire \data_p1[29]_i_1__2_n_3 ;
  wire \data_p1[2]_i_1__2_n_3 ;
  wire \data_p1[30]_i_1__2_n_3 ;
  wire \data_p1[31]_i_1__2_n_3 ;
  wire \data_p1[32]_i_2_n_3 ;
  wire \data_p1[3]_i_1__2_n_3 ;
  wire \data_p1[4]_i_1__2_n_3 ;
  wire \data_p1[5]_i_1__2_n_3 ;
  wire \data_p1[6]_i_1__2_n_3 ;
  wire \data_p1[7]_i_1__2_n_3 ;
  wire \data_p1[8]_i_1__2_n_3 ;
  wire \data_p1[9]_i_1__2_n_3 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__2_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_3 ;
  wire \state[1]_i_1__2_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_3_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_3_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_3_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_3 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_3 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_3 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_3 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl
   (pop,
    push,
    S,
    Q,
    \dout_reg[64]_0 ,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    push_2,
    in,
    \dout_reg[64]_1 ,
    \dout_reg[64]_2 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [0:0]S;
  output [62:0]Q;
  output \dout_reg[64]_0 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input push_2;
  input [61:0]in;
  input \dout_reg[64]_1 ;
  input \dout_reg[64]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire [61:0]in;
  wire \mem_reg[3][0]_srl4_n_3 ;
  wire \mem_reg[3][10]_srl4_n_3 ;
  wire \mem_reg[3][11]_srl4_n_3 ;
  wire \mem_reg[3][12]_srl4_n_3 ;
  wire \mem_reg[3][13]_srl4_n_3 ;
  wire \mem_reg[3][14]_srl4_n_3 ;
  wire \mem_reg[3][15]_srl4_n_3 ;
  wire \mem_reg[3][16]_srl4_n_3 ;
  wire \mem_reg[3][17]_srl4_n_3 ;
  wire \mem_reg[3][18]_srl4_n_3 ;
  wire \mem_reg[3][19]_srl4_n_3 ;
  wire \mem_reg[3][1]_srl4_n_3 ;
  wire \mem_reg[3][20]_srl4_n_3 ;
  wire \mem_reg[3][21]_srl4_n_3 ;
  wire \mem_reg[3][22]_srl4_n_3 ;
  wire \mem_reg[3][23]_srl4_n_3 ;
  wire \mem_reg[3][24]_srl4_n_3 ;
  wire \mem_reg[3][25]_srl4_n_3 ;
  wire \mem_reg[3][26]_srl4_n_3 ;
  wire \mem_reg[3][27]_srl4_n_3 ;
  wire \mem_reg[3][28]_srl4_n_3 ;
  wire \mem_reg[3][29]_srl4_n_3 ;
  wire \mem_reg[3][2]_srl4_n_3 ;
  wire \mem_reg[3][30]_srl4_n_3 ;
  wire \mem_reg[3][31]_srl4_n_3 ;
  wire \mem_reg[3][32]_srl4_n_3 ;
  wire \mem_reg[3][33]_srl4_n_3 ;
  wire \mem_reg[3][34]_srl4_n_3 ;
  wire \mem_reg[3][35]_srl4_n_3 ;
  wire \mem_reg[3][36]_srl4_n_3 ;
  wire \mem_reg[3][37]_srl4_n_3 ;
  wire \mem_reg[3][38]_srl4_n_3 ;
  wire \mem_reg[3][39]_srl4_n_3 ;
  wire \mem_reg[3][3]_srl4_n_3 ;
  wire \mem_reg[3][40]_srl4_n_3 ;
  wire \mem_reg[3][41]_srl4_n_3 ;
  wire \mem_reg[3][42]_srl4_n_3 ;
  wire \mem_reg[3][43]_srl4_n_3 ;
  wire \mem_reg[3][44]_srl4_n_3 ;
  wire \mem_reg[3][45]_srl4_n_3 ;
  wire \mem_reg[3][46]_srl4_n_3 ;
  wire \mem_reg[3][47]_srl4_n_3 ;
  wire \mem_reg[3][48]_srl4_n_3 ;
  wire \mem_reg[3][49]_srl4_n_3 ;
  wire \mem_reg[3][4]_srl4_n_3 ;
  wire \mem_reg[3][50]_srl4_n_3 ;
  wire \mem_reg[3][51]_srl4_n_3 ;
  wire \mem_reg[3][52]_srl4_n_3 ;
  wire \mem_reg[3][53]_srl4_n_3 ;
  wire \mem_reg[3][54]_srl4_n_3 ;
  wire \mem_reg[3][55]_srl4_n_3 ;
  wire \mem_reg[3][56]_srl4_n_3 ;
  wire \mem_reg[3][57]_srl4_n_3 ;
  wire \mem_reg[3][58]_srl4_n_3 ;
  wire \mem_reg[3][59]_srl4_n_3 ;
  wire \mem_reg[3][5]_srl4_n_3 ;
  wire \mem_reg[3][60]_srl4_n_3 ;
  wire \mem_reg[3][61]_srl4_n_3 ;
  wire \mem_reg[3][64]_srl4_n_3 ;
  wire \mem_reg[3][6]_srl4_n_3 ;
  wire \mem_reg[3][7]_srl4_n_3 ;
  wire \mem_reg[3][8]_srl4_n_3 ;
  wire \mem_reg[3][9]_srl4_n_3 ;
  wire pop;
  wire push;
  wire push_2;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[64]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_3 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_3 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_3 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_3 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_3 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_3 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_3 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_3 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_3 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_3 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_3 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_3 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_3 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_3 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_3 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_3 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_3 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_3 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_3 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_3 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_3 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_3 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_3 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_3 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_3 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_3 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_3 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_3 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_3 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_3 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_3 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_3 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_3 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_3 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_3 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_3 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_3 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_3 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_3 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_3 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_3 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_3 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_3 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_3 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_3 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_3 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_3 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_3 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_3 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_3 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_3 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_3 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_3 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_3 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_3 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_3 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_3 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_3 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_3 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_3 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_3 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_3 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_3 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[3][0]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[3][10]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[3][11]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[3][12]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[3][13]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[3][14]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[3][15]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[3][16]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[3][17]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[3][18]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[3][19]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[3][1]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[3][20]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[3][21]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[3][22]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[3][23]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[3][24]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[3][25]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[3][26]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[3][27]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[3][28]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[3][29]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[3][2]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[3][30]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[3][31]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[3][32]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[3][33]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[3][34]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[3][35]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[3][36]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[3][37]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[3][38]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[3][39]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[3][3]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[3][40]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[3][41]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[3][42]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[3][43]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[3][44]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[3][45]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[3][46]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[3][47]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[3][48]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[3][49]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[3][4]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[3][50]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[3][51]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[3][52]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[3][53]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[3][54]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[3][55]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[3][56]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[3][57]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[3][58]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[3][59]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[3][5]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[3][60]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[3][61]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[3][6]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[3][7]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[3][8]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_2),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[3][9]_srl4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[62]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(Q[62]),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(\dout_reg[64]_0 ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl_13
   (pop,
    S,
    Q,
    \dout_reg[64]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    \dout_reg[61]_0 ,
    \dout_reg[61]_1 ,
    gmem_addr_reg_793,
    j_reg_401,
    \mem_reg[3][0]_srl4_i_2_0 ,
    \mem_reg[3][0]_srl4_i_2_1 ,
    push,
    \dout_reg[64]_1 ,
    \dout_reg[64]_2 ,
    ap_clk,
    SR);
  output pop;
  output [0:0]S;
  output [62:0]Q;
  output \dout_reg[64]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]\dout_reg[61]_1 ;
  input [61:0]gmem_addr_reg_793;
  input [1:0]j_reg_401;
  input [2:0]\mem_reg[3][0]_srl4_i_2_0 ;
  input \mem_reg[3][0]_srl4_i_2_1 ;
  input push;
  input \dout_reg[64]_1 ;
  input \dout_reg[64]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire \dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire [61:0]gmem_ARADDR;
  wire [61:0]gmem_addr_reg_793;
  wire [1:0]j_reg_401;
  wire [2:0]\mem_reg[3][0]_srl4_i_2_0 ;
  wire \mem_reg[3][0]_srl4_i_2_1 ;
  wire \mem_reg[3][0]_srl4_i_4_n_3 ;
  wire \mem_reg[3][0]_srl4_i_5_n_3 ;
  wire \mem_reg[3][0]_srl4_i_6_n_3 ;
  wire \mem_reg[3][0]_srl4_n_3 ;
  wire \mem_reg[3][10]_srl4_n_3 ;
  wire \mem_reg[3][11]_srl4_n_3 ;
  wire \mem_reg[3][12]_srl4_n_3 ;
  wire \mem_reg[3][13]_srl4_n_3 ;
  wire \mem_reg[3][14]_srl4_n_3 ;
  wire \mem_reg[3][15]_srl4_n_3 ;
  wire \mem_reg[3][16]_srl4_n_3 ;
  wire \mem_reg[3][17]_srl4_n_3 ;
  wire \mem_reg[3][18]_srl4_n_3 ;
  wire \mem_reg[3][19]_srl4_n_3 ;
  wire \mem_reg[3][1]_srl4_n_3 ;
  wire \mem_reg[3][20]_srl4_n_3 ;
  wire \mem_reg[3][21]_srl4_n_3 ;
  wire \mem_reg[3][22]_srl4_n_3 ;
  wire \mem_reg[3][23]_srl4_n_3 ;
  wire \mem_reg[3][24]_srl4_n_3 ;
  wire \mem_reg[3][25]_srl4_n_3 ;
  wire \mem_reg[3][26]_srl4_n_3 ;
  wire \mem_reg[3][27]_srl4_n_3 ;
  wire \mem_reg[3][28]_srl4_n_3 ;
  wire \mem_reg[3][29]_srl4_n_3 ;
  wire \mem_reg[3][2]_srl4_n_3 ;
  wire \mem_reg[3][30]_srl4_n_3 ;
  wire \mem_reg[3][31]_srl4_n_3 ;
  wire \mem_reg[3][32]_srl4_n_3 ;
  wire \mem_reg[3][33]_srl4_n_3 ;
  wire \mem_reg[3][34]_srl4_n_3 ;
  wire \mem_reg[3][35]_srl4_n_3 ;
  wire \mem_reg[3][36]_srl4_n_3 ;
  wire \mem_reg[3][37]_srl4_n_3 ;
  wire \mem_reg[3][38]_srl4_n_3 ;
  wire \mem_reg[3][39]_srl4_n_3 ;
  wire \mem_reg[3][3]_srl4_n_3 ;
  wire \mem_reg[3][40]_srl4_n_3 ;
  wire \mem_reg[3][41]_srl4_n_3 ;
  wire \mem_reg[3][42]_srl4_n_3 ;
  wire \mem_reg[3][43]_srl4_n_3 ;
  wire \mem_reg[3][44]_srl4_n_3 ;
  wire \mem_reg[3][45]_srl4_n_3 ;
  wire \mem_reg[3][46]_srl4_n_3 ;
  wire \mem_reg[3][47]_srl4_n_3 ;
  wire \mem_reg[3][48]_srl4_n_3 ;
  wire \mem_reg[3][49]_srl4_n_3 ;
  wire \mem_reg[3][4]_srl4_n_3 ;
  wire \mem_reg[3][50]_srl4_n_3 ;
  wire \mem_reg[3][51]_srl4_n_3 ;
  wire \mem_reg[3][52]_srl4_n_3 ;
  wire \mem_reg[3][53]_srl4_n_3 ;
  wire \mem_reg[3][54]_srl4_n_3 ;
  wire \mem_reg[3][55]_srl4_n_3 ;
  wire \mem_reg[3][56]_srl4_n_3 ;
  wire \mem_reg[3][57]_srl4_n_3 ;
  wire \mem_reg[3][58]_srl4_n_3 ;
  wire \mem_reg[3][59]_srl4_n_3 ;
  wire \mem_reg[3][5]_srl4_n_3 ;
  wire \mem_reg[3][60]_srl4_n_3 ;
  wire \mem_reg[3][61]_srl4_n_3 ;
  wire \mem_reg[3][64]_srl4_n_3 ;
  wire \mem_reg[3][6]_srl4_n_3 ;
  wire \mem_reg[3][7]_srl4_n_3 ;
  wire \mem_reg[3][8]_srl4_n_3 ;
  wire \mem_reg[3][9]_srl4_n_3 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[64]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_3 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_3 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_3 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_3 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_3 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_3 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_3 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_3 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_3 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_3 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_3 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_3 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_3 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_3 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_3 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_3 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_3 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_3 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_3 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_3 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_3 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_3 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_3 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_3 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_3 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_3 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_3 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_3 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_3 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_3 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_3 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_3 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_3 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_3 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_3 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_3 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_3 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_3 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_3 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_3 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_3 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_3 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_3 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_3 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_3 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_3 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_3 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_3 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_3 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_3 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_3 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_3 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_3 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_3 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_3 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_3 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_3 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_3 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_3 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_3 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_3 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_3 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_3 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[0]),
        .Q(\mem_reg[3][0]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [0]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [0]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[0]),
        .O(gmem_ARADDR[0]));
  LUT6 #(
    .INIT(64'h0000000070007777)) 
    \mem_reg[3][0]_srl4_i_4 
       (.I0(\mem_reg[3][0]_srl4_i_2_0 [0]),
        .I1(\mem_reg[3][0]_srl4_i_2_1 ),
        .I2(j_reg_401[1]),
        .I3(j_reg_401[0]),
        .I4(\mem_reg[3][0]_srl4_i_2_0 [1]),
        .I5(\mem_reg[3][0]_srl4_i_2_0 [2]),
        .O(\mem_reg[3][0]_srl4_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000FF70FF70FF70)) 
    \mem_reg[3][0]_srl4_i_5 
       (.I0(j_reg_401[1]),
        .I1(j_reg_401[0]),
        .I2(\mem_reg[3][0]_srl4_i_2_0 [1]),
        .I3(\mem_reg[3][0]_srl4_i_2_0 [2]),
        .I4(\mem_reg[3][0]_srl4_i_2_0 [0]),
        .I5(\mem_reg[3][0]_srl4_i_2_1 ),
        .O(\mem_reg[3][0]_srl4_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_reg[3][0]_srl4_i_6 
       (.I0(\mem_reg[3][0]_srl4_i_2_1 ),
        .I1(\mem_reg[3][0]_srl4_i_2_0 [0]),
        .O(\mem_reg[3][0]_srl4_i_6_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[10]),
        .Q(\mem_reg[3][10]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][10]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [10]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [10]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[10]),
        .O(gmem_ARADDR[10]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[11]),
        .Q(\mem_reg[3][11]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][11]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [11]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [11]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[11]),
        .O(gmem_ARADDR[11]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[12]),
        .Q(\mem_reg[3][12]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][12]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [12]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [12]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[12]),
        .O(gmem_ARADDR[12]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[13]),
        .Q(\mem_reg[3][13]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][13]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [13]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [13]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[13]),
        .O(gmem_ARADDR[13]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[14]),
        .Q(\mem_reg[3][14]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][14]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [14]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [14]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[14]),
        .O(gmem_ARADDR[14]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[15]),
        .Q(\mem_reg[3][15]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][15]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [15]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [15]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[15]),
        .O(gmem_ARADDR[15]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[16]),
        .Q(\mem_reg[3][16]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][16]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [16]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [16]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[16]),
        .O(gmem_ARADDR[16]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[17]),
        .Q(\mem_reg[3][17]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][17]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [17]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [17]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[17]),
        .O(gmem_ARADDR[17]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[18]),
        .Q(\mem_reg[3][18]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][18]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [18]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [18]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[18]),
        .O(gmem_ARADDR[18]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[19]),
        .Q(\mem_reg[3][19]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][19]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [19]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [19]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[19]),
        .O(gmem_ARADDR[19]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[1]),
        .Q(\mem_reg[3][1]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][1]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [1]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[1]),
        .O(gmem_ARADDR[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[20]),
        .Q(\mem_reg[3][20]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][20]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [20]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [20]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[20]),
        .O(gmem_ARADDR[20]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[21]),
        .Q(\mem_reg[3][21]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][21]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [21]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [21]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[21]),
        .O(gmem_ARADDR[21]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[22]),
        .Q(\mem_reg[3][22]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][22]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [22]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [22]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[22]),
        .O(gmem_ARADDR[22]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[23]),
        .Q(\mem_reg[3][23]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][23]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [23]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [23]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[23]),
        .O(gmem_ARADDR[23]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[24]),
        .Q(\mem_reg[3][24]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][24]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [24]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [24]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[24]),
        .O(gmem_ARADDR[24]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[25]),
        .Q(\mem_reg[3][25]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][25]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [25]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [25]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[25]),
        .O(gmem_ARADDR[25]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[26]),
        .Q(\mem_reg[3][26]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][26]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [26]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [26]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[26]),
        .O(gmem_ARADDR[26]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[27]),
        .Q(\mem_reg[3][27]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][27]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [27]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [27]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[27]),
        .O(gmem_ARADDR[27]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[28]),
        .Q(\mem_reg[3][28]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][28]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [28]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [28]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[28]),
        .O(gmem_ARADDR[28]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[29]),
        .Q(\mem_reg[3][29]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][29]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [29]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [29]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[29]),
        .O(gmem_ARADDR[29]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[2]),
        .Q(\mem_reg[3][2]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][2]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [2]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [2]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[2]),
        .O(gmem_ARADDR[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[30]),
        .Q(\mem_reg[3][30]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][30]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [30]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [30]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[30]),
        .O(gmem_ARADDR[30]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[31]),
        .Q(\mem_reg[3][31]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][31]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [31]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [31]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[31]),
        .O(gmem_ARADDR[31]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[32]),
        .Q(\mem_reg[3][32]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][32]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [32]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [32]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[32]),
        .O(gmem_ARADDR[32]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[33]),
        .Q(\mem_reg[3][33]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][33]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [33]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [33]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[33]),
        .O(gmem_ARADDR[33]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[34]),
        .Q(\mem_reg[3][34]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][34]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [34]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [34]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[34]),
        .O(gmem_ARADDR[34]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[35]),
        .Q(\mem_reg[3][35]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][35]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [35]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [35]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[35]),
        .O(gmem_ARADDR[35]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[36]),
        .Q(\mem_reg[3][36]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][36]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [36]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [36]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[36]),
        .O(gmem_ARADDR[36]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[37]),
        .Q(\mem_reg[3][37]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][37]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [37]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [37]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[37]),
        .O(gmem_ARADDR[37]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[38]),
        .Q(\mem_reg[3][38]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][38]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [38]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [38]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[38]),
        .O(gmem_ARADDR[38]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[39]),
        .Q(\mem_reg[3][39]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][39]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [39]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [39]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[39]),
        .O(gmem_ARADDR[39]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[3]),
        .Q(\mem_reg[3][3]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][3]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [3]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [3]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[3]),
        .O(gmem_ARADDR[3]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[40]),
        .Q(\mem_reg[3][40]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][40]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [40]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [40]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[40]),
        .O(gmem_ARADDR[40]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[41]),
        .Q(\mem_reg[3][41]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][41]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [41]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [41]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[41]),
        .O(gmem_ARADDR[41]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[42]),
        .Q(\mem_reg[3][42]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][42]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [42]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [42]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[42]),
        .O(gmem_ARADDR[42]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[43]),
        .Q(\mem_reg[3][43]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][43]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [43]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [43]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[43]),
        .O(gmem_ARADDR[43]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[44]),
        .Q(\mem_reg[3][44]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][44]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [44]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [44]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[44]),
        .O(gmem_ARADDR[44]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[45]),
        .Q(\mem_reg[3][45]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][45]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [45]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [45]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[45]),
        .O(gmem_ARADDR[45]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[46]),
        .Q(\mem_reg[3][46]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][46]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [46]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [46]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[46]),
        .O(gmem_ARADDR[46]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[47]),
        .Q(\mem_reg[3][47]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][47]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [47]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [47]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[47]),
        .O(gmem_ARADDR[47]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[48]),
        .Q(\mem_reg[3][48]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][48]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [48]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [48]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[48]),
        .O(gmem_ARADDR[48]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[49]),
        .Q(\mem_reg[3][49]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][49]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [49]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [49]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[49]),
        .O(gmem_ARADDR[49]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[4]),
        .Q(\mem_reg[3][4]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][4]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [4]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [4]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[4]),
        .O(gmem_ARADDR[4]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[50]),
        .Q(\mem_reg[3][50]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][50]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [50]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [50]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[50]),
        .O(gmem_ARADDR[50]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[51]),
        .Q(\mem_reg[3][51]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][51]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [51]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [51]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[51]),
        .O(gmem_ARADDR[51]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[52]),
        .Q(\mem_reg[3][52]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][52]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [52]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [52]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[52]),
        .O(gmem_ARADDR[52]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[53]),
        .Q(\mem_reg[3][53]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][53]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [53]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [53]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[53]),
        .O(gmem_ARADDR[53]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[54]),
        .Q(\mem_reg[3][54]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][54]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [54]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [54]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[54]),
        .O(gmem_ARADDR[54]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[55]),
        .Q(\mem_reg[3][55]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][55]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [55]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [55]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[55]),
        .O(gmem_ARADDR[55]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[56]),
        .Q(\mem_reg[3][56]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][56]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [56]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [56]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[56]),
        .O(gmem_ARADDR[56]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[57]),
        .Q(\mem_reg[3][57]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][57]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [57]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [57]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[57]),
        .O(gmem_ARADDR[57]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[58]),
        .Q(\mem_reg[3][58]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][58]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [58]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [58]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[58]),
        .O(gmem_ARADDR[58]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[59]),
        .Q(\mem_reg[3][59]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][59]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [59]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [59]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[59]),
        .O(gmem_ARADDR[59]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[5]),
        .Q(\mem_reg[3][5]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][5]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [5]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [5]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[5]),
        .O(gmem_ARADDR[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[60]),
        .Q(\mem_reg[3][60]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][60]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [60]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [60]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[60]),
        .O(gmem_ARADDR[60]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[61]),
        .Q(\mem_reg[3][61]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][61]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [61]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [61]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[61]),
        .O(gmem_ARADDR[61]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[6]),
        .Q(\mem_reg[3][6]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][6]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [6]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [6]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[6]),
        .O(gmem_ARADDR[6]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[7]),
        .Q(\mem_reg[3][7]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][7]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [7]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [7]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[7]),
        .O(gmem_ARADDR[7]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[8]),
        .Q(\mem_reg[3][8]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][8]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [8]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [8]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[8]),
        .O(gmem_ARADDR[8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[9]),
        .Q(\mem_reg[3][9]_srl4_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem_reg[3][9]_srl4_i_1 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_3 ),
        .I1(\dout_reg[61]_0 [9]),
        .I2(\mem_reg[3][0]_srl4_i_5_n_3 ),
        .I3(\dout_reg[61]_1 [9]),
        .I4(\mem_reg[3][0]_srl4_i_6_n_3 ),
        .I5(gmem_addr_reg_793[9]),
        .O(gmem_ARADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(Q[62]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1__0
       (.I0(Q[62]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[64]_0 ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop_0,
    E,
    ap_rst_n_0,
    s_ready_t_reg,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    push__0,
    resp_ready__1,
    empty_n_reg,
    push,
    Q,
    \dout_reg[0]_1 ,
    ap_clk,
    SR,
    \mOutPtr_reg[3]_0 ,
    wrsp_valid,
    \mOutPtr_reg[3]_1 ,
    last_resp,
    pop,
    ap_rst_n,
    full_n_reg,
    full_n_reg_0,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop_0;
  output [0:0]E;
  output ap_rst_n_0;
  output [0:0]s_ready_t_reg;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output push__0;
  output resp_ready__1;
  output empty_n_reg;
  input push;
  input [0:0]Q;
  input [3:0]\dout_reg[0]_1 ;
  input ap_clk;
  input [0:0]SR;
  input \mOutPtr_reg[3]_0 ;
  input wrsp_valid;
  input [0:0]\mOutPtr_reg[3]_1 ;
  input last_resp;
  input pop;
  input ap_rst_n;
  input full_n_reg;
  input [0:0]full_n_reg_0;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire [0:0]\mOutPtr_reg[3]_1 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire [0:0]s_ready_t_reg;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\mOutPtr_reg[3]_1 ),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(pop_0));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(\mOutPtr_reg[3]_1 ),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(\mOutPtr_reg[3]_1 ),
        .I4(last_resp),
        .I5(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[3]_i_4 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(\mOutPtr_reg[3]_1 ),
        .I4(last_resp),
        .O(push__0));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1__1 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop_0),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop_0),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[0]_1 [0]),
        .A1(\dout_reg[0]_1 [1]),
        .A2(\dout_reg[0]_1 [2]),
        .A3(\dout_reg[0]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(Q),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(\dout_reg[0]_1 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(\dout_reg[0]_1 [0]),
        .I3(\dout_reg[0]_1 [2]),
        .I4(\dout_reg[0]_1 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(\dout_reg[0]_1 [1]),
        .I2(\dout_reg[0]_1 [3]),
        .I3(\dout_reg[0]_1 [2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(\dout_reg[0]_1 [1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_1 [0]),
        .I4(\dout_reg[0]_1 [3]),
        .I5(\dout_reg[0]_1 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3 
       (.I0(pop_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_15
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 );
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire pop;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_2 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_19
   (\could_multi_bursts.last_loop__10 ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    din,
    Q,
    ap_clk,
    SR,
    pop,
    \dout_reg[0]_0 ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    fifo_rctl_ready,
    mem_reg,
    mem_reg_0);
  output \could_multi_bursts.last_loop__10 ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input \dout_reg[0]_0 ;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\sect_len_buf_reg[9]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input fifo_rctl_ready;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ar2r_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire [0:0]mem_reg_0;
  wire pop;
  wire push_0;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [5:0]\sect_len_buf_reg[9]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .O(\could_multi_bursts.last_loop__10 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\dout_reg[0]_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_3 ),
        .I4(fifo_rctl_ready),
        .O(push_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(mem_reg_0),
        .O(din));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_3 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\sect_len_buf_reg[9]_0 [4]),
        .I2(\sect_len_buf_reg[9] [3]),
        .I3(\sect_len_buf_reg[9]_0 [3]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_4 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\sect_len_buf_reg[9]_0 [1]),
        .I2(\sect_len_buf_reg[9] [0]),
        .I3(\sect_len_buf_reg[9]_0 [0]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\sect_len_buf_reg[5] ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized2
   (ap_rst_n_0,
    pop_0,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    in,
    ap_rst_n,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    fifo_resp_ready,
    raddr17_in__2,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_0 ,
    \dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[0]_0 ,
    WLAST_Dummy_reg_0,
    sel,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop_0;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  output [3:0]in;
  input ap_rst_n;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input fifo_resp_ready;
  input raddr17_in__2;
  input dout_vld_reg;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_0 ;
  input [7:0]\dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  input WLAST_Dummy_reg_0;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_3 ;
  wire \dout[3]_i_4_n_3 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg_n_3_[0] ;
  wire \dout_reg_n_3_[1] ;
  wire \dout_reg_n_3_[2] ;
  wire \dout_reg_n_3_[3] ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire \mem_reg[14][2]_srl15_n_3 ;
  wire \mem_reg[14][3]_srl15_n_3 ;
  wire next_burst;
  wire p_12_in;
  wire pop_0;
  wire raddr17_in__2;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_3 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_3_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_3_[1] ),
        .I5(\dout[3]_i_4_n_3 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_3_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_3_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_3 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(\dout_reg_n_3_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(\dout_reg_n_3_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_3 ),
        .Q(\dout_reg_n_3_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_3 ),
        .Q(\dout_reg_n_3_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(next_burst),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__2 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(fifo_resp_ready),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\raddr_reg[0] ),
        .I1(\raddr_reg[0]_0 ),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_0 ),
        .I4(next_burst),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [8]),
        .I1(\could_multi_bursts.awlen_buf_reg[0]_0 [4]),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [7]),
        .I3(\could_multi_bursts.awlen_buf_reg[0]_0 [3]),
        .I4(\could_multi_bursts.awlen_buf_reg[0]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[0] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [5]),
        .I1(\could_multi_bursts.awlen_buf_reg[0]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [4]),
        .I3(\could_multi_bursts.awlen_buf_reg[0]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[0]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[0] [6]),
        .O(\sect_len_buf_reg[5] ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [1]),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [2]),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr17_in__2),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized3
   (sel,
    pop,
    push,
    SR,
    \dout_reg[67]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    ap_rst_n,
    in,
    Q,
    ap_clk);
  output sel;
  output pop;
  output push;
  output [0:0]SR;
  output [65:0]\dout_reg[67]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input ap_rst_n;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_3 ;
  wire \mem_reg[14][11]_srl15_n_3 ;
  wire \mem_reg[14][12]_srl15_n_3 ;
  wire \mem_reg[14][13]_srl15_n_3 ;
  wire \mem_reg[14][14]_srl15_n_3 ;
  wire \mem_reg[14][15]_srl15_n_3 ;
  wire \mem_reg[14][16]_srl15_n_3 ;
  wire \mem_reg[14][17]_srl15_n_3 ;
  wire \mem_reg[14][18]_srl15_n_3 ;
  wire \mem_reg[14][19]_srl15_n_3 ;
  wire \mem_reg[14][20]_srl15_n_3 ;
  wire \mem_reg[14][21]_srl15_n_3 ;
  wire \mem_reg[14][22]_srl15_n_3 ;
  wire \mem_reg[14][23]_srl15_n_3 ;
  wire \mem_reg[14][24]_srl15_n_3 ;
  wire \mem_reg[14][25]_srl15_n_3 ;
  wire \mem_reg[14][26]_srl15_n_3 ;
  wire \mem_reg[14][27]_srl15_n_3 ;
  wire \mem_reg[14][28]_srl15_n_3 ;
  wire \mem_reg[14][29]_srl15_n_3 ;
  wire \mem_reg[14][2]_srl15_n_3 ;
  wire \mem_reg[14][30]_srl15_n_3 ;
  wire \mem_reg[14][31]_srl15_n_3 ;
  wire \mem_reg[14][32]_srl15_n_3 ;
  wire \mem_reg[14][33]_srl15_n_3 ;
  wire \mem_reg[14][34]_srl15_n_3 ;
  wire \mem_reg[14][35]_srl15_n_3 ;
  wire \mem_reg[14][36]_srl15_n_3 ;
  wire \mem_reg[14][37]_srl15_n_3 ;
  wire \mem_reg[14][38]_srl15_n_3 ;
  wire \mem_reg[14][39]_srl15_n_3 ;
  wire \mem_reg[14][3]_srl15_n_3 ;
  wire \mem_reg[14][40]_srl15_n_3 ;
  wire \mem_reg[14][41]_srl15_n_3 ;
  wire \mem_reg[14][42]_srl15_n_3 ;
  wire \mem_reg[14][43]_srl15_n_3 ;
  wire \mem_reg[14][44]_srl15_n_3 ;
  wire \mem_reg[14][45]_srl15_n_3 ;
  wire \mem_reg[14][46]_srl15_n_3 ;
  wire \mem_reg[14][47]_srl15_n_3 ;
  wire \mem_reg[14][48]_srl15_n_3 ;
  wire \mem_reg[14][49]_srl15_n_3 ;
  wire \mem_reg[14][4]_srl15_n_3 ;
  wire \mem_reg[14][50]_srl15_n_3 ;
  wire \mem_reg[14][51]_srl15_n_3 ;
  wire \mem_reg[14][52]_srl15_n_3 ;
  wire \mem_reg[14][53]_srl15_n_3 ;
  wire \mem_reg[14][54]_srl15_n_3 ;
  wire \mem_reg[14][55]_srl15_n_3 ;
  wire \mem_reg[14][56]_srl15_n_3 ;
  wire \mem_reg[14][57]_srl15_n_3 ;
  wire \mem_reg[14][58]_srl15_n_3 ;
  wire \mem_reg[14][59]_srl15_n_3 ;
  wire \mem_reg[14][5]_srl15_n_3 ;
  wire \mem_reg[14][60]_srl15_n_3 ;
  wire \mem_reg[14][61]_srl15_n_3 ;
  wire \mem_reg[14][62]_srl15_n_3 ;
  wire \mem_reg[14][63]_srl15_n_3 ;
  wire \mem_reg[14][64]_srl15_n_3 ;
  wire \mem_reg[14][65]_srl15_n_3 ;
  wire \mem_reg[14][66]_srl15_n_3 ;
  wire \mem_reg[14][67]_srl15_n_3 ;
  wire \mem_reg[14][6]_srl15_n_3 ;
  wire \mem_reg[14][7]_srl15_n_3 ;
  wire \mem_reg[14][8]_srl15_n_3 ;
  wire \mem_reg[14][9]_srl15_n_3 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[2]_0 ),
        .I3(\dout_reg[2]_1 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__3 
       (.I0(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized4
   (D,
    req_en__0,
    \dout_reg[36]_0 ,
    data_en__3,
    pop,
    WVALID_Dummy_reg,
    push,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    fifo_valid,
    m_axi_gmem_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_1 ,
    ap_clk,
    \dout_reg[36]_2 );
  output [3:0]D;
  output req_en__0;
  output [36:0]\dout_reg[36]_0 ;
  output data_en__3;
  output pop;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input fifo_valid;
  input m_axi_gmem_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input \dout_reg[36]_2 ;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire \dout_reg[36]_2 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_3 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][10]_srl15_n_3 ;
  wire \mem_reg[14][11]_srl15_n_3 ;
  wire \mem_reg[14][12]_srl15_n_3 ;
  wire \mem_reg[14][13]_srl15_n_3 ;
  wire \mem_reg[14][14]_srl15_n_3 ;
  wire \mem_reg[14][15]_srl15_n_3 ;
  wire \mem_reg[14][16]_srl15_n_3 ;
  wire \mem_reg[14][17]_srl15_n_3 ;
  wire \mem_reg[14][18]_srl15_n_3 ;
  wire \mem_reg[14][19]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire \mem_reg[14][20]_srl15_n_3 ;
  wire \mem_reg[14][21]_srl15_n_3 ;
  wire \mem_reg[14][22]_srl15_n_3 ;
  wire \mem_reg[14][23]_srl15_n_3 ;
  wire \mem_reg[14][24]_srl15_n_3 ;
  wire \mem_reg[14][25]_srl15_n_3 ;
  wire \mem_reg[14][26]_srl15_n_3 ;
  wire \mem_reg[14][27]_srl15_n_3 ;
  wire \mem_reg[14][28]_srl15_n_3 ;
  wire \mem_reg[14][29]_srl15_n_3 ;
  wire \mem_reg[14][2]_srl15_n_3 ;
  wire \mem_reg[14][30]_srl15_n_3 ;
  wire \mem_reg[14][31]_srl15_n_3 ;
  wire \mem_reg[14][32]_srl15_n_3 ;
  wire \mem_reg[14][33]_srl15_n_3 ;
  wire \mem_reg[14][34]_srl15_n_3 ;
  wire \mem_reg[14][35]_srl15_n_3 ;
  wire \mem_reg[14][36]_srl15_n_3 ;
  wire \mem_reg[14][3]_srl15_n_3 ;
  wire \mem_reg[14][4]_srl15_n_3 ;
  wire \mem_reg[14][5]_srl15_n_3 ;
  wire \mem_reg[14][6]_srl15_n_3 ;
  wire \mem_reg[14][7]_srl15_n_3 ;
  wire \mem_reg[14][8]_srl15_n_3 ;
  wire \mem_reg[14][9]_srl15_n_3 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg_0),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(\dout_reg[36]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg_0),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_3 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_3 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_3 ));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(m_axi_gmem_WREADY),
        .I3(flying_req_reg),
        .I4(flying_req_reg_0),
        .I5(data_en__3),
        .O(req_en__0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_store" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_store
   (wrsp_type,
    full_n_reg,
    WVALID_Dummy,
    full_n_reg_0,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    full_n_reg_1,
    \ap_CS_fsm_reg[24] ,
    tmp_valid_reg_0,
    resp_ready__1,
    empty_n_reg,
    D,
    dout_vld_reg_0,
    ap_NS_fsm,
    empty_n_reg_0,
    \tmp_len_reg[31]_0 ,
    dout,
    ap_clk,
    SR,
    dout_vld_reg_1,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter9,
    Q,
    last_resp,
    pop,
    ap_rst_n,
    push_1,
    pop_0,
    dout_vld_reg_2,
    ap_block_pp0_stage0_11001,
    push_2,
    AWREADY_Dummy,
    need_wrsp,
    ap_enable_reg_pp0_iter15,
    input_r_TVALID_int_regslice,
    state_fu_184,
    read_coefs_fu_180,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[16] ,
    j_reg_401,
    in,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output wrsp_type;
  output full_n_reg;
  output WVALID_Dummy;
  output full_n_reg_0;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output full_n_reg_1;
  output \ap_CS_fsm_reg[24] ;
  output [0:0]tmp_valid_reg_0;
  output resp_ready__1;
  output empty_n_reg;
  output [3:0]D;
  output [0:0]dout_vld_reg_0;
  output [0:0]ap_NS_fsm;
  output empty_n_reg_0;
  output [63:0]\tmp_len_reg[31]_0 ;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_enable_reg_pp0_iter10;
  input ap_enable_reg_pp0_iter9;
  input [0:0]Q;
  input last_resp;
  input pop;
  input ap_rst_n;
  input push_1;
  input pop_0;
  input [6:0]dout_vld_reg_2;
  input ap_block_pp0_stage0_11001;
  input push_2;
  input AWREADY_Dummy;
  input need_wrsp;
  input ap_enable_reg_pp0_iter15;
  input input_r_TVALID_int_regslice;
  input [1:0]state_fu_184;
  input read_coefs_fu_180;
  input \ap_CS_fsm_reg[22] ;
  input [0:0]\ap_CS_fsm_reg[16] ;
  input [1:0]j_reg_401;
  input [61:0]in;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[24] ;
  wire [0:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [6:0]dout_vld_reg_2;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wrsp_n_5;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [61:0]in;
  wire input_r_TVALID_int_regslice;
  wire [1:0]j_reg_401;
  wire last_resp;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire pop;
  wire pop_0;
  wire push;
  wire push_1;
  wire push_2;
  wire push__0;
  wire read_coefs_fu_180;
  wire resp_ready__1;
  wire [1:0]state_fu_184;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire [63:0]\tmp_len_reg[31]_0 ;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire [0:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.D(D[2]),
        .E(E),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[17] (full_n_reg),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1({dout_vld_reg_2[6:5],dout_vld_reg_2[3:2]}),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_1),
        .j_reg_401(j_reg_401),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .pop_0(pop_0),
        .push_1(push_1));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[67]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D[1]),
        .Q({wreq_len,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69}),
        .S(fifo_wreq_n_6),
        .SR(SR),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (dout_vld_reg_2[2:1]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[64] (fifo_wreq_n_70),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .push(push),
        .push_2(push_2),
        .tmp_valid_reg(AWVALID_Dummy),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(fifo_wrsp_n_5),
        .Q(wreq_len),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .full_n_reg_0(next_wreq),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .\mOutPtr_reg[3]_0 (ursp_ready),
        .\mOutPtr_reg[3]_1 (Q),
        .need_wrsp(need_wrsp),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_5,tmp_len0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[31],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_wreq_n_6,1'b1}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_70),
        .Q(AWVALID_Dummy),
        .R(SR));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized2 user_resp
       (.D({D[3],D[0]}),
        .E(fifo_wrsp_n_5),
        .SR(SR),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(\ap_CS_fsm_reg[24] ),
        .dout_vld_reg_3({dout_vld_reg_2[4],dout_vld_reg_2[0]}),
        .empty_n_reg_0(empty_n_reg),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .pop(pop),
        .push__0(push__0),
        .read_coefs_fu_180(read_coefs_fu_180),
        .state_fu_184(state_fu_184),
        .ursp_ready(ursp_ready));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_throttle" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    WREADY_Dummy,
    E,
    sel,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_gmem_WREADY,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    m_axi_gmem_AWREADY,
    in,
    dout);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output WREADY_Dummy;
  output [0:0]E;
  output sel;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output empty_n_reg;
  output empty_n_reg_0;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_gmem_WREADY;
  input \dout_reg[36]_0 ;
  input dout_vld_reg;
  input m_axi_gmem_AWREADY;
  input [65:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_48;
  wire data_fifo_n_5;
  wire data_fifo_n_52;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire data_fifo_n_8;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire \dout_reg[0] ;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_3;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_3 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_72;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_4;
  wire rs_req_ready;
  wire sel;

  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_5,data_fifo_n_6,data_fifo_n_7,data_fifo_n_8}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_48),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (SR),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_52),
        .dout_vld_reg_2(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(rs_req_n_4),
        .flying_req_reg_0(flying_req_reg_n_3),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_52),
        .Q(flying_req_reg_n_3),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_3 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_48),
        .D(\last_cnt[0]_i_1_n_3 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_48),
        .D(data_fifo_n_8),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_48),
        .D(data_fifo_n_7),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_48),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_48),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[4]),
        .R(SR));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72}),
        .E(load_p2),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[2] (rs_req_n_4),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_3 (flying_req_reg_n_3));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_write" *) 
module equalizer_equalizer_0_2_equalizer_gmem_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    pop,
    Q,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    empty_n_reg,
    ap_rst_n_0,
    dout_vld_reg,
    empty_n_reg_0,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    push_1,
    WVALID_Dummy,
    dout_vld_reg_0,
    ap_rst_n,
    AWVALID_Dummy,
    resp_ready__1,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    m_axi_gmem_AWREADY,
    dout,
    \data_p2_reg[2] );
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output pop;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output empty_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg;
  output empty_n_reg_0;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input push_1;
  input WVALID_Dummy;
  input dout_vld_reg_0;
  input ap_rst_n;
  input AWVALID_Dummy;
  input resp_ready__1;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [63:0]D;
  input m_axi_gmem_AWREADY;
  input [35:0]dout;
  input [0:0]\data_p2_reg[2] ;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_3;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [3:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_3 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [63:2]data1;
  wire [65:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[2] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \end_addr[13]_i_2_n_3 ;
  wire \end_addr[13]_i_3_n_3 ;
  wire \end_addr[13]_i_4_n_3 ;
  wire \end_addr[13]_i_5_n_3 ;
  wire \end_addr[17]_i_2_n_3 ;
  wire \end_addr[17]_i_3_n_3 ;
  wire \end_addr[17]_i_4_n_3 ;
  wire \end_addr[17]_i_5_n_3 ;
  wire \end_addr[21]_i_2_n_3 ;
  wire \end_addr[21]_i_3_n_3 ;
  wire \end_addr[21]_i_4_n_3 ;
  wire \end_addr[21]_i_5_n_3 ;
  wire \end_addr[25]_i_2_n_3 ;
  wire \end_addr[25]_i_3_n_3 ;
  wire \end_addr[25]_i_4_n_3 ;
  wire \end_addr[25]_i_5_n_3 ;
  wire \end_addr[29]_i_2_n_3 ;
  wire \end_addr[29]_i_3_n_3 ;
  wire \end_addr[29]_i_4_n_3 ;
  wire \end_addr[29]_i_5_n_3 ;
  wire \end_addr[33]_i_2_n_3 ;
  wire \end_addr[33]_i_3_n_3 ;
  wire \end_addr[5]_i_2_n_3 ;
  wire \end_addr[5]_i_3_n_3 ;
  wire \end_addr[5]_i_4_n_3 ;
  wire \end_addr[5]_i_5_n_3 ;
  wire \end_addr[9]_i_2_n_3 ;
  wire \end_addr[9]_i_3_n_3 ;
  wire \end_addr[9]_i_4_n_3 ;
  wire \end_addr[9]_i_5_n_3 ;
  wire \end_addr_reg_n_3_[10] ;
  wire \end_addr_reg_n_3_[11] ;
  wire \end_addr_reg_n_3_[2] ;
  wire \end_addr_reg_n_3_[3] ;
  wire \end_addr_reg_n_3_[4] ;
  wire \end_addr_reg_n_3_[5] ;
  wire \end_addr_reg_n_3_[6] ;
  wire \end_addr_reg_n_3_[7] ;
  wire \end_addr_reg_n_3_[8] ;
  wire \end_addr_reg_n_3_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_13;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_18;
  wire fifo_burst_n_19;
  wire fifo_burst_n_20;
  wire fifo_burst_n_25;
  wire fifo_burst_n_8;
  wire fifo_burst_ready;
  wire fifo_resp_n_6;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_3;
  wire first_sect_carry__0_i_2_n_3;
  wire first_sect_carry__0_i_3_n_3;
  wire first_sect_carry__0_i_4_n_3;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__1_i_1_n_3;
  wire first_sect_carry__1_i_2_n_3;
  wire first_sect_carry__1_i_3_n_3;
  wire first_sect_carry__1_i_4_n_3;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__2_i_1_n_3;
  wire first_sect_carry__2_i_2_n_3;
  wire first_sect_carry__2_i_3_n_3;
  wire first_sect_carry__2_i_4_n_3;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__3_i_1_n_3;
  wire first_sect_carry__3_i_2_n_3;
  wire first_sect_carry__3_n_6;
  wire first_sect_carry_i_1_n_3;
  wire first_sect_carry_i_2_n_3;
  wire first_sect_carry_i_3_n_3;
  wire first_sect_carry_i_4_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_3;
  wire last_sect_carry__0_i_1_n_3;
  wire last_sect_carry__0_i_2_n_3;
  wire last_sect_carry__0_i_3_n_3;
  wire last_sect_carry__0_i_4_n_3;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__1_i_1_n_3;
  wire last_sect_carry__1_i_2_n_3;
  wire last_sect_carry__1_i_3_n_3;
  wire last_sect_carry__1_i_4_n_3;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__2_i_1_n_3;
  wire last_sect_carry__2_i_2_n_3;
  wire last_sect_carry__2_i_3_n_3;
  wire last_sect_carry__2_i_4_n_3;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__3_n_6;
  wire last_sect_carry_i_1_n_3;
  wire last_sect_carry_i_2_n_3;
  wire last_sect_carry_i_3_n_3;
  wire last_sect_carry_i_4_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire \len_cnt[7]_i_4_n_3 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [2:2]p_1_in;
  wire pop;
  wire push;
  wire push_1;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[32] ;
  wire \sect_addr_buf_reg_n_3_[33] ;
  wire \sect_addr_buf_reg_n_3_[34] ;
  wire \sect_addr_buf_reg_n_3_[35] ;
  wire \sect_addr_buf_reg_n_3_[36] ;
  wire \sect_addr_buf_reg_n_3_[37] ;
  wire \sect_addr_buf_reg_n_3_[38] ;
  wire \sect_addr_buf_reg_n_3_[39] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[40] ;
  wire \sect_addr_buf_reg_n_3_[41] ;
  wire \sect_addr_buf_reg_n_3_[42] ;
  wire \sect_addr_buf_reg_n_3_[43] ;
  wire \sect_addr_buf_reg_n_3_[44] ;
  wire \sect_addr_buf_reg_n_3_[45] ;
  wire \sect_addr_buf_reg_n_3_[46] ;
  wire \sect_addr_buf_reg_n_3_[47] ;
  wire \sect_addr_buf_reg_n_3_[48] ;
  wire \sect_addr_buf_reg_n_3_[49] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[50] ;
  wire \sect_addr_buf_reg_n_3_[51] ;
  wire \sect_addr_buf_reg_n_3_[52] ;
  wire \sect_addr_buf_reg_n_3_[53] ;
  wire \sect_addr_buf_reg_n_3_[54] ;
  wire \sect_addr_buf_reg_n_3_[55] ;
  wire \sect_addr_buf_reg_n_3_[56] ;
  wire \sect_addr_buf_reg_n_3_[57] ;
  wire \sect_addr_buf_reg_n_3_[58] ;
  wire \sect_addr_buf_reg_n_3_[59] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[60] ;
  wire \sect_addr_buf_reg_n_3_[61] ;
  wire \sect_addr_buf_reg_n_3_[62] ;
  wire \sect_addr_buf_reg_n_3_[63] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[20] ;
  wire \sect_cnt_reg_n_3_[21] ;
  wire \sect_cnt_reg_n_3_[22] ;
  wire \sect_cnt_reg_n_3_[23] ;
  wire \sect_cnt_reg_n_3_[24] ;
  wire \sect_cnt_reg_n_3_[25] ;
  wire \sect_cnt_reg_n_3_[26] ;
  wire \sect_cnt_reg_n_3_[27] ;
  wire \sect_cnt_reg_n_3_[28] ;
  wire \sect_cnt_reg_n_3_[29] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[30] ;
  wire \sect_cnt_reg_n_3_[31] ;
  wire \sect_cnt_reg_n_3_[32] ;
  wire \sect_cnt_reg_n_3_[33] ;
  wire \sect_cnt_reg_n_3_[34] ;
  wire \sect_cnt_reg_n_3_[35] ;
  wire \sect_cnt_reg_n_3_[36] ;
  wire \sect_cnt_reg_n_3_[37] ;
  wire \sect_cnt_reg_n_3_[38] ;
  wire \sect_cnt_reg_n_3_[39] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[40] ;
  wire \sect_cnt_reg_n_3_[41] ;
  wire \sect_cnt_reg_n_3_[42] ;
  wire \sect_cnt_reg_n_3_[43] ;
  wire \sect_cnt_reg_n_3_[44] ;
  wire \sect_cnt_reg_n_3_[45] ;
  wire \sect_cnt_reg_n_3_[46] ;
  wire \sect_cnt_reg_n_3_[47] ;
  wire \sect_cnt_reg_n_3_[48] ;
  wire \sect_cnt_reg_n_3_[49] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[50] ;
  wire \sect_cnt_reg_n_3_[51] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_len_buf[0]_i_1_n_3 ;
  wire \sect_len_buf[1]_i_1_n_3 ;
  wire \sect_len_buf[2]_i_1_n_3 ;
  wire \sect_len_buf[3]_i_1_n_3 ;
  wire \sect_len_buf[4]_i_1_n_3 ;
  wire \sect_len_buf[5]_i_1_n_3 ;
  wire \sect_len_buf[6]_i_1_n_3 ;
  wire \sect_len_buf[7]_i_1_n_3 ;
  wire \sect_len_buf[8]_i_1_n_3 ;
  wire \sect_len_buf[9]_i_2_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_3;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(WLAST_Dummy_reg_n_3),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_13),
        .Q(WVALID_Dummy_reg_n_3),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_57),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_3 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(data1[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [8:5]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_25),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_57),
        .O(\end_addr[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_57),
        .O(\end_addr[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_57),
        .O(\end_addr[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_57),
        .O(\end_addr[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_57),
        .O(\end_addr[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_57),
        .O(\end_addr[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_57),
        .O(\end_addr[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_57),
        .O(\end_addr[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_57),
        .O(\end_addr[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_57),
        .O(\end_addr[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_57),
        .O(\end_addr[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_57),
        .O(\end_addr[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_97),
        .I1(rs_wreq_n_57),
        .O(\end_addr[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_98),
        .I1(rs_wreq_n_57),
        .O(\end_addr[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_99),
        .I1(rs_wreq_n_57),
        .O(\end_addr[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_57),
        .O(\end_addr[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_93),
        .I1(rs_wreq_n_57),
        .O(\end_addr[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_94),
        .I1(rs_wreq_n_57),
        .O(\end_addr[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_95),
        .I1(rs_wreq_n_57),
        .O(\end_addr[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_96),
        .I1(rs_wreq_n_57),
        .O(\end_addr[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_91),
        .I1(rs_wreq_n_57),
        .O(\end_addr[33]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_92),
        .I1(rs_wreq_n_57),
        .O(\end_addr[33]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_57),
        .O(\end_addr[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_57),
        .O(\end_addr[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_57),
        .O(\end_addr[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_120),
        .I1(p_1_in),
        .O(\end_addr[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_57),
        .O(\end_addr[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_57),
        .O(\end_addr[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_57),
        .O(\end_addr[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_57),
        .O(\end_addr[9]_i_5_n_3 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(\end_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(\end_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(\end_addr_reg_n_3_[9] ),
        .R(SR));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(last_sect),
        .E(E),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_3),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_3),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_18),
        .ap_rst_n_2(fifo_burst_n_19),
        .ap_rst_n_3(fifo_burst_n_20),
        .burst_valid(burst_valid),
        .\could_multi_bursts.awlen_buf_reg[0] ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] ,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }),
        .\could_multi_bursts.awlen_buf_reg[0]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_25),
        .dout_vld_reg_0(fifo_burst_n_13),
        .dout_vld_reg_1(dout_vld_reg),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (dout_vld_reg_0),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_3 ),
        .\mOutPtr_reg[0]_2 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .next_wreq(next_wreq),
        .p_14_in(p_14_in),
        .pop(pop),
        .push_1(push_1),
        .\sect_addr_buf_reg[2] (first_sect),
        .\sect_len_buf_reg[5] (fifo_burst_n_12),
        .\sect_len_buf_reg[8] (fifo_burst_n_11),
        .sel(push),
        .wreq_handling_reg(fifo_burst_n_8),
        .wreq_handling_reg_0(fifo_burst_n_14),
        .wreq_handling_reg_1(wreq_handling_reg_n_3),
        .wreq_handling_reg_2(wreq_valid));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_14 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_6),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_3 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (fifo_burst_n_11),
        .\dout_reg[0]_0 (fifo_burst_n_12),
        .\dout_reg[0]_1 (last_sect_buf_reg_n_3),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready__1(resp_ready__1),
        .sel(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_3,first_sect_carry_i_2_n_3,first_sect_carry_i_3_n_3,first_sect_carry_i_4_n_3}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_3,first_sect_carry__0_i_2_n_3,first_sect_carry__0_i_3_n_3,first_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_3_[23] ),
        .O(first_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_3_[20] ),
        .O(first_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_3_[17] ),
        .O(first_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_3_[14] ),
        .O(first_sect_carry__0_i_4_n_3));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_3),
        .CO({first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_3,first_sect_carry__1_i_2_n_3,first_sect_carry__1_i_3_n_3,first_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_3_[35] ),
        .O(first_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_3_[32] ),
        .O(first_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_3_[29] ),
        .O(first_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_3_[26] ),
        .O(first_sect_carry__1_i_4_n_3));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_3),
        .CO({first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_3,first_sect_carry__2_i_2_n_3,first_sect_carry__2_i_3_n_3,first_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_3_[47] ),
        .O(first_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_3_[44] ),
        .O(first_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_3_[41] ),
        .O(first_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_3_[38] ),
        .O(first_sect_carry__2_i_4_n_3));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_3),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_3,first_sect_carry__3_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_3_[51] ),
        .O(first_sect_carry__3_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_3_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_3_[50] ),
        .O(first_sect_carry__3_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_3_[11] ),
        .O(first_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_3_[8] ),
        .O(first_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_3_[5] ),
        .O(first_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_3_[2] ),
        .O(first_sect_carry_i_4_n_3));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_3),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_3,last_sect_carry_i_2_n_3,last_sect_carry_i_3_n_3,last_sect_carry_i_4_n_3}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_3,last_sect_carry__0_i_2_n_3,last_sect_carry__0_i_3_n_3,last_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_3_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_3_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_3_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_3_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_3));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_3),
        .CO({last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_3,last_sect_carry__1_i_2_n_3,last_sect_carry__1_i_3_n_3,last_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_3_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_3_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_3_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_3_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_3));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_3),
        .CO({last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_3,last_sect_carry__2_i_2_n_3,last_sect_carry__2_i_3_n_3,last_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_3_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_3_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_3_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_3_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_3));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_3),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_121,rs_wreq_n_122}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_3_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_3_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_3_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_3_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_3 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_3 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_3 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_18));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56}),
        .Q(wreq_valid),
        .S({rs_wreq_n_121,rs_wreq_n_122}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_57,p_1_in,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[67]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_3 ,\end_addr[13]_i_3_n_3 ,\end_addr[13]_i_4_n_3 ,\end_addr[13]_i_5_n_3 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_3 ,\end_addr[17]_i_3_n_3 ,\end_addr[17]_i_4_n_3 ,\end_addr[17]_i_5_n_3 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_3 ,\end_addr[21]_i_3_n_3 ,\end_addr[21]_i_4_n_3 ,\end_addr[21]_i_5_n_3 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_3 ,\end_addr[25]_i_3_n_3 ,\end_addr[25]_i_4_n_3 ,\end_addr[25]_i_5_n_3 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_3 ,\end_addr[29]_i_3_n_3 ,\end_addr[29]_i_4_n_3 ,\end_addr[29]_i_5_n_3 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_3 ,\end_addr[33]_i_3_n_3 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_3 ,\end_addr[5]_i_3_n_3 ,\end_addr[5]_i_4_n_3 ,\end_addr[5]_i_5_n_3 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_3 ,\end_addr[9]_i_3_n_3 ,\end_addr[9]_i_4_n_3 ,\end_addr[9]_i_5_n_3 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] ,\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_3_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_3_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_3_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_3_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_3_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_3_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_3_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_3_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_3_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_3_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_3_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_3_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_burst_n_20));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_3),
        .CO({sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[47] ,\sect_cnt_reg_n_3_[46] ,\sect_cnt_reg_n_3_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_3),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_5,sect_cnt0_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_3_[20] ,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_3),
        .CO({sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_3_[24] ,\sect_cnt_reg_n_3_[23] ,\sect_cnt_reg_n_3_[22] ,\sect_cnt_reg_n_3_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_3),
        .CO({sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_3_[28] ,\sect_cnt_reg_n_3_[27] ,\sect_cnt_reg_n_3_[26] ,\sect_cnt_reg_n_3_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_3),
        .CO({sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_3_[32] ,\sect_cnt_reg_n_3_[31] ,\sect_cnt_reg_n_3_[30] ,\sect_cnt_reg_n_3_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_3),
        .CO({sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_3_[36] ,\sect_cnt_reg_n_3_[35] ,\sect_cnt_reg_n_3_[34] ,\sect_cnt_reg_n_3_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_3),
        .CO({sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_3_[40] ,\sect_cnt_reg_n_3_[39] ,\sect_cnt_reg_n_3_[38] ,\sect_cnt_reg_n_3_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_3),
        .CO({sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_3_[44] ,\sect_cnt_reg_n_3_[43] ,\sect_cnt_reg_n_3_[42] ,\sect_cnt_reg_n_3_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_3_[2] ),
        .I2(\end_addr_reg_n_3_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\end_addr_reg_n_3_[3] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\end_addr_reg_n_3_[4] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\end_addr_reg_n_3_[5] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\end_addr_reg_n_3_[6] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\end_addr_reg_n_3_[7] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\end_addr_reg_n_3_[8] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\end_addr_reg_n_3_[9] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\end_addr_reg_n_3_[10] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\end_addr_reg_n_3_[11] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_67),
        .Q(p_0_in_1[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_66),
        .Q(p_0_in_1[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_65),
        .Q(p_0_in_1[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_64),
        .Q(p_0_in_1[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_63),
        .Q(p_0_in_1[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_62),
        .Q(p_0_in_1[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_61),
        .Q(p_0_in_1[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_60),
        .Q(p_0_in_1[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_59),
        .Q(p_0_in_1[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_14),
        .Q(wreq_handling_reg_n_3),
        .R(SR));
  equalizer_equalizer_0_2_equalizer_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_3),
        .dout_vld_reg(dout_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_3),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_3 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .sel(push));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_2_1" *) 
module equalizer_equalizer_0_2_equalizer_mul_32s_32s_32_2_1
   (D,
    E,
    ap_clk,
    grp_fu_590_p0,
    grp_fu_590_p1);
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [31:0]grp_fu_590_p0;
  input [31:0]grp_fu_590_p1;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire \dout_reg[16]__0_n_3 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire dout_reg_n_108;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire [31:0]grp_fu_590_p0;
  wire [31:0]grp_fu_590_p1;
  wire \mul_ln79_reg_268[19]_i_2_n_3 ;
  wire \mul_ln79_reg_268[19]_i_3_n_3 ;
  wire \mul_ln79_reg_268[19]_i_4_n_3 ;
  wire \mul_ln79_reg_268[23]_i_2_n_3 ;
  wire \mul_ln79_reg_268[23]_i_3_n_3 ;
  wire \mul_ln79_reg_268[23]_i_4_n_3 ;
  wire \mul_ln79_reg_268[23]_i_5_n_3 ;
  wire \mul_ln79_reg_268[27]_i_2_n_3 ;
  wire \mul_ln79_reg_268[27]_i_3_n_3 ;
  wire \mul_ln79_reg_268[27]_i_4_n_3 ;
  wire \mul_ln79_reg_268[27]_i_5_n_3 ;
  wire \mul_ln79_reg_268[31]_i_2_n_3 ;
  wire \mul_ln79_reg_268[31]_i_3_n_3 ;
  wire \mul_ln79_reg_268[31]_i_4_n_3 ;
  wire \mul_ln79_reg_268[31]_i_5_n_3 ;
  wire \mul_ln79_reg_268_reg[19]_i_1_n_3 ;
  wire \mul_ln79_reg_268_reg[19]_i_1_n_4 ;
  wire \mul_ln79_reg_268_reg[19]_i_1_n_5 ;
  wire \mul_ln79_reg_268_reg[19]_i_1_n_6 ;
  wire \mul_ln79_reg_268_reg[23]_i_1_n_3 ;
  wire \mul_ln79_reg_268_reg[23]_i_1_n_4 ;
  wire \mul_ln79_reg_268_reg[23]_i_1_n_5 ;
  wire \mul_ln79_reg_268_reg[23]_i_1_n_6 ;
  wire \mul_ln79_reg_268_reg[27]_i_1_n_3 ;
  wire \mul_ln79_reg_268_reg[27]_i_1_n_4 ;
  wire \mul_ln79_reg_268_reg[27]_i_1_n_5 ;
  wire \mul_ln79_reg_268_reg[27]_i_1_n_6 ;
  wire \mul_ln79_reg_268_reg[31]_i_1_n_4 ;
  wire \mul_ln79_reg_268_reg[31]_i_1_n_5 ;
  wire \mul_ln79_reg_268_reg[31]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_56;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln79_reg_268_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_590_p1[31],grp_fu_590_p1[31],grp_fu_590_p1[31],grp_fu_590_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107,dout_reg_n_108}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(\dout_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[19]_i_2 
       (.I0(dout_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln79_reg_268[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[19]_i_3 
       (.I0(dout_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln79_reg_268[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[19]_i_4 
       (.I0(dout_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln79_reg_268[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[23]_i_2 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln79_reg_268[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[23]_i_3 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln79_reg_268[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[23]_i_4 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln79_reg_268[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[23]_i_5 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln79_reg_268[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[27]_i_2 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln79_reg_268[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[27]_i_3 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln79_reg_268[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[27]_i_4 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln79_reg_268[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[27]_i_5 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln79_reg_268[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[31]_i_2 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln79_reg_268[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[31]_i_3 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln79_reg_268[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[31]_i_4 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln79_reg_268[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln79_reg_268[31]_i_5 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln79_reg_268[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln79_reg_268_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln79_reg_268_reg[19]_i_1_n_3 ,\mul_ln79_reg_268_reg[19]_i_1_n_4 ,\mul_ln79_reg_268_reg[19]_i_1_n_5 ,\mul_ln79_reg_268_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_106,dout_reg_n_107,dout_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln79_reg_268[19]_i_2_n_3 ,\mul_ln79_reg_268[19]_i_3_n_3 ,\mul_ln79_reg_268[19]_i_4_n_3 ,\dout_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln79_reg_268_reg[23]_i_1 
       (.CI(\mul_ln79_reg_268_reg[19]_i_1_n_3 ),
        .CO({\mul_ln79_reg_268_reg[23]_i_1_n_3 ,\mul_ln79_reg_268_reg[23]_i_1_n_4 ,\mul_ln79_reg_268_reg[23]_i_1_n_5 ,\mul_ln79_reg_268_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .O(D[23:20]),
        .S({\mul_ln79_reg_268[23]_i_2_n_3 ,\mul_ln79_reg_268[23]_i_3_n_3 ,\mul_ln79_reg_268[23]_i_4_n_3 ,\mul_ln79_reg_268[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln79_reg_268_reg[27]_i_1 
       (.CI(\mul_ln79_reg_268_reg[23]_i_1_n_3 ),
        .CO({\mul_ln79_reg_268_reg[27]_i_1_n_3 ,\mul_ln79_reg_268_reg[27]_i_1_n_4 ,\mul_ln79_reg_268_reg[27]_i_1_n_5 ,\mul_ln79_reg_268_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101}),
        .O(D[27:24]),
        .S({\mul_ln79_reg_268[27]_i_2_n_3 ,\mul_ln79_reg_268[27]_i_3_n_3 ,\mul_ln79_reg_268[27]_i_4_n_3 ,\mul_ln79_reg_268[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln79_reg_268_reg[31]_i_1 
       (.CI(\mul_ln79_reg_268_reg[27]_i_1_n_3 ),
        .CO({\NLW_mul_ln79_reg_268_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln79_reg_268_reg[31]_i_1_n_4 ,\mul_ln79_reg_268_reg[31]_i_1_n_5 ,\mul_ln79_reg_268_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97}),
        .O(D[31:28]),
        .S({\mul_ln79_reg_268[31]_i_2_n_3 ,\mul_ln79_reg_268[31]_i_3_n_3 ,\mul_ln79_reg_268[31]_i_4_n_3 ,\mul_ln79_reg_268[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_590_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_590_p0[31],grp_fu_590_p0[31],grp_fu_590_p0[31],grp_fu_590_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_590_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_590_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both
   (\state_fu_184_reg[0] ,
    \j_reg_401_reg[1] ,
    input_r_TVALID_int_regslice,
    \j_reg_401_reg[0] ,
    input_r_TREADY_int_regslice,
    D,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_payload_B_reg[31]_1 ,
    \state_fu_184_reg[0]_0 ,
    ap_NS_fsm,
    \B_V_data_1_state_reg[0]_0 ,
    ap_NS_fsm113_out,
    \state_fu_184_reg[0]_1 ,
    SR,
    \ap_CS_fsm_reg[1] ,
    ack_in,
    \state_fu_184_reg[0]_2 ,
    read_coefs_fu_1800,
    state_fu_184,
    j_reg_401,
    Q,
    j_1_reg_907,
    \coef_scale_reg_412_reg[0] ,
    E,
    \coef_scale_reg_412_reg[31] ,
    \tmp_data_V_2_reg_445_reg[0] ,
    \tmp_data_V_2_reg_445_reg[31] ,
    tmp_last_V_reg_850,
    \state_fu_184_reg[0]_3 ,
    \state_fu_184_reg[0]_4 ,
    grp_fu_493_p1,
    read_coefs_fu_180,
    \ap_CS_fsm_reg[1]_0 ,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_r_TDATA,
    ap_rst_n);
  output \state_fu_184_reg[0] ;
  output \j_reg_401_reg[1] ;
  output input_r_TVALID_int_regslice;
  output \j_reg_401_reg[0] ;
  output input_r_TREADY_int_regslice;
  output [31:0]D;
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  output [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  output \state_fu_184_reg[0]_0 ;
  output [1:0]ap_NS_fsm;
  output [0:0]\B_V_data_1_state_reg[0]_0 ;
  output ap_NS_fsm113_out;
  output \state_fu_184_reg[0]_1 ;
  output [0:0]SR;
  output \ap_CS_fsm_reg[1] ;
  output ack_in;
  input \state_fu_184_reg[0]_2 ;
  input read_coefs_fu_1800;
  input [1:0]state_fu_184;
  input [1:0]j_reg_401;
  input [4:0]Q;
  input [1:0]j_1_reg_907;
  input [0:0]\coef_scale_reg_412_reg[0] ;
  input [0:0]E;
  input [31:0]\coef_scale_reg_412_reg[31] ;
  input \tmp_data_V_2_reg_445_reg[0] ;
  input [31:0]\tmp_data_V_2_reg_445_reg[31] ;
  input tmp_last_V_reg_850;
  input [1:0]\state_fu_184_reg[0]_3 ;
  input \state_fu_184_reg[0]_4 ;
  input grp_fu_493_p1;
  input read_coefs_fu_180;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready;
  input grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]input_r_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1__0_n_3 ;
  wire [31:0]B_V_data_1_payload_B;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_3;
  wire \B_V_data_1_state[0]_i_1__6_n_3 ;
  wire \B_V_data_1_state[1]_i_1__2_n_3 ;
  wire [0:0]\B_V_data_1_state_reg[0]_0 ;
  wire [31:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm113_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\coef_scale_reg_412_reg[0] ;
  wire [31:0]\coef_scale_reg_412_reg[31] ;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg;
  wire grp_fu_493_p1;
  wire [31:0]input_r_TDATA;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;
  wire input_r_TVALID_int_regslice;
  wire [1:0]j_1_reg_907;
  wire [1:0]j_reg_401;
  wire \j_reg_401_reg[0] ;
  wire \j_reg_401_reg[1] ;
  wire read_coefs_fu_180;
  wire read_coefs_fu_1800;
  wire [1:0]state_fu_184;
  wire \state_fu_184[0]_i_2_n_3 ;
  wire \state_fu_184[0]_i_3_n_3 ;
  wire \state_fu_184[0]_i_4_n_3 ;
  wire \state_fu_184[0]_i_5_n_3 ;
  wire \state_fu_184[0]_i_6_n_3 ;
  wire \state_fu_184[0]_i_7_n_3 ;
  wire \state_fu_184[0]_i_8_n_3 ;
  wire \state_fu_184[0]_i_9_n_3 ;
  wire \state_fu_184_reg[0] ;
  wire \state_fu_184_reg[0]_0 ;
  wire \state_fu_184_reg[0]_1 ;
  wire \state_fu_184_reg[0]_2 ;
  wire [1:0]\state_fu_184_reg[0]_3 ;
  wire \state_fu_184_reg[0]_4 ;
  wire \tmp_data_V_2_reg_445_reg[0] ;
  wire [31:0]\tmp_data_V_2_reg_445_reg[31] ;
  wire tmp_last_V_reg_850;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(input_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_3 ),
        .D(input_r_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(input_r_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(input_r_TREADY_int_regslice),
        .I1(input_r_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(input_r_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(ack_in),
        .I4(input_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(input_r_TREADY_int_regslice),
        .I1(input_r_TVALID_int_regslice),
        .I2(ack_in),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_3 ));
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[1]),
        .I1(input_r_TVALID_int_regslice),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(E),
        .O(input_r_TREADY_int_regslice));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_3 ),
        .Q(input_r_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_3 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h8040)) 
    \ap_CS_fsm[14]_i_3 
       (.I0(state_fu_184[0]),
        .I1(input_r_TVALID_int_regslice),
        .I2(Q[1]),
        .I3(state_fu_184[1]),
        .O(\state_fu_184_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(input_r_TVALID_int_regslice),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(input_r_TVALID_int_regslice),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\coef_scale_reg_412_reg[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h08000000FFFFFFFF)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(input_r_TVALID_int_regslice),
        .I1(Q[1]),
        .I2(state_fu_184[1]),
        .I3(read_coefs_fu_180),
        .I4(state_fu_184[0]),
        .I5(\tmp_data_V_2_reg_445_reg[0] ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(state_fu_184[0]),
        .I1(state_fu_184[1]),
        .I2(input_r_TVALID_int_regslice),
        .I3(Q[1]),
        .O(ap_NS_fsm113_out));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFACACAC00ACACAC)) 
    \coef_scale_reg_412[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(\coef_scale_reg_412_reg[0] ),
        .I4(Q[2]),
        .I5(\coef_scale_reg_412_reg[31] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(input_r_TVALID_int_regslice),
        .I2(state_fu_184[1]),
        .I3(state_fu_184[0]),
        .I4(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready),
        .I5(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \i_1_reg_390[7]_i_1 
       (.I0(read_coefs_fu_180),
        .I1(state_fu_184[0]),
        .I2(state_fu_184[1]),
        .I3(Q[1]),
        .I4(input_r_TVALID_int_regslice),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000EA2AEA2AEA2A)) 
    \j_reg_401[0]_i_1 
       (.I0(j_reg_401[0]),
        .I1(input_r_TVALID_int_regslice),
        .I2(Q[4]),
        .I3(j_1_reg_907[0]),
        .I4(\coef_scale_reg_412_reg[0] ),
        .I5(Q[2]),
        .O(\j_reg_401_reg[0] ));
  LUT6 #(
    .INIT(64'h0000EA2AEA2AEA2A)) 
    \j_reg_401[1]_i_1 
       (.I0(j_reg_401[1]),
        .I1(input_r_TVALID_int_regslice),
        .I2(Q[4]),
        .I3(j_1_reg_907[1]),
        .I4(\coef_scale_reg_412_reg[0] ),
        .I5(Q[2]),
        .O(\j_reg_401_reg[1] ));
  LUT6 #(
    .INIT(64'hC0C0EAFFC0C0EA00)) 
    \state_fu_184[0]_i_1 
       (.I0(\state_fu_184_reg[0]_2 ),
        .I1(\state_fu_184[0]_i_2_n_3 ),
        .I2(\state_fu_184[0]_i_3_n_3 ),
        .I3(read_coefs_fu_1800),
        .I4(\state_fu_184[0]_i_4_n_3 ),
        .I5(state_fu_184[0]),
        .O(\state_fu_184_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \state_fu_184[0]_i_2 
       (.I0(\state_fu_184[0]_i_5_n_3 ),
        .I1(\B_V_data_1_payload_B_reg[31]_1 [0]),
        .I2(\B_V_data_1_payload_B_reg[31]_1 [1]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [2]),
        .I4(\state_fu_184[0]_i_6_n_3 ),
        .I5(\state_fu_184_reg[0]_0 ),
        .O(\state_fu_184[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \state_fu_184[0]_i_3 
       (.I0(\state_fu_184[0]_i_7_n_3 ),
        .I1(\state_fu_184[0]_i_8_n_3 ),
        .I2(Q[0]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [31]),
        .I4(\state_fu_184[0]_i_9_n_3 ),
        .O(\state_fu_184[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDFDD)) 
    \state_fu_184[0]_i_4 
       (.I0(\state_fu_184_reg[0]_0 ),
        .I1(Q[0]),
        .I2(tmp_last_V_reg_850),
        .I3(\state_fu_184_reg[0]_3 [1]),
        .I4(\state_fu_184_reg[0]_4 ),
        .I5(\state_fu_184_reg[0]_3 [0]),
        .O(\state_fu_184[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \state_fu_184[0]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [11]),
        .I1(\B_V_data_1_payload_B_reg[31]_1 [12]),
        .I2(\B_V_data_1_payload_B_reg[31]_1 [9]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [10]),
        .I4(\B_V_data_1_payload_B_reg[31]_1 [14]),
        .I5(\B_V_data_1_payload_B_reg[31]_1 [13]),
        .O(\state_fu_184[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \state_fu_184[0]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [5]),
        .I1(\B_V_data_1_payload_B_reg[31]_1 [6]),
        .I2(\B_V_data_1_payload_B_reg[31]_1 [3]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [4]),
        .I4(\B_V_data_1_payload_B_reg[31]_1 [8]),
        .I5(\B_V_data_1_payload_B_reg[31]_1 [7]),
        .O(\state_fu_184[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \state_fu_184[0]_i_7 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [17]),
        .I1(\B_V_data_1_payload_B_reg[31]_1 [18]),
        .I2(\B_V_data_1_payload_B_reg[31]_1 [15]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [16]),
        .I4(\B_V_data_1_payload_B_reg[31]_1 [20]),
        .I5(\B_V_data_1_payload_B_reg[31]_1 [19]),
        .O(\state_fu_184[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001105)) 
    \state_fu_184[0]_i_8 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [28]),
        .I1(B_V_data_1_payload_B[27]),
        .I2(B_V_data_1_payload_A[27]),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_B_reg[31]_1 [30]),
        .I5(\B_V_data_1_payload_B_reg[31]_1 [29]),
        .O(\state_fu_184[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state_fu_184[0]_i_9 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [23]),
        .I1(\B_V_data_1_payload_B_reg[31]_1 [24]),
        .I2(\B_V_data_1_payload_B_reg[31]_1 [21]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [22]),
        .I4(\B_V_data_1_payload_B_reg[31]_1 [26]),
        .I5(\B_V_data_1_payload_B_reg[31]_1 [25]),
        .O(\state_fu_184[0]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \state_fu_184[12]_i_5 
       (.I0(state_fu_184[0]),
        .I1(input_r_TVALID_int_regslice),
        .I2(Q[1]),
        .I3(state_fu_184[1]),
        .I4(grp_fu_493_p1),
        .O(\state_fu_184_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [0]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [10]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [11]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [12]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [13]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [14]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [15]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [16]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [17]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [18]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [19]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [1]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [20]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [21]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [22]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [23]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [24]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [25]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [26]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [27]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [28]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [29]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [2]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [30]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [31]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [3]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [4]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [5]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [6]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [7]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [8]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_data_V_2_reg_445[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(\tmp_data_V_2_reg_445_reg[0] ),
        .I4(\tmp_data_V_2_reg_445_reg[31] [9]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_272[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [9]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both_4
   (\ap_CS_fsm_reg[0] ,
    D,
    \B_V_data_1_state_reg[0]_0 ,
    tmp_strb_V_1_reg_342,
    output_r_TDEST_int_regslice,
    output_r_TID_int_regslice,
    output_r_TUSER_int_regslice,
    \tmp_strb_V_reg_836_reg[3] ,
    \tmp_keep_V_reg_829_reg[3] ,
    output_r_TLAST_int_regslice,
    output_r_TVALID_int_regslice,
    \state_1_reg_817_reg[4] ,
    \tmp_out_data_V_fu_156_reg[31] ,
    \tmp_out_strb_V_fu_164_reg[3] ,
    \tmp_out_keep_V_fu_160_reg[3] ,
    \tmp_out_dest_V_fu_176_reg[0] ,
    \tmp_out_id_V_fu_172_reg[0] ,
    \tmp_out_user_V_fu_168_reg[0] ,
    state_fu_1841,
    \B_V_data_1_state_reg[1]_0 ,
    output_r_TDATA,
    \state_fu_184_reg[12] ,
    read_coefs_fu_1800,
    Q,
    \state_fu_184_reg[12]_0 ,
    state_fu_184,
    output_r_TREADY,
    tmp_last_V_1_reg_434,
    grp_fu_493_p1,
    \tmp_user_V_1_reg_326_reg[0] ,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_payload_B_reg[31]_1 ,
    \B_V_data_1_payload_B_reg[31]_2 ,
    tmp_dest_V_reg_863,
    \B_V_data_1_payload_A_reg[0]_0 ,
    tmp_dest_V_1_reg_294,
    tmp_id_V_reg_856,
    tmp_id_V_1_reg_310,
    tmp_user_V_reg_843,
    \B_V_data_1_payload_A_reg[0]_1 ,
    \B_V_data_1_payload_A_reg[3]_0 ,
    \B_V_data_1_payload_A_reg[3]_1 ,
    \B_V_data_1_payload_A_reg[3]_2 ,
    \B_V_data_1_payload_A_reg[3]_3 ,
    tmp_last_V_reg_850,
    \tmp_data_V_5_reg_374_reg[31] ,
    \tmp_strb_V_1_reg_342_reg[3] ,
    \tmp_keep_V_1_reg_358_reg[3] ,
    tmp_out_dest_V_fu_176,
    tmp_out_id_V_fu_172,
    tmp_out_user_V_fu_168,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output \ap_CS_fsm_reg[0] ;
  output [3:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  output tmp_strb_V_1_reg_342;
  output output_r_TDEST_int_regslice;
  output output_r_TID_int_regslice;
  output output_r_TUSER_int_regslice;
  output [3:0]\tmp_strb_V_reg_836_reg[3] ;
  output [3:0]\tmp_keep_V_reg_829_reg[3] ;
  output output_r_TLAST_int_regslice;
  output output_r_TVALID_int_regslice;
  output \state_1_reg_817_reg[4] ;
  output [31:0]\tmp_out_data_V_fu_156_reg[31] ;
  output [3:0]\tmp_out_strb_V_fu_164_reg[3] ;
  output [3:0]\tmp_out_keep_V_fu_160_reg[3] ;
  output \tmp_out_dest_V_fu_176_reg[0] ;
  output \tmp_out_id_V_fu_172_reg[0] ;
  output \tmp_out_user_V_fu_168_reg[0] ;
  output state_fu_1841;
  output \B_V_data_1_state_reg[1]_0 ;
  output [31:0]output_r_TDATA;
  input \state_fu_184_reg[12] ;
  input read_coefs_fu_1800;
  input [5:0]Q;
  input \state_fu_184_reg[12]_0 ;
  input [0:0]state_fu_184;
  input output_r_TREADY;
  input tmp_last_V_1_reg_434;
  input grp_fu_493_p1;
  input \tmp_user_V_1_reg_326_reg[0] ;
  input [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  input [31:0]\B_V_data_1_payload_B_reg[31]_2 ;
  input tmp_dest_V_reg_863;
  input [1:0]\B_V_data_1_payload_A_reg[0]_0 ;
  input tmp_dest_V_1_reg_294;
  input tmp_id_V_reg_856;
  input tmp_id_V_1_reg_310;
  input tmp_user_V_reg_843;
  input \B_V_data_1_payload_A_reg[0]_1 ;
  input [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  input [3:0]\B_V_data_1_payload_A_reg[3]_1 ;
  input [3:0]\B_V_data_1_payload_A_reg[3]_2 ;
  input [3:0]\B_V_data_1_payload_A_reg[3]_3 ;
  input tmp_last_V_reg_850;
  input [31:0]\tmp_data_V_5_reg_374_reg[31] ;
  input [3:0]\tmp_strb_V_1_reg_342_reg[3] ;
  input [3:0]\tmp_keep_V_1_reg_358_reg[3] ;
  input tmp_out_dest_V_fu_176;
  input tmp_out_id_V_fu_172;
  input tmp_out_user_V_fu_168;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_3_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_5_n_3 ;
  wire [1:0]\B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_1 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_2 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_3 ;
  wire [31:0]B_V_data_1_payload_B;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_1__6_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [3:0]D;
  wire [5:0]Q;
  wire \ap_CS_fsm[14]_i_2_n_3 ;
  wire \ap_CS_fsm[27]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_fu_493_p1;
  wire [31:0]output_r_TDATA;
  wire [31:0]output_r_TDATA_int_regslice;
  wire output_r_TDEST_int_regslice;
  wire output_r_TID_int_regslice;
  wire output_r_TLAST_int_regslice;
  wire output_r_TREADY;
  wire output_r_TREADY_int_regslice;
  wire output_r_TUSER_int_regslice;
  wire output_r_TVALID_int_regslice;
  wire read_coefs_fu_1800;
  wire \state_1_reg_817_reg[4] ;
  wire [0:0]state_fu_184;
  wire state_fu_1841;
  wire \state_fu_184[12]_i_4_n_3 ;
  wire \state_fu_184_reg[12] ;
  wire \state_fu_184_reg[12]_0 ;
  wire [31:0]\tmp_data_V_5_reg_374_reg[31] ;
  wire tmp_dest_V_1_reg_294;
  wire tmp_dest_V_reg_863;
  wire tmp_id_V_1_reg_310;
  wire tmp_id_V_reg_856;
  wire [3:0]\tmp_keep_V_1_reg_358_reg[3] ;
  wire [3:0]\tmp_keep_V_reg_829_reg[3] ;
  wire tmp_last_V_1_reg_434;
  wire tmp_last_V_reg_850;
  wire [31:0]\tmp_out_data_V_fu_156_reg[31] ;
  wire tmp_out_dest_V_fu_176;
  wire \tmp_out_dest_V_fu_176_reg[0] ;
  wire tmp_out_id_V_fu_172;
  wire \tmp_out_id_V_fu_172_reg[0] ;
  wire [3:0]\tmp_out_keep_V_fu_160_reg[3] ;
  wire [3:0]\tmp_out_strb_V_fu_164_reg[3] ;
  wire tmp_out_user_V_fu_168;
  wire \tmp_out_user_V_fu_168_reg[0] ;
  wire tmp_strb_V_1_reg_342;
  wire [3:0]\tmp_strb_V_1_reg_342_reg[3] ;
  wire [3:0]\tmp_strb_V_reg_836_reg[3] ;
  wire \tmp_user_V_1_reg_326_reg[0] ;
  wire tmp_user_V_reg_843;

  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[0]_i_1__7 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [0]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [0]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [0]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[0]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[0]_i_1__8 
       (.I0(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[3]_1 [0]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(\tmp_strb_V_reg_836_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[0]_i_1__9 
       (.I0(\B_V_data_1_payload_A_reg[3]_2 [0]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[3]_3 [0]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(\tmp_keep_V_reg_829_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(tmp_dest_V_reg_863),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(tmp_dest_V_1_reg_294),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDEST_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[0]_i_2__0 
       (.I0(tmp_id_V_reg_856),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(tmp_id_V_1_reg_310),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TID_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[0]_i_2__1 
       (.I0(tmp_user_V_reg_843),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[0]_1 ),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TUSER_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \B_V_data_1_payload_A[0]_i_2__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(tmp_last_V_1_reg_434),
        .I3(Q[3]),
        .I4(output_r_TREADY_int_regslice),
        .I5(tmp_last_V_reg_850),
        .O(output_r_TLAST_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [10]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [10]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [10]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [11]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [11]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [11]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [12]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [12]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [12]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [13]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [13]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [13]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [14]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [14]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [14]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[14]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [15]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [15]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [15]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[15]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [16]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [16]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [16]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [17]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [17]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [17]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [18]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [18]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [18]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [19]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [19]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [19]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[19]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [1]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [1]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [1]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[1]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[1]_i_1__0 
       (.I0(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[3]_1 [1]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(\tmp_strb_V_reg_836_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[1]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[3]_2 [1]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[3]_3 [1]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(\tmp_keep_V_reg_829_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [20]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [20]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [20]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [21]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [21]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [21]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [22]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [22]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [22]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[22]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [23]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [23]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [23]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[23]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [24]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [24]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [24]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[24]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [25]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [25]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [25]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[25]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [26]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [26]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [26]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[26]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [27]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [27]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [27]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[27]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [28]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [28]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [28]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[28]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [29]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [29]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [29]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[29]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [2]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [2]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [2]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[2]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[2]_i_1__0 
       (.I0(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[3]_1 [2]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(\tmp_strb_V_reg_836_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[2]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[3]_2 [2]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[3]_3 [2]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(\tmp_keep_V_reg_829_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [30]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [30]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [30]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[30]));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(output_r_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[31]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [31]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [31]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [31]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[31]));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \B_V_data_1_payload_A[31]_i_3 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I1(Q[3]),
        .I2(output_r_TREADY_int_regslice),
        .I3(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I4(tmp_last_V_reg_850),
        .O(\B_V_data_1_payload_A[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h3F3F7F3FFFFF7FFF)) 
    \B_V_data_1_payload_A[31]_i_4 
       (.I0(tmp_last_V_1_reg_434),
        .I1(output_r_TREADY_int_regslice),
        .I2(Q[3]),
        .I3(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I4(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I5(tmp_last_V_reg_850),
        .O(\B_V_data_1_payload_A[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hC0B8000000000000)) 
    \B_V_data_1_payload_A[31]_i_5 
       (.I0(tmp_last_V_1_reg_434),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(tmp_last_V_reg_850),
        .I3(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I4(output_r_TREADY_int_regslice),
        .I5(Q[3]),
        .O(\B_V_data_1_payload_A[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [3]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [3]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [3]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[3]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[3]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[3]_1 [3]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(\tmp_strb_V_reg_836_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFFFFAA20AA20AA20)) 
    \B_V_data_1_payload_A[3]_i_2__0 
       (.I0(\B_V_data_1_payload_A_reg[3]_2 [3]),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I4(\B_V_data_1_payload_A_reg[3]_3 [3]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(\tmp_keep_V_reg_829_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [4]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [4]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [4]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [5]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [5]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [5]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [6]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [6]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [6]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [7]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [7]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [7]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [8]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [8]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [8]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [9]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A[31]_i_4_n_3 ),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [9]),
        .I4(\B_V_data_1_payload_B_reg[31]_2 [9]),
        .I5(\B_V_data_1_payload_A[31]_i_5_n_3 ),
        .O(output_r_TDATA_int_regslice[9]));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_3 ),
        .D(output_r_TDATA_int_regslice[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(output_r_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(output_r_TVALID_int_regslice),
        .I1(output_r_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(output_r_TVALID_int_regslice),
        .I3(output_r_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q[2]),
        .I1(output_r_TREADY_int_regslice),
        .I2(\ap_CS_fsm[27]_i_2_n_3 ),
        .O(output_r_TVALID_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(output_r_TREADY_int_regslice),
        .I3(output_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1__6_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__6_n_3 ),
        .Q(output_r_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[5]),
        .I1(output_r_TREADY_int_regslice),
        .I2(output_r_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(output_r_TREADY_int_regslice),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(\ap_CS_fsm[14]_i_2_n_3 ),
        .I1(output_r_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\tmp_user_V_1_reg_326_reg[0] ),
        .I4(Q[4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h4044444040004440)) 
    \ap_CS_fsm[14]_i_2 
       (.I0(output_r_TREADY_int_regslice),
        .I1(Q[3]),
        .I2(tmp_last_V_reg_850),
        .I3(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I4(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I5(tmp_last_V_1_reg_434),
        .O(\ap_CS_fsm[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0F000A0027002700)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I1(tmp_last_V_1_reg_434),
        .I2(tmp_last_V_reg_850),
        .I3(Q[3]),
        .I4(output_r_TREADY_int_regslice),
        .I5(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .O(\state_1_reg_817_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[5]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(output_r_TREADY),
        .I3(output_r_TREADY_int_regslice),
        .I4(\ap_CS_fsm[27]_i_2_n_3 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF000B00000008000)) 
    \ap_CS_fsm[27]_i_2 
       (.I0(tmp_last_V_1_reg_434),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I2(Q[3]),
        .I3(output_r_TREADY_int_regslice),
        .I4(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I5(tmp_last_V_reg_850),
        .O(\ap_CS_fsm[27]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state_fu_184[0]_i_10 
       (.I0(output_r_TREADY_int_regslice),
        .I1(Q[3]),
        .O(\B_V_data_1_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h007F0000004F0000)) 
    \state_fu_184[12]_i_1 
       (.I0(\state_fu_184_reg[12] ),
        .I1(read_coefs_fu_1800),
        .I2(\state_fu_184[12]_i_4_n_3 ),
        .I3(Q[0]),
        .I4(\state_fu_184_reg[12]_0 ),
        .I5(state_fu_184),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \state_fu_184[12]_i_4 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .I1(Q[3]),
        .I2(output_r_TREADY_int_regslice),
        .I3(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I4(tmp_last_V_reg_850),
        .O(\state_fu_184[12]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[0]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [0]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [0]),
        .O(\tmp_out_data_V_fu_156_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[10]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [10]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [10]),
        .O(\tmp_out_data_V_fu_156_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[11]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [11]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [11]),
        .O(\tmp_out_data_V_fu_156_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[12]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [12]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [12]),
        .O(\tmp_out_data_V_fu_156_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[13]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [13]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [13]),
        .O(\tmp_out_data_V_fu_156_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[14]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [14]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [14]),
        .O(\tmp_out_data_V_fu_156_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[15]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [15]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [15]),
        .O(\tmp_out_data_V_fu_156_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[16]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [16]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [16]),
        .O(\tmp_out_data_V_fu_156_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[17]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [17]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [17]),
        .O(\tmp_out_data_V_fu_156_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[18]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [18]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [18]),
        .O(\tmp_out_data_V_fu_156_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[19]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [19]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [19]),
        .O(\tmp_out_data_V_fu_156_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[1]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [1]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [1]),
        .O(\tmp_out_data_V_fu_156_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[20]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [20]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [20]),
        .O(\tmp_out_data_V_fu_156_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[21]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [21]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [21]),
        .O(\tmp_out_data_V_fu_156_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[22]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [22]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [22]),
        .O(\tmp_out_data_V_fu_156_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[23]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [23]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [23]),
        .O(\tmp_out_data_V_fu_156_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[24]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [24]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [24]),
        .O(\tmp_out_data_V_fu_156_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[25]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [25]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [25]),
        .O(\tmp_out_data_V_fu_156_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[26]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [26]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [26]),
        .O(\tmp_out_data_V_fu_156_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[27]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [27]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [27]),
        .O(\tmp_out_data_V_fu_156_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[28]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [28]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [28]),
        .O(\tmp_out_data_V_fu_156_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[29]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [29]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [29]),
        .O(\tmp_out_data_V_fu_156_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[2]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [2]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [2]),
        .O(\tmp_out_data_V_fu_156_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[30]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [30]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [30]),
        .O(\tmp_out_data_V_fu_156_reg[31] [30]));
  LUT5 #(
    .INIT(32'hFFD5D5D5)) 
    \tmp_data_V_5_reg_374[31]_i_1 
       (.I0(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I1(tmp_last_V_1_reg_434),
        .I2(Q[4]),
        .I3(grp_fu_493_p1),
        .I4(\tmp_user_V_1_reg_326_reg[0] ),
        .O(tmp_strb_V_1_reg_342));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[31]_i_2 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [31]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [31]),
        .O(\tmp_out_data_V_fu_156_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[3]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [3]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [3]),
        .O(\tmp_out_data_V_fu_156_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[4]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [4]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [4]),
        .O(\tmp_out_data_V_fu_156_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[5]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [5]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [5]),
        .O(\tmp_out_data_V_fu_156_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[6]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [6]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [6]),
        .O(\tmp_out_data_V_fu_156_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[7]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [7]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [7]),
        .O(\tmp_out_data_V_fu_156_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[8]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [8]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [8]),
        .O(\tmp_out_data_V_fu_156_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_5_reg_374[9]_i_1 
       (.I0(\tmp_data_V_5_reg_374_reg[31] [9]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [9]),
        .O(\tmp_out_data_V_fu_156_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_1_reg_294[0]_i_1 
       (.I0(tmp_out_dest_V_fu_176),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(tmp_dest_V_reg_863),
        .O(\tmp_out_dest_V_fu_176_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_1_reg_310[0]_i_1 
       (.I0(tmp_out_id_V_fu_172),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(tmp_id_V_reg_856),
        .O(\tmp_out_id_V_fu_172_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_1_reg_358[0]_i_1 
       (.I0(\tmp_keep_V_1_reg_358_reg[3] [0]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A_reg[3]_2 [0]),
        .O(\tmp_out_keep_V_fu_160_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_1_reg_358[1]_i_1 
       (.I0(\tmp_keep_V_1_reg_358_reg[3] [1]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A_reg[3]_2 [1]),
        .O(\tmp_out_keep_V_fu_160_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_1_reg_358[2]_i_1 
       (.I0(\tmp_keep_V_1_reg_358_reg[3] [2]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A_reg[3]_2 [2]),
        .O(\tmp_out_keep_V_fu_160_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_1_reg_358[3]_i_1 
       (.I0(\tmp_keep_V_1_reg_358_reg[3] [3]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A_reg[3]_2 [3]),
        .O(\tmp_out_keep_V_fu_160_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \tmp_out_data_V_fu_156[31]_i_1 
       (.I0(tmp_last_V_reg_850),
        .I1(\B_V_data_1_payload_A_reg[0]_0 [1]),
        .I2(output_r_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(\B_V_data_1_payload_A_reg[0]_0 [0]),
        .O(state_fu_1841));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_1_reg_342[0]_i_1 
       (.I0(\tmp_strb_V_1_reg_342_reg[3] [0]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .O(\tmp_out_strb_V_fu_164_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_1_reg_342[1]_i_1 
       (.I0(\tmp_strb_V_1_reg_342_reg[3] [1]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .O(\tmp_out_strb_V_fu_164_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_1_reg_342[2]_i_1 
       (.I0(\tmp_strb_V_1_reg_342_reg[3] [2]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .O(\tmp_out_strb_V_fu_164_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_1_reg_342[3]_i_1 
       (.I0(\tmp_strb_V_1_reg_342_reg[3] [3]),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .O(\tmp_out_strb_V_fu_164_reg[3] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_1_reg_326[0]_i_1 
       (.I0(tmp_out_user_V_fu_168),
        .I1(\B_V_data_1_payload_A[31]_i_3_n_3 ),
        .I2(tmp_user_V_reg_843),
        .O(\tmp_out_user_V_fu_168_reg[0] ));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0
   (D,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_r_TKEEP,
    ap_rst_n);
  output [3:0]D;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]input_r_TKEEP;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__2_n_3 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_3;
  wire \B_V_data_1_state[0]_i_1__7_n_3 ;
  wire \B_V_data_1_state[1]_i_1_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [3:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]input_r_TKEEP;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_3 ),
        .D(input_r_TKEEP[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_3 ),
        .D(input_r_TKEEP[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_3 ),
        .D(input_r_TKEEP[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_3 ),
        .D(input_r_TKEEP[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TKEEP[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TKEEP[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TKEEP[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TKEEP[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_829[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_829[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_829[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_829[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_2
   (D,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_r_TSTRB,
    ap_rst_n);
  output [3:0]D;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]input_r_TSTRB;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__3_n_3 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_3;
  wire \B_V_data_1_state[0]_i_1__8_n_3 ;
  wire \B_V_data_1_state[1]_i_1__5_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [3:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire input_r_TREADY_int_regslice;
  wire [3:0]input_r_TSTRB;
  wire input_r_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__3_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__3_n_3 ),
        .D(input_r_TSTRB[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__3_n_3 ),
        .D(input_r_TSTRB[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__3_n_3 ),
        .D(input_r_TSTRB[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__3_n_3 ),
        .D(input_r_TSTRB[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TSTRB[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TSTRB[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TSTRB[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TSTRB[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__5_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__5_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_836[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_836[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_836[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_836[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_7
   (output_r_TKEEP,
    output_r_TREADY,
    output_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n);
  output [3:0]output_r_TKEEP;
  input output_r_TREADY;
  input output_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]D;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__0_n_3 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1__7_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [3:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]output_r_TKEEP;
  wire output_r_TREADY;
  wire output_r_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_3 ),
        .D(D[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_3 ),
        .D(D[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_3 ),
        .D(D[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_3 ),
        .D(D[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(output_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(output_r_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(output_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1__7_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__7_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TKEEP[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_r_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TKEEP[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_r_TKEEP[1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TKEEP[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(output_r_TKEEP[2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TKEEP[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(output_r_TKEEP[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_9
   (output_r_TSTRB,
    output_r_TREADY,
    output_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n);
  output [3:0]output_r_TSTRB;
  input output_r_TREADY;
  input output_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]D;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__1_n_3 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state[1]_i_1__8_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [3:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire output_r_TREADY;
  wire [3:0]output_r_TSTRB;
  wire output_r_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_3 ),
        .D(D[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_3 ),
        .D(D[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_3 ),
        .D(D[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_3 ),
        .D(D[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(output_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(output_r_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(output_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1__8_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__8_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TSTRB[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_r_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TSTRB[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_r_TSTRB[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TSTRB[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(output_r_TSTRB[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TSTRB[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(output_r_TSTRB[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1
   (input_r_TDEST_int_regslice,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    input_r_TDEST);
  output input_r_TDEST_int_regslice;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]input_r_TDEST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__6_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__6_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__12_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__12_n_3;
  wire \B_V_data_1_state[0]_i_1__12_n_3 ;
  wire \B_V_data_1_state[1]_i_1__3_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]input_r_TDEST;
  wire input_r_TDEST_int_regslice;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__6 
       (.I0(input_r_TDEST),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__6_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__6_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__6 
       (.I0(input_r_TDEST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__6_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__6_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__12
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__12_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__12_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__12
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__12_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__12_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__12 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__3_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__12_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_863[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(input_r_TDEST_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_0
   (input_r_TID_int_regslice,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    input_r_TID);
  output input_r_TID_int_regslice;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]input_r_TID;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__5_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__5_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__11_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__11_n_3;
  wire \B_V_data_1_state[0]_i_1__11_n_3 ;
  wire \B_V_data_1_state[1]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]input_r_TID;
  wire input_r_TID_int_regslice;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__5 
       (.I0(input_r_TID),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__5_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__5_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__5 
       (.I0(input_r_TID),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__5_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__5_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__11
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__11_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__11_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__11
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__11_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__11_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__11 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__11_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_856[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(input_r_TID_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_1
   (\B_V_data_1_payload_B_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[0]_1 ,
    grp_fu_493_p1,
    \tmp_last_V_1_reg_434_reg[0] ,
    p_4_0_0_0134_phi_reg_422,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    Q,
    input_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    input_r_TLAST);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[0]_1 ;
  output grp_fu_493_p1;
  input \tmp_last_V_1_reg_434_reg[0] ;
  input p_4_0_0_0134_phi_reg_422;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input [0:0]Q;
  input input_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]input_r_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__4_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__4_n_3 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[0]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_3;
  wire \B_V_data_1_state[0]_i_1__10_n_3 ;
  wire \B_V_data_1_state[1]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_fu_493_p1;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;
  wire input_r_TVALID_int_regslice;
  wire p_4_0_0_0134_phi_reg_422;
  wire \tmp_last_V_1_reg_434_reg[0] ;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__4 
       (.I0(input_r_TLAST),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__4_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__4_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__4 
       (.I0(input_r_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__4_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__4_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__4_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_4_0_0_0134_phi_reg_422[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(Q),
        .I4(input_r_TVALID_int_regslice),
        .I5(p_4_0_0_0134_phi_reg_422),
        .O(\B_V_data_1_payload_B_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_last_V_1_reg_434[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(\tmp_last_V_1_reg_434_reg[0] ),
        .I4(p_4_0_0_0134_phi_reg_422),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_850[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(grp_fu_493_p1));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_10
   (output_r_TUSER,
    output_r_TREADY,
    output_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    output_r_TUSER_int_regslice);
  output [0:0]output_r_TUSER;
  input output_r_TREADY;
  input output_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input output_r_TUSER_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire \B_V_data_1_state[0]_i_1__2_n_3 ;
  wire \B_V_data_1_state[1]_i_1__9_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire output_r_TREADY;
  wire [0:0]output_r_TUSER;
  wire output_r_TUSER_int_regslice;
  wire output_r_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(output_r_TUSER_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(output_r_TUSER_int_regslice),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(output_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(output_r_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(output_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1__9_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__9_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TUSER));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_3
   (input_r_TUSER_int_regslice,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    input_r_TUSER);
  output input_r_TUSER_int_regslice;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]input_r_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__3_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_3;
  wire \B_V_data_1_state[0]_i_1__9_n_3 ;
  wire \B_V_data_1_state[1]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire input_r_TREADY_int_regslice;
  wire [0:0]input_r_TUSER;
  wire input_r_TUSER_int_regslice;
  wire input_r_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(input_r_TUSER),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__3 
       (.I0(input_r_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__3_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__3_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_843[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(input_r_TUSER_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_5
   (output_r_TDEST,
    output_r_TREADY,
    output_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    output_r_TDEST_int_regslice);
  output [0:0]output_r_TDEST;
  input output_r_TREADY;
  input output_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input output_r_TDEST_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_3;
  wire \B_V_data_1_state[0]_i_1__5_n_3 ;
  wire \B_V_data_1_state[1]_i_1__12_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]output_r_TDEST;
  wire output_r_TDEST_int_regslice;
  wire output_r_TREADY;
  wire output_r_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(output_r_TDEST_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(output_r_TDEST_int_regslice),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(output_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(output_r_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__12 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(output_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1__12_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__12_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TDEST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TDEST));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_6
   (output_r_TID,
    output_r_TREADY,
    output_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    output_r_TID_int_regslice);
  output [0:0]output_r_TID;
  input output_r_TREADY;
  input output_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input output_r_TID_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state[1]_i_1__11_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]output_r_TID;
  wire output_r_TID_int_regslice;
  wire output_r_TREADY;
  wire output_r_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(output_r_TID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(output_r_TID_int_regslice),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(output_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(output_r_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__11 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(output_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1__11_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__11_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TID[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TID));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_8
   (output_r_TLAST,
    output_r_TREADY,
    output_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    output_r_TLAST_int_regslice);
  output [0:0]output_r_TLAST;
  input output_r_TREADY;
  input output_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input output_r_TLAST_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire \B_V_data_1_state[1]_i_1__10_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]output_r_TLAST;
  wire output_r_TLAST_int_regslice;
  wire output_r_TREADY;
  wire output_r_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(output_r_TLAST_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(output_r_TLAST_int_regslice),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(output_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(output_r_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(output_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1__10_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__10_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TLAST));
endmodule

(* ORIG_REF_NAME = "equalizer_signal_shift_reg_RAM_AUTO_1R1W" *) 
module equalizer_equalizer_0_2_equalizer_signal_shift_reg_RAM_AUTO_1R1W
   (ram_reg_0,
    ap_clk,
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1,
    WEBWE,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    ram_reg_1);
  output [31:0]ram_reg_0;
  input ap_clk;
  input grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1;
  input [0:0]WEBWE;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]Q;
  input [0:0]ram_reg_1;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1;
  wire [31:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [31:0]signal_shift_reg_d0;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3168" *) 
  (* RTL_RAM_NAME = "inst/signal_shift_reg_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(signal_shift_reg_d0[15:0]),
        .DIBDI(signal_shift_reg_d0[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0[15:0]),
        .DOBDO(ram_reg_0[31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(Q[15]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[15]),
        .O(signal_shift_reg_d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(Q[14]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[14]),
        .O(signal_shift_reg_d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(Q[13]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[13]),
        .O(signal_shift_reg_d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20
       (.I0(Q[12]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[12]),
        .O(signal_shift_reg_d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(Q[11]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[11]),
        .O(signal_shift_reg_d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(Q[10]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[10]),
        .O(signal_shift_reg_d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(Q[9]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[9]),
        .O(signal_shift_reg_d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(Q[8]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[8]),
        .O(signal_shift_reg_d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(Q[7]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[7]),
        .O(signal_shift_reg_d0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(Q[6]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[6]),
        .O(signal_shift_reg_d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(Q[5]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[5]),
        .O(signal_shift_reg_d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28
       (.I0(Q[4]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[4]),
        .O(signal_shift_reg_d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(Q[3]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[3]),
        .O(signal_shift_reg_d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(Q[2]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[2]),
        .O(signal_shift_reg_d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(Q[1]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[1]),
        .O(signal_shift_reg_d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(Q[0]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[0]),
        .O(signal_shift_reg_d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33
       (.I0(Q[31]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[31]),
        .O(signal_shift_reg_d0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34
       (.I0(Q[30]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[30]),
        .O(signal_shift_reg_d0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35
       (.I0(Q[29]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[29]),
        .O(signal_shift_reg_d0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_36
       (.I0(Q[28]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[28]),
        .O(signal_shift_reg_d0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_37
       (.I0(Q[27]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[27]),
        .O(signal_shift_reg_d0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38
       (.I0(Q[26]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[26]),
        .O(signal_shift_reg_d0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_39
       (.I0(Q[25]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[25]),
        .O(signal_shift_reg_d0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_40
       (.I0(Q[24]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[24]),
        .O(signal_shift_reg_d0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_41
       (.I0(Q[23]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[23]),
        .O(signal_shift_reg_d0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_42
       (.I0(Q[22]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[22]),
        .O(signal_shift_reg_d0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_43
       (.I0(Q[21]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[21]),
        .O(signal_shift_reg_d0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_44
       (.I0(Q[20]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[20]),
        .O(signal_shift_reg_d0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_45
       (.I0(Q[19]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[19]),
        .O(signal_shift_reg_d0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_46
       (.I0(Q[18]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[18]),
        .O(signal_shift_reg_d0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_47
       (.I0(Q[17]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[17]),
        .O(signal_shift_reg_d0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_48
       (.I0(Q[16]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[16]),
        .O(signal_shift_reg_d0[16]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
