GowinSynthesis start
Running parser ...
Analyzing VHDL file '/home/uriel/DSD/DSDZZZ/practica4/src/contador.vhd'
Analyzing entity 'contador'("/home/uriel/DSD/DSDZZZ/practica4/src/contador.vhd":5)
Analyzing architecture 'p4'("/home/uriel/DSD/DSDZZZ/practica4/src/contador.vhd":13)
Processing 'CONTADOR(P4)'("/home/uriel/DSD/DSDZZZ/practica4/src/contador.vhd":5)
WARN  (EX4749) : 'e' should be on the sensitivity list of the process. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("/home/uriel/DSD/DSDZZZ/practica4/src/contador.vhd":48)
WARN  (EX4387) : Incomplete sensitivity list specified, assuming completeness("/home/uriel/DSD/DSDZZZ/practica4/src/contador.vhd":60)
NOTE  (EX0101) : Current top module is "CONTADOR"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/uriel/DSD/DSDZZZ/practica4/impl/gwsynthesis/practica4.vg" completed
[100%] Generate report file "/home/uriel/DSD/DSDZZZ/practica4/impl/gwsynthesis/practica4_syn.rpt.html" completed
GowinSynthesis finish
