Verilog CAN controller
======================

This is a fork of https://opencores.org/projects/can with the intention
to improve code quality and fix several bugs.

This is very much work in progess. I started working on it in 2019 when
I needed fixes, but then lost track as issues were solved a different way.
Hopefully the project can be picked up again now.


More information to come.


Authors
=======

Authors:

 * Igor Mohor <igorm@opencores.org> --  Author of the original version
   at http://www.opencores.org/projects/can/
   (which has been unmaintained since about 2009)

 * David Piegdon <dgit@piegdon.de> -- Picked up project for cleanup and
   bugfixes in 2019


License
=======

Please see LICENSE file.

