Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Nikhil Bansal , Kanishka Lahiri , Anand Raghunathan , Srimat T. Chakradhar, Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.579-585, January 03-07, 2005[doi>10.1109/ICVD.2005.138]
Giovanni Beltrame , Gianluca Palermo , Donatella Sciuto , Cristina Silvano, Plug-in of power models in the StepNP exploration platform: analysis of power/performance trade-offs, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023847]
Luca Benini , Robin Hodgson , Polly Siegel, System-level power estimation and optimization, Proceedings of the 1998 international symposium on Low power electronics and design, p.173-178, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280881]
Reinaldo A. Bergamaschi , Youngsoo Shin , Nagu Dhanwada , Subhrajit Bhattacharya , William E. Dougherty , Indira Nair , John Darringer , Sarala Paliwal, SEAS: a system for early analysis of SoCs, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944687]
Andrea Bona , Vittorio Zaccaria , Roberto Zafalon, System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip, Proceedings of the conference on Design, automation and test in Europe, p.30318, February 16-20, 2004
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944651]
M. Caldari , M. Conti , M. Coppola , P. Crippa , S. Orcioni , L. Pieralisi , C. Turchetti, System-Level Power Analysis Methodology Applied to the AMBA AHB Bus, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20032, March 03-07, 2003
Rita Yu Chen , Mary Jane Irwin , Raminder S. Bajwa, Architecture-level power estimation and design experiments, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.1, p.50-66, Jan. 2001[doi>10.1145/371254.371262]
Gilberto Contreras , Margaret Martonosi , Jinzhan Peng , Roy Ju , Guei-Yuan Lueh, XTREM: a power simulator for the Intel XScale® core, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997180]
Sari L. Coumeri , Donald E. Thomas, Memory modeling for system synthesis, Proceedings of the 1998 international symposium on Low power electronics and design, p.179-184, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280885]
Masahiro Fujita , Hiroshi Nakamura, The standard SpecC language, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500019]
T. Givargis , F. Vahid, Platune: a tuning framework for system-on-a-chip platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.11, p.1317-1327, November 2006[doi>10.1109/TCAD.2002.804107]
Tony D. Givargis , Frank Vahid , Jörg Henkel, Instruction-based system-level power evaluation of system-on-a-chip peripheral cores, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain[doi>10.1145/501790.501824]
Tony Givargis , Frank Vahid , Jörg Henkel, A hybrid approach for core-based system-level power modeling, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.141-146, January 2000, Yokohama, Japan[doi>10.1145/368434.368593]
Tony D. Givargis , Frank Vahid , Jörg Henkel, Trace-driven system-level power evaluation of system-on-a-chip peripheral cores, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.306-312, January 2001, Yokohama, Japan[doi>10.1145/370155.370363]
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
Habibi, A. and Tahar, S. 2003. A survey on system-on-a-chip design languages. In Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications.
Intel. 2004. Intel XScale Microarchitecture for the PXA255 Processor: User's Manual. Intel.
Itoh, K., Sasaki, K., and Nakagome, Y. 1995. Trends in low-power RAM circuit technologies. In Proceedings of the IEEE 83, 4, 524--543.
Jayadevappa, S., Shankar, R., and Mahgoub, I. 2004. A comparative study of modeling at different levels of abstraction in system on chip designs: A case study. In IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design (ISVLSI).
Marcello Lajolo , Anand Raghunathan , Sujit Dey, Efficient power co-estimation techniques for system-on-chip design, Proceedings of the conference on Design, automation and test in Europe, p.27-34, March 27-30, 2000, Paris, France[doi>10.1145/343647.343691]
Marcello Lajolo , Anand Raghunathan , Sujit Dey , Luciano Lavagno, Cosimulation-based power estimation for system-on-chip design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.253-266, June 2002[doi>10.1109/TVLSI.2002.1043328]
Loo, S. M., Wells, B. E., Freije, N., and Kulick, J. 2002. Handel-C for rapid prototyping of VLSI coprocessors for real time systems. In The 34th Southeastern Symposium on System Theory.
Micron. 2003. TN-46-03 Calculating DDR Memory System Power. Micron.
Nigel C. Paver , Bradley C. Aldrich , Moinul H. Khan, Programming with Intel Wireless MMX Technology: A Developer's Guide to Mobile Multimedia Applications, Intel Press, 2004
Rich, D. I. 2004. The evolution of SystemVerilog. In Electronics Systems and Software.
Tero Rissa , Adam Donlin , Wayne Luk, Evaluation of SystemC Modelling of Reconfigurable Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.253-258, March 07-11, 2005[doi>10.1109/DATE.2005.143]
Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors, Proceedings of the International Conference on Computer Design, p.328, October 05-05, 1998
Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.867-872, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310090]
Sinevriotis, G., Leventis, A., Anastasiadou, D., Stavroulopoulos, C., Papadopoulos, T., Antonakopoulos, T., and Stouraitis, T. 2000. SOFLOPO: Towards systematic software exploitation for low-power designs. In International Symposium on Low-Power Electronics and Design (ISLPED).
Amit Sinha , Anantha P. Chandrakasan, JouleTrack: a web based tool for software energy profiling, Proceedings of the 38th annual Design Automation Conference, p.220-225, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378467]
Claudio Talarico , Jerzy W. Rozenblit , Vinod Malhotra , Albert Stritter, A New Framework for Power Estimation of Embedded Systems, Computer, v.38 n.2, p.71-78, February 2005[doi>10.1109/MC.2005.39]
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction Level Power Analysis and Optimization of Software, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.326, January 03-06, 1996
Varma, A., Debes, E., Kozintsev, I., and Jacob, B. 2005. Instruction-level power dissipation in the Intel XScale embedded microprocessor. In SPIE's 17th Annual Symposium on Electronic Imaging Science and Technology.
W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th Annual Design Automation Conference, p.340-345, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337436]
