0.6
2019.2
Oct 24 2019
18:48:46
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_conv2d_input_V_data_0_V.v,1626816470,systemVerilog,,,,AESL_axi_s_conv2d_input_V_data_0_V,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer13_out_V_data_0_V.v,1626816470,systemVerilog,,,,AESL_axi_s_layer13_out_V_data_0_V,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer13_out_V_data_1_V.v,1626816470,systemVerilog,,,,AESL_axi_s_layer13_out_V_data_1_V,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1626816471,systemVerilog,,,,AESL_deadlock_detect_unit,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1626816471,systemVerilog,,,,AESL_deadlock_detector,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1626816471,systemVerilog,,,,AESL_deadlock_report_unit,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_fifo.v,1626816470,systemVerilog,,,,fifo,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/Block_proc.v,1626816103,systemVerilog,,,,Block_proc,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_16u_config8_s.v,1626816124,systemVerilog,,,,conv_2d_cl_array_array_ap_fixed_16u_config8_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_4u_config2_s.v,1626816103,systemVerilog,,,,conv_2d_cl_array_array_ap_fixed_4u_config2_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config5_s.v,1626816107,systemVerilog,,,,conv_2d_cl_array_array_ap_fixed_8u_config5_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.v,1626816327,systemVerilog,,,,dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.v,1626816366,systemVerilog,,,,dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.v,1626816188,systemVerilog,,,,dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v,1626816358,systemVerilog,,,,dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d12_A.v,1626816431,systemVerilog,,,,fifo_w16_d12_A;fifo_w16_d12_A_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d12_A_x.v,1626816433,systemVerilog,,,,fifo_w16_d12_A_x;fifo_w16_d12_A_x_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d144_A.v,1626816434,systemVerilog,,,,fifo_w16_d144_A,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A.v,1626816436,systemVerilog,,,,fifo_w16_d16_A;fifo_w16_d16_A_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d196_A.v,1626816434,systemVerilog,,,,fifo_w16_d196_A,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v,1626816437,systemVerilog,,,,fifo_w16_d1_A;fifo_w16_d1_A_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d28_A.v,1626816428,systemVerilog,,,,fifo_w16_d28_A;fifo_w16_d28_A_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d36_A.v,1626816429,systemVerilog,,,,fifo_w16_d36_A;fifo_w16_d36_A_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d36_A_x.v,1626816435,systemVerilog,,,,fifo_w16_d36_A_x;fifo_w16_d36_A_x_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d784_A.v,1626816434,systemVerilog,,,,fifo_w16_d784_A,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d84_A.v,1626816428,systemVerilog,,,,fifo_w16_d84_A,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1626816471,systemVerilog,,,,apatb_myproject_top,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject.v,1626816386,systemVerilog,,,,myproject,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject_mux_255_9_1_1.v,1626816427,systemVerilog,,,,myproject_mux_255_9_1_1,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s.v,1626816106,systemVerilog,,,,pooling2d_cl_array_array_ap_fixed_4u_config4_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb.v,1626816438,systemVerilog,,,,pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb;pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb_rom,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s.v,1626816119,systemVerilog,,,,pooling2d_cl_array_array_ap_fixed_8u_config7_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe.v,1626816438,systemVerilog,,,,pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe;pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe_rom,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/regslice_core.v,1626816438,systemVerilog,,,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_16u_relu_config11_s.v,1626816352,systemVerilog,,,,relu_array_array_ap_fixed_16u_relu_config11_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_16u_relu_config9_s.v,1626816164,systemVerilog,,,,relu_array_array_ap_fixed_16u_relu_config9_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_4u_relu_config3_s.v,1626816105,systemVerilog,,,,relu_array_array_ap_fixed_4u_relu_config3_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_8u_relu_config6_s.v,1626816119,systemVerilog,,,,relu_array_array_ap_fixed_8u_relu_config6_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_array_array_ap_fixed_2u_softmax_config13_s.v,1626816379,systemVerilog,,,,softmax_array_array_ap_fixed_2u_softmax_config13_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s.v,1626816372,systemVerilog,,,,softmax_latency_array_array_softmax_config13_s,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s_exp_table11.v,1626816438,systemVerilog,,,,softmax_latency_array_array_softmax_config13_s_exp_table11;softmax_latency_array_array_softmax_config13_s_exp_table11_rom,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s_invert_tabfYi.v,1626816438,systemVerilog,,,,softmax_latency_array_array_softmax_config13_s_invert_tabfYi;softmax_latency_array_array_softmax_config13_s_invert_tabfYi_rom,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0.v,1626816438,systemVerilog,,,,start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0;start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0.v,1626816438,systemVerilog,,,,start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0;start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j.v,1626816438,systemVerilog,,,,start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j;start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi.v,1626816438,systemVerilog,,,,start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi;start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0.v,1626816438,systemVerilog,,,,start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0;start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0.v,1626816438,systemVerilog,,,,start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0;start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config11_U0.v,1626816438,systemVerilog,,,,start_for_relu_array_array_ap_fixed_16u_relu_config11_U0;start_for_relu_array_array_ap_fixed_16u_relu_config11_U0_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config9_U0.v,1626816438,systemVerilog,,,,start_for_relu_array_array_ap_fixed_16u_relu_config9_U0;start_for_relu_array_array_ap_fixed_16u_relu_config9_U0_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_4u_relu_config3_U0.v,1626816438,systemVerilog,,,,start_for_relu_array_array_ap_fixed_4u_relu_config3_U0;start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_8u_relu_config6_U0.v,1626816438,systemVerilog,,,,start_for_relu_array_array_ap_fixed_8u_relu_config6_U0;start_for_relu_array_array_ap_fixed_8u_relu_config6_U0_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs.v,1626816438,systemVerilog,,,,start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs;start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs_shiftReg,/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
