# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab3.srcs/sources_1/imports/design_sources/full_adder.vhd"
vhdl xil_defaultlib  "../../../lab3.srcs/sources_1/imports/design_sources/somador4.vhd"
vhdl xil_defaultlib  "../../../lab3.srcs/sources_1/imports/design_sources/codificador.vhd"
vhdl xil_defaultlib  "../../../lab3.srcs/sim_1/imports/simulation_sources/tb_codificador.vhd"

# Do not sort compile order
nosort
