{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530052162019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530052162025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 19:29:21 2018 " "Processing started: Tue Jun 26 19:29:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530052162025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052162025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052162025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530052162688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530052162688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderr.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderr.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderR " "Found entity 1: signExtenderR" {  } { { "signExtenderR.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderj.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderj.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderJ " "Found entity 1: signExtenderJ" {  } { { "signExtenderJ.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderJ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBench " "Found entity 1: registerBench" {  } { { "registerBench.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/registerBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdest.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegDest " "Found entity 1: muxRegDest" {  } { { "muxRegDest.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxRegDest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunity.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxMemtoReg " "Found entity 1: muxMemtoReg" {  } { { "muxMemtoReg.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxMemtoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.v 1 1 " "Found 1 design units, including 1 entities, in source file muxjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxJump " "Found entity 1: muxJump" {  } { { "muxJump.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxJump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxInSignal " "Found entity 1: muxInSignal" {  } { { "muxInSignal.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxInSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaluscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxaluscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxALUScr " "Found entity 1: muxALUScr" {  } { { "muxALUScr.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxALUScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.v 1 1 " "Found 1 design units, including 1 entities, in source file andmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 andmux " "Found entity 1: andmux" {  } { { "andmux.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/andmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpcscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxPCScr " "Found entity 1: muxPCScr" {  } { { "muxPCScr.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxPCScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbtronenhancedcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bbtronenhancedcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bbtronenhancedCPU " "Found entity 1: bbtronenhancedCPU" {  } { { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file outmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 outModule " "Found entity 1: outModule" {  } { { "outModule.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 deBouncer " "Found entity 1: deBouncer" {  } { { "deBouncer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/deBouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enterbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file enterbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 enterButton " "Found entity 1: enterButton" {  } { { "enterButton.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/enterButton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(6) " "Verilog HDL information at timer.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1530052173477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052173480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173480 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_cu_show_Display bbtronenhancedCPU.v(102) " "Verilog HDL Implicit Net warning at bbtronenhancedCPU.v(102): created implicit net for \"wire_cu_show_Display\"" {  } { { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173480 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "outModule.v(10) " "Verilog HDL Instantiation warning at outModule.v(10): instance has no name" {  } { { "outModule.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1530052173485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bbtronenhancedCPU " "Elaborating entity \"bbtronenhancedCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530052173560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:inst_programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:inst_programCounter\"" {  } { { "bbtronenhancedCPU.v" "inst_programCounter" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:inst_instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:inst_instructionMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_instructionMemory" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firstClock instructionMemory.v(8) " "Verilog HDL or VHDL warning at instructionMemory.v(8): object \"firstClock\" assigned a value but never read" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530052173567 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM\[14..10\] 0 instructionMemory.v(10) " "Net \"instructionRAM\[14..10\]\" at instructionMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530052173570 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderR signExtenderR:inst_signExtenderR " "Elaborating entity \"signExtenderR\" for hierarchy \"signExtenderR:inst_signExtenderR\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderR" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderJ signExtenderJ:inst_signExtenderJ " "Elaborating entity \"signExtenderJ\" for hierarchy \"signExtenderJ:inst_signExtenderJ\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderJ" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBench registerBench:inst_registerBench " "Elaborating entity \"registerBench\" for hierarchy \"registerBench:inst_registerBench\"" {  } { { "bbtronenhancedCPU.v" "inst_registerBench" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 registerBench.v(21) " "Verilog HDL assignment warning at registerBench.v(21): truncated value with size 33 to match size of target (32)" {  } { { "registerBench.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/registerBench.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530052173644 "|bbtronenhancedCPU|registerBench:inst_registerBench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:inst_controlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:inst_controlUnity\"" {  } { { "bbtronenhancedCPU.v" "inst_controlUnity" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173645 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enterFlag controlUnity.v(357) " "Verilog HDL Always Construct warning at controlUnity.v(357): variable \"enterFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enterFlag controlUnity.v(376) " "Verilog HDL Always Construct warning at controlUnity.v(376): variable \"enterFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnity.v(9) " "Verilog HDL Case Statement warning at controlUnity.v(9): incomplete case statement has no default case item" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeReg controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_writeReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_regDest controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_regDest\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_memtoReg controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Jump controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_inSignal controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_inSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluScr controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_aluScr\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeEnable controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_writeEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_readEnable controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_readEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Branch controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluOp controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_hlt controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_hlt\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_reset controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_showDisplay controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_showDisplay\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173647 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_showDisplay controlUnity.v(8) " "Inferred latch for \"cu_showDisplay\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_reset controlUnity.v(8) " "Inferred latch for \"cu_reset\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_hlt controlUnity.v(8) " "Inferred latch for \"cu_hlt\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[0\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[0\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[1\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[1\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[2\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[2\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[3\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[3\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[4\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[4\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Branch controlUnity.v(8) " "Inferred latch for \"cu_Branch\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_readEnable controlUnity.v(8) " "Inferred latch for \"cu_readEnable\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeEnable controlUnity.v(8) " "Inferred latch for \"cu_writeEnable\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluScr controlUnity.v(8) " "Inferred latch for \"cu_aluScr\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_inSignal controlUnity.v(8) " "Inferred latch for \"cu_inSignal\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Jump\[0\] controlUnity.v(8) " "Inferred latch for \"cu_Jump\[0\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Jump\[1\] controlUnity.v(8) " "Inferred latch for \"cu_Jump\[1\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_memtoReg controlUnity.v(8) " "Inferred latch for \"cu_memtoReg\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_regDest controlUnity.v(8) " "Inferred latch for \"cu_regDest\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeReg controlUnity.v(8) " "Inferred latch for \"cu_writeReg\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173648 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:inst_dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:inst_dataMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_dataMemory" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst_ALU\"" {  } { { "bbtronenhancedCPU.v" "inst_ALU" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173652 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(11) " "Verilog HDL Case Statement warning at ALU.v(11): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(10) " "Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(10) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(10) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(10) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(10) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(10) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(10) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(10) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(10) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(10) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173654 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(10) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(10) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(10) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(10) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(10) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(10) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(10) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[16\] ALU.v(10) " "Inferred latch for \"aluOut\[16\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[17\] ALU.v(10) " "Inferred latch for \"aluOut\[17\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[18\] ALU.v(10) " "Inferred latch for \"aluOut\[18\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[19\] ALU.v(10) " "Inferred latch for \"aluOut\[19\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[20\] ALU.v(10) " "Inferred latch for \"aluOut\[20\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[21\] ALU.v(10) " "Inferred latch for \"aluOut\[21\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[22\] ALU.v(10) " "Inferred latch for \"aluOut\[22\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[23\] ALU.v(10) " "Inferred latch for \"aluOut\[23\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[24\] ALU.v(10) " "Inferred latch for \"aluOut\[24\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173655 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[25\] ALU.v(10) " "Inferred latch for \"aluOut\[25\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173656 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[26\] ALU.v(10) " "Inferred latch for \"aluOut\[26\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173656 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[27\] ALU.v(10) " "Inferred latch for \"aluOut\[27\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173656 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[28\] ALU.v(10) " "Inferred latch for \"aluOut\[28\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173656 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[29\] ALU.v(10) " "Inferred latch for \"aluOut\[29\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173656 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[30\] ALU.v(10) " "Inferred latch for \"aluOut\[30\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173656 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[31\] ALU.v(10) " "Inferred latch for \"aluOut\[31\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052173656 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outModule outModule:inst_outModule " "Elaborating entity \"outModule\" for hierarchy \"outModule:inst_outModule\"" {  } { { "bbtronenhancedCPU.v" "inst_outModule" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outModule.v(12) " "Verilog HDL assignment warning at outModule.v(12): truncated value with size 32 to match size of target (1)" {  } { { "outModule.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530052173658 "|bbtronenhancedCPU|outModule:inst_outModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD outModule:inst_outModule\|binToBCD:comb_3 " "Elaborating entity \"binToBCD\" for hierarchy \"outModule:inst_outModule\|binToBCD:comb_3\"" {  } { { "outModule.v" "comb_3" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binToBCD.v(15) " "Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (8)" {  } { { "binToBCD.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530052173660 "|bbtronenhancedCPU|outModule:inst_outModule|binToBCD:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "negative binToBCD.v(7) " "Output port \"negative\" at binToBCD.v(7) has no driver" {  } { { "binToBCD.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1530052173660 "|bbtronenhancedCPU|outModule:inst_outModule|binToBCD:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display outModule:inst_outModule\|display:d1 " "Elaborating entity \"display\" for hierarchy \"outModule:inst_outModule\|display:d1\"" {  } { { "outModule.v" "d1" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deBouncer deBouncer:inst_deBouncer " "Elaborating entity \"deBouncer\" for hierarchy \"deBouncer:inst_deBouncer\"" {  } { { "bbtronenhancedCPU.v" "inst_deBouncer" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deBouncer.v(54) " "Verilog HDL assignment warning at deBouncer.v(54): truncated value with size 32 to match size of target (11)" {  } { { "deBouncer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/deBouncer.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530052173668 "|bbtronenhancedCPU|deBouncer:inst_deBouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enterButton enterButton:inst_enterButton " "Elaborating entity \"enterButton\" for hierarchy \"enterButton:inst_enterButton\"" {  } { { "bbtronenhancedCPU.v" "inst_enterButton" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst_timer " "Elaborating entity \"timer\" for hierarchy \"timer:inst_timer\"" {  } { { "bbtronenhancedCPU.v" "inst_timer" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 timer.v(14) " "Verilog HDL assignment warning at timer.v(14): truncated value with size 32 to match size of target (25)" {  } { { "timer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530052173675 "|bbtronenhancedCPU|timer:inst_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegDest muxRegDest:inst_muxRegDest " "Elaborating entity \"muxRegDest\" for hierarchy \"muxRegDest:inst_muxRegDest\"" {  } { { "bbtronenhancedCPU.v" "inst_muxRegDest" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemtoReg muxMemtoReg:inst_muxMemtoReg " "Elaborating entity \"muxMemtoReg\" for hierarchy \"muxMemtoReg:inst_muxMemtoReg\"" {  } { { "bbtronenhancedCPU.v" "inst_muxMemtoReg" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxJump muxJump:inst_muxJump " "Elaborating entity \"muxJump\" for hierarchy \"muxJump:inst_muxJump\"" {  } { { "bbtronenhancedCPU.v" "inst_muxJump" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInSignal muxInSignal:inst_muxInSignal " "Elaborating entity \"muxInSignal\" for hierarchy \"muxInSignal:inst_muxInSignal\"" {  } { { "bbtronenhancedCPU.v" "inst_muxInSignal" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALUScr muxALUScr:inst_muxALUScr " "Elaborating entity \"muxALUScr\" for hierarchy \"muxALUScr:inst_muxALUScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxALUScr" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andmux andmux:inst_andmux " "Elaborating entity \"andmux\" for hierarchy \"andmux:inst_andmux\"" {  } { { "bbtronenhancedCPU.v" "inst_andmux" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCScr muxPCScr:inst_muxPCScr " "Elaborating entity \"muxPCScr\" for hierarchy \"muxPCScr:inst_muxPCScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxPCScr" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052173688 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dataMemory:inst_dataMemory\|RAM_rtl_0 " "Inferred RAM node \"dataMemory:inst_dataMemory\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1530052174390 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dataMemory:inst_dataMemory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dataMemory:inst_dataMemory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530052175236 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1530052175236 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530052175236 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst_ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst_ALU\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052175237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst_ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst_ALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052175237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst_ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052175237 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530052175237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052175330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530052175331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22c1 " "Found entity 1: altsyncram_22c1" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052175400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052175400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052175450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175450 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530052175450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052175507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052175507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052175529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052175529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052175618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052175618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052175697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052175697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052175757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052175757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052175775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175775 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530052175775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052175832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052175832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052175921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530052175921 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530052175921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530052175985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052175985 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a0 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a1 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a2 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a3 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a4 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a5 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a6 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a7 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a8 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a9 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a10 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a11 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a12 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a13 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a14 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a15 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a16 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a17 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a18 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a19 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a20 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a21 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a22 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a23 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a24 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a25 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a26 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a27 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a28 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a29 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a30 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a31 " "Synthesized away node \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\|altsyncram_22c1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_22c1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_22c1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176163 "|bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_22c1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530052176163 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1530052176163 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176176 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052176176 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530052176176 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1530052176176 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1530052176609 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1530052176647 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1530052176647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_showDisplay " "Latch controlUnity:inst_controlUnity\|cu_showDisplay has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176656 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[6\] " "Latch ALU:inst_ALU\|aluOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176656 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[5\] " "Latch ALU:inst_ALU\|aluOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176656 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[4\] " "Latch ALU:inst_ALU\|aluOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176657 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[3\] " "Latch ALU:inst_ALU\|aluOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176657 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[2\] " "Latch ALU:inst_ALU\|aluOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176657 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[1\] " "Latch ALU:inst_ALU\|aluOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176657 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[0\] " "Latch ALU:inst_ALU\|aluOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[4\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[4\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176657 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[7\] " "Latch ALU:inst_ALU\|aluOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176657 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_inSignal " "Latch controlUnity:inst_controlUnity\|cu_inSignal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176657 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluScr " "Latch controlUnity:inst_controlUnity\|cu_aluScr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176657 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[0\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[1\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[0\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[0\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[4\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[0\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[0\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[0\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[0\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_Jump\[0\] " "Latch controlUnity:inst_controlUnity\|cu_Jump\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_Branch " "Latch controlUnity:inst_controlUnity\|cu_Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[8\] " "Latch ALU:inst_ALU\|aluOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[9\] " "Latch ALU:inst_ALU\|aluOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[10\] " "Latch ALU:inst_ALU\|aluOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176658 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[11\] " "Latch ALU:inst_ALU\|aluOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[12\] " "Latch ALU:inst_ALU\|aluOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[13\] " "Latch ALU:inst_ALU\|aluOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[14\] " "Latch ALU:inst_ALU\|aluOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[15\] " "Latch ALU:inst_ALU\|aluOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[16\] " "Latch ALU:inst_ALU\|aluOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[17\] " "Latch ALU:inst_ALU\|aluOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[18\] " "Latch ALU:inst_ALU\|aluOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[19\] " "Latch ALU:inst_ALU\|aluOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[20\] " "Latch ALU:inst_ALU\|aluOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176659 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[21\] " "Latch ALU:inst_ALU\|aluOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[22\] " "Latch ALU:inst_ALU\|aluOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[23\] " "Latch ALU:inst_ALU\|aluOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[24\] " "Latch ALU:inst_ALU\|aluOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[25\] " "Latch ALU:inst_ALU\|aluOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[26\] " "Latch ALU:inst_ALU\|aluOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[27\] " "Latch ALU:inst_ALU\|aluOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[28\] " "Latch ALU:inst_ALU\|aluOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[2\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[29\] " "Latch ALU:inst_ALU\|aluOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[2\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[30\] " "Latch ALU:inst_ALU\|aluOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[2\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[31\] " "Latch ALU:inst_ALU\|aluOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176660 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_hlt " "Latch controlUnity:inst_controlUnity\|cu_hlt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176661 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_regDest " "Latch controlUnity:inst_controlUnity\|cu_regDest has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176661 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_writeReg " "Latch controlUnity:inst_controlUnity\|cu_writeReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[3\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[3\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530052176661 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530052176661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530052178056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_showDisplay " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_showDisplay\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[1\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[1\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179675 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[0\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[0\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179675 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluScr " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluScr\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179675 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_inSignal " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_inSignal\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179675 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[3\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[2\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp\[4\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\[4\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_Jump\[0\] " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_Jump\[0\]\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_Branch " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_Branch\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_hlt " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_hlt\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_regDest " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_regDest\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_writeReg " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_writeReg\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[3\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[2\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[1\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[0\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[4\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[5\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[6\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[7\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[8\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[9\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[10\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[11\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[12\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[13\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[14\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[15\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[16\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[16\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[17\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[17\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[18\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[18\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[19\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[19\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[20\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[20\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[21\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[21\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[22\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[22\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[23\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[23\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[24\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[24\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[25\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[25\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[26\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[26\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[27\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[27\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[28\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[28\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[29\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[29\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[30\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[30\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[31\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[31\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1530052179834 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\] " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052180111 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052180111 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052180111 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052180111 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052180111 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052180111 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530052180111 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1530052180111 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530052180134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/output_files/bbtronenhanced.map.smsg " "Generated suppressed messages file d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/output_files/bbtronenhanced.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052180252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530052180542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530052180542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530052180664 "|bbtronenhancedCPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1530052180664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "738 " "Implemented 738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530052180665 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530052180665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "697 " "Implemented 697 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530052180665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530052180665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530052180733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 19:29:40 2018 " "Processing ended: Tue Jun 26 19:29:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530052180733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530052180733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530052180733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530052180733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1530052182604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530052182609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 19:29:42 2018 " "Processing started: Tue Jun 26 19:29:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530052182609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530052182609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530052182609 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530052182749 ""}
{ "Info" "0" "" "Project  = bbtronenhanced" {  } {  } 0 0 "Project  = bbtronenhanced" 0 0 "Fitter" 0 0 1530052182750 ""}
{ "Info" "0" "" "Revision = bbtronenhanced" {  } {  } 0 0 "Revision = bbtronenhanced" 0 0 "Fitter" 0 0 1530052182750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1530052182841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1530052182842 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bbtronenhanced EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"bbtronenhanced\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530052182852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530052182917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530052182917 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530052183352 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530052183357 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530052183527 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530052183527 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530052183531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530052183531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530052183531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530052183531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530052183531 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530052183531 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530052183532 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 41 " "No exact pin location assignment(s) for 1 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1530052184463 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bbtronenhanced.sdc " "Synopsys Design Constraints File file not found: 'bbtronenhanced.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530052184966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530052184966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1530052184973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530052184974 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530052184974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node auto_clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530052185037 ""}  } { { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530052185037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:inst_timer\|clock  " "Automatically promoted node timer:inst_timer\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530052185037 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:inst_timer\|clock~0 " "Destination node timer:inst_timer\|clock~0" {  } { { "timer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530052185037 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1530052185037 ""}  } { { "timer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530052185037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530052185320 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530052185321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530052185321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530052185322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530052185324 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530052185325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530052185325 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530052185325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530052185353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1530052185354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530052185354 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1530052185367 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1530052185367 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530052185367 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530052185368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530052185368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530052185368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 70 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530052185368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 29 36 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530052185368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530052185368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530052185368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530052185368 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1530052185368 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530052185368 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "d:/programas/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1530052185510 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1530052185510 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530052185510 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1530052185517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530052188120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530052188320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530052188362 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530052194290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530052194290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530052194649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X81_Y12 X91_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23" {  } { { "loc" "" { Generic "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23"} { { 12 { 0 ""} 81 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1530052198444 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530052198444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1530052200910 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530052200910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530052200915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1530052201118 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530052201132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530052201436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530052201437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530052201712 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530052202161 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1530052202595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/output_files/bbtronenhanced.fit.smsg " "Generated suppressed messages file d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/output_files/bbtronenhanced.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530052202758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1663 " "Peak virtual memory: 1663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530052203296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 19:30:03 2018 " "Processing ended: Tue Jun 26 19:30:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530052203296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530052203296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530052203296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530052203296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530052205081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530052205086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 19:30:04 2018 " "Processing started: Tue Jun 26 19:30:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530052205086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530052205086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530052205086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1530052205449 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530052208439 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530052208555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530052208871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 19:30:08 2018 " "Processing ended: Tue Jun 26 19:30:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530052208871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530052208871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530052208871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530052208871 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530052209649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530052210413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530052210418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 19:30:10 2018 " "Processing started: Tue Jun 26 19:30:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530052210418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1530052210418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bbtronenhanced -c bbtronenhanced " "Command: quartus_sta bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1530052210418 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1530052210560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1530052210995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1530052210995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052211057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052211057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bbtronenhanced.sdc " "Synopsys Design Constraints File file not found: 'bbtronenhanced.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1530052211573 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052211573 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:inst_timer\|clock timer:inst_timer\|clock " "create_clock -period 1.000 -name timer:inst_timer\|clock timer:inst_timer\|clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530052211575 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name auto_clock auto_clock " "create_clock -period 1.000 -name auto_clock auto_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530052211575 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1530052211575 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1530052211578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1530052211579 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1530052211579 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1530052211594 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1530052211643 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1530052211643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.233 " "Worst-case setup slack is -10.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.233            -748.138 timer:inst_timer\|clock  " "  -10.233            -748.138 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.605             -61.424 auto_clock  " "   -3.605             -61.424 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052211650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 auto_clock  " "    0.405               0.000 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 timer:inst_timer\|clock  " "    0.435               0.000 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052211658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530052211664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530052211673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.400 auto_clock  " "   -3.000             -54.400 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -131.070 timer:inst_timer\|clock  " "   -1.285            -131.070 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052211678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052211678 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1530052211781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1530052211805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1530052212332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1530052212408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1530052212427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1530052212427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.207 " "Worst-case setup slack is -9.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.207            -673.151 timer:inst_timer\|clock  " "   -9.207            -673.151 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.244             -51.702 auto_clock  " "   -3.244             -51.702 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052212434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 auto_clock  " "    0.357               0.000 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 timer:inst_timer\|clock  " "    0.400               0.000 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052212443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530052212451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530052212458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.400 auto_clock  " "   -3.000             -54.400 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -131.070 timer:inst_timer\|clock  " "   -1.285            -131.070 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052212465 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1530052212572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1530052212658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1530052212661 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1530052212661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.564 " "Worst-case setup slack is -4.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.564            -324.816 timer:inst_timer\|clock  " "   -4.564            -324.816 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.288             -10.800 auto_clock  " "   -1.288             -10.800 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052212668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 auto_clock  " "    0.184               0.000 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 timer:inst_timer\|clock  " "    0.193               0.000 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052212680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530052212689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530052212698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.443 auto_clock  " "   -3.000             -45.443 auto_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -102.000 timer:inst_timer\|clock  " "   -1.000            -102.000 timer:inst_timer\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530052212708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530052212708 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1530052213244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1530052213257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530052213376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 19:30:13 2018 " "Processing ended: Tue Jun 26 19:30:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530052213376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530052213376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530052213376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1530052213376 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 230 s " "Quartus Prime Full Compilation was successful. 0 errors, 230 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1530052214110 ""}
