<dec f='llvm/llvm/include/llvm/Analysis/VectorUtils.h' l='382' type='void llvm::narrowShuffleMaskElts(int Scale, ArrayRef&lt;int&gt; Mask, SmallVectorImpl&lt;int&gt; &amp; ScaledMask)'/>
<doc f='llvm/llvm/include/llvm/Analysis/VectorUtils.h' l='371'>/// Replace each shuffle mask index with the scaled sequential indices for an
/// equivalent mask of narrowed elements. Mask elements that are less than 0
/// (sentinel values) are repeated in the output mask.
///
/// Example with Scale = 4:
///   &lt;4 x i32&gt; &lt;3, 2, 0, -1&gt; --&gt;
///   &lt;16 x i8&gt; &lt;12, 13, 14, 15, 8, 9, 10, 11, 0, 1, 2, 3, -1, -1, -1, -1&gt;
///
/// This is the reverse process of widening shuffle mask elements, but it always
/// succeeds because the indexes can always be multiplied (scaled up) to map to
/// narrower vector elements.</doc>
<def f='llvm/llvm/lib/Analysis/VectorUtils.cpp' l='411' ll='430' type='void llvm::narrowShuffleMaskElts(int Scale, ArrayRef&lt;int&gt; Mask, SmallVectorImpl&lt;int&gt; &amp; ScaledMask)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20780' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20781' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5717' u='c' c='_ZL20scaleShuffleElementsN4llvm8ArrayRefIiEEjRNS_15SmallVectorImplIiEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7534' u='c' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIiEERNS4_IS0_EERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7535' u='c' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIiEERNS4_IS0_EERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7592' u='c' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIiEERNS4_IS0_EERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='15843' u='c' c='_ZL35lowerShuffleAsLanePermuteAndPermuteRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='16871' u='c' c='_ZL17lowerV4I64ShuffleRKN4llvm5SDLocENS_8ArrayRefIiEERKNS_5APIntENS_7SDValueES8_RKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='17528' u='c' c='_ZL18lowerV4X128ShuffleRKN4llvm5SDLocENS_3MVTENS_8ArrayRefIiEERKNS_5APIntENS_7SDValueES9_RKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='17685' u='c' c='_ZL17lowerV8I64ShuffleRKN4llvm5SDLocENS_8ArrayRefIiEERKNS_5APIntENS_7SDValueES8_RKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20897' u='c' c='_ZL22truncateVectorWithPACKjN4llvm3EVTENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34925' u='c' c='_ZL24matchUnaryPermuteShuffleN4llvm3MVTENS_8ArrayRefIiEERKNS_5APIntEbbRKNS_12X86SubtargetERjRS0_S9_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35373' u='c' c='_ZL22combineX86ShuffleChainN4llvm8ArrayRefINS_7SDValueEEES1_NS0_IiEEibbRNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35485' u='c' c='_ZL22combineX86ShuffleChainN4llvm8ArrayRefINS_7SDValueEEES1_NS0_IiEEibbRNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35497' u='c' c='_ZL22combineX86ShuffleChainN4llvm8ArrayRefINS_7SDValueEEES1_NS0_IiEEibbRNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40295' u='c' c='_ZL25combineExtractWithShufflePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='344' u='c' c='_ZN12_GLOBAL__N_125X86InterleavedAccessGroup24interleave8bitStride4VF8EN4llvm8ArrayRefIPNS1_11InstructionEEERNS1_15SmallVectorImplIPNS1_5ValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='345' u='c' c='_ZN12_GLOBAL__N_125X86InterleavedAccessGroup24interleave8bitStride4VF8EN4llvm8ArrayRefIPNS1_11InstructionEEERNS1_15SmallVectorImplIPNS1_5ValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='392' u='c' c='_ZN12_GLOBAL__N_125X86InterleavedAccessGroup21interleave8bitStride4EN4llvm8ArrayRefIPNS1_11InstructionEEERNS1_15SmallVectorImplIPNS1_5ValueEEEj'/>
<use f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='393' u='c' c='_ZN12_GLOBAL__N_125X86InterleavedAccessGroup21interleave8bitStride4EN4llvm8ArrayRefIPNS1_11InstructionEEERNS1_15SmallVectorImplIPNS1_5ValueEEEj'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineVectorOps.cpp' l='2311' u='c' c='_ZN4llvm16InstCombinerImpl22visitShuffleVectorInstERNS_17ShuffleVectorInstE'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/VectorCombine.cpp' l='536' u='c' c='_ZN12_GLOBAL__N_113VectorCombine15foldBitcastShufERN4llvm11InstructionE'/>
<use f='llvm/llvm/unittests/Analysis/VectorUtilsTest.cpp' l='107' u='c' c='_ZN36BasicTest_narrowShuffleMaskElts_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Analysis/VectorUtilsTest.cpp' l='109' u='c' c='_ZN36BasicTest_narrowShuffleMaskElts_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Analysis/VectorUtilsTest.cpp' l='122' u='c' c='_ZN35BasicTest_widenShuffleMaskElts_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Analysis/VectorUtilsTest.cpp' l='136' u='c' c='_ZN35BasicTest_widenShuffleMaskElts_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Analysis/VectorUtilsTest.cpp' l='144' u='c' c='_ZN35BasicTest_widenShuffleMaskElts_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Analysis/VectorUtilsTest.cpp' l='155' u='c' c='_ZN35BasicTest_widenShuffleMaskElts_Test8TestBodyEv'/>
