/* File name : circuit01.yal
MODULE CIRCUIT01;
TYPE PARENT;
IOLIST;
S001 PI TOP 0;
S002 PI TOP 0;
S003 PI TOP 0;
S004 PI TOP 0;
S201 PO TOP 0;
ENDIOLIST;
NETWORK;
C1 OR2 S001 S002 S101;
C2 AND2 S003 S004 S102;
C3 NOT S002 S103;
C5 OR2 S102 S103 S105;
C4 AND2 S101 S102 S104;
C6 AND2 S104 S105 S201;
ENDNETWORK;
ENDMODULE;
