                                PCF85063A
                                Tiny Real-Time Clock/calendar with alarm function and
                                I2C-bus
                                Rev. 6 ‚Äî 18 November 2015                                                   Product data sheet




1. General description
                            The PCF85063A is a CMOS1 Real-Time Clock (RTC) and calendar optimized for low
                            power consumption. An offset register allows fine-tuning of the clock. All addresses and
                            data are transferred serially via the two-line bidirectional I2C-bus. Maximum data rate is
                            400 kbit/s. The register address is incremented automatically after each written or read
                            data byte.

                            For a selection of NXP Real-Time Clocks, see Table 45 on page 56


2. Features and benefits
                            ÔÅÆ Provides year, month, day, weekday, hours, minutes, and seconds based on a
                              32.768 kHz quartz crystal
                            ÔÅÆ Clock operating voltage: 0.9 V to 5.5 V
                            ÔÅÆ Low current; typical 0.22 ÔÅ≠A at VDD = 3.3 V and Tamb = 25 ÔÇ∞C
                            ÔÅÆ 400 kHz two-line I2C-bus interface (at VDD = 1.8 V to 5.5 V)
                            ÔÅÆ Programmable clock output for peripheral devices (32.768 kHz, 16.384 kHz,
                              8.192 kHz, 4.096 kHz, 2.048 kHz, 1.024 kHz, and 1 Hz)
                            ÔÅÆ Selectable integrated oscillator load capacitors for CL = 7 pF or CL = 12.5 pF
                            ÔÅÆ Alarm function
                            ÔÅÆ Countdown timer
                            ÔÅÆ Minute and half minute interrupt
                            ÔÅÆ Oscillator stop detection function
                            ÔÅÆ Internal Power-On Reset (POR)
                            ÔÅÆ Programmable offset register for frequency adjustment


3. Applications
                            ÔÅÆ   Digital still camera
                            ÔÅÆ   Digital video camera
                            ÔÅÆ   Printers
                            ÔÅÆ   Copy machines
                            ÔÅÆ   Mobile equipment
                            ÔÅÆ   Battery powered devices




1.   The definition of the abbreviations and acronyms used in this data sheet can be found in Section 21.
NXP Semiconductors                                                                                                       PCF85063A
                                                     Tiny Real-Time Clock/calendar with alarm function and I2C-bus


4. Ordering information
                         Table 1.   Ordering information
                         Type number                     Package
                                                         Name                         Description                                              Version
                         PCF85063AT                      SO8                          plastic small outline package; 8 leads;                  SOT96-1
                                                                                      body width 3.9 mm
                         PCF85063ATL                     DFN2626-10 plastic thermal enhanced extremely thin                                    SOT1197-1
                                                                    small outline package; no leads;
                                                                    10 terminals; body 2.6 ÔÇ¥ 2.6 ÔÇ¥ 0.5 mm
                         PCF85063ATT                     TSSOP8                       plastic thin shrink small outline package;               SOT505-1
                                                                                      8 leads; body width 3 mm


                     4.1 Ordering options
Table 2.    Ordering options
Product type number      Orderable part number Sales item                                 Delivery form                                        IC
                                               (12NC)                                                                                          revision
PCF85063AT/A             PCF85063AT/AY                   935303639518                     tape and reel, 13 inch, dry pack                     1
                         PCF85063AT/AAZ                  935303639515                     tape and reel, 7 inch, dry pack                      1
PCF85063ATL/1            PCF85063ATL/1,118               935299022118                     tape and reel, 7 inch                                1
PCF85063ATT/A            PCF85063ATT/AJ                  935304639118                     tape and reel, 13 inch                               1


5. Marking
                         Table 3.   Marking codes
                         Product type number                                                         Marking code
                         PCF85063AT/A                                                                85063A
                         PCF85063ATL/1                                                               063A
                         PCF85063ATT/A                                                               063A




PCF85063A                               All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                  Rev. 6 ‚Äî 18 November 2015                                                                                 2 of 65
NXP Semiconductors                                                                                                       PCF85063A
                                                  Tiny Real-Time Clock/calendar with alarm function and I2C-bus


6. Block diagram



                          26&2                N+]                                                                                            &/.2(
                                                                                         ',9,'(5                  &/2&.287
                                            26&,//$725
                              26&,                                                                                                              &/.287




                                                                                       &/2&.
                                             32:(521
                                                                                     &$/,%5$7,21
                                               5(6(7
                                                                                       2))6(7


                              9''
                                                                                       6<67(0                     ,17(55837
                                                                                                                                                ,17
                                                                                       &21752/                     &21752/
                              966

                              6'$
                                               O&%86                                 5($/7,0(
                                             ,17(5)$&(                                  &/2&.
                              6&/


                                                                                      $/$50$1'
                                                                                        7,0(5                      3&)$
                                                                                       &21752/

                                                                                                                             DDD


                     Fig 1.     Block diagram of PCF85063A




PCF85063A                            All information provided in this document is subject to legal disclaimers.      ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                               Rev. 6 ‚Äî 18 November 2015                                                                                    3 of 65
NXP Semiconductors                                                                                                                         PCF85063A
                                                       Tiny Real-Time Clock/calendar with alarm function and I2C-bus


7. Pinning information

                     7.1 Pinning


                                                                                         3&)$7


                                                                            26&,                                  9''

                                                                          26&2                                    &/.287
                                                                               ,17                                6&/

                                                                              966                                 6'$



                                                                                                                       DDD


                                   For mechanical details, see Figure 32.
                          Fig 2.   Pin configuration for SO8 (PCF85063AT)



                                                                                        3&)$7/

                                                                            26&,                                9''
                                                                          26&2                                        &/.287
                                                                         &/.2(                                        QF
                                                                               ,17                                    6&/
                                                                             966                                      6'$
                                                                                                                  DDD

                                                                                     7UDQVSDUHQWWRSYLHZ

                                   For mechanical details, see Figure 33.
                          Fig 3.   Pin configuration for DFN2626-10 (PCF85063ATL)




                                                                       26&,                                              9''
                                                                     26&2                                                &/.287
                                                                                        3&)$77
                                                                         ,17                                             6&/
                                                                        966                                              6'$



                                                                                                                          DDD


                                   For mechanical details, see Figure 34.
                          Fig 4.   Pin configuration for TSSOP8 (PCF85063ATT)




PCF85063A                                 All information provided in this document is subject to legal disclaimers.                   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                    Rev. 6 ‚Äî 18 November 2015                                                                                                 4 of 65
NXP Semiconductors                                                                                                                               PCF85063A
                                                              Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                        7.2 Pin description
Table 4.     Pin description
Input or input/output pins must always be at a defined level (VSS or VDD) unless otherwise specified.
Symbol            Pin                                                                           Type                          Description
                  PCF85063AT          PCF85063ATL              PCF85063ATT
OSCI              1                   1                        1                                input                         oscillator input
OSCO              2                   2                        2                                output                        oscillator output
CLKOE             -                   3                        -                                input                         CLKOUT enable or disable pin; enable is
                                                                                                                              active HIGH
INT               3                   4                        3                                output                        interrupt output (open-drain)
VSS               4                   5[1]                     4                                supply                        ground supply voltage
SDA               5                   6                        5                                input/output                  serial data line
SCL               6                   7                        6                                input                         serial clock input
n.c.              -                   8                        -                                -                             not connected
CLKOUT            7                   9                        7                                output                        clock output (push-pull)
VDD               8                   10                       8                                supply                        supply voltage

[1]    The die paddle (exposed pad) is connected to VSS through high ohmic (non-conductive) silicon attach and should be electrically
       isolated. It is good engineering practice to solder the exposed pad to an electrically isolated PCB copper pad as shown in Figure 37
       ‚ÄúFootprint information for reflow soldering of SOT1197-1 (DFN2626-10) of PCF85063ATL‚Äù for better heat transfer but it is not required
       as the RTC doesn‚Äôt consume much power. In no case should traces be run under the package exposed pad.




PCF85063A                                        All information provided in this document is subject to legal disclaimers.                ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                           Rev. 6 ‚Äî 18 November 2015                                                                                              5 of 65
NXP Semiconductors                                                                                                                  PCF85063A
                                                  Tiny Real-Time Clock/calendar with alarm function and I2C-bus


8. Functional description
                     The PCF85063A contains 18 8-bit registers with an auto-incrementing register address,
                     an on-chip 32.768 kHz oscillator with integrated capacitors, a frequency divider which
                     provides the source clock for the Real-Time Clock (RTC) and calender, and an I2C-bus
                     interface with a maximum data rate of 400 kbit/s.

                     The built-in address register will increment automatically after each read or write of a data
                     byte up to the register 11h. After register 11h, the auto-incrementing will wrap around to
                     address 00h (see Figure 5).


                                                                  DGGUHVVUHJLVWHU
                                                                           K
                                                                           K
                                                                           K                  DXWRLQFUHPHQW
                                                                           K
                                                                             
                                                                           )K
                                                                           K
                                                                           K                                    ZUDSDURXQG
                                                                                                                   DDD


                      Fig 5.   Handling address registers

                     All registers (see Table 5) are designed as addressable 8-bit parallel registers although
                     not all bits are implemented. The first two registers (memory address 00h and 01h) are
                     used as control and status register. The register at address 02h is an offset register
                     allowing the fine-tuning of the clock; and at 03h is a free RAM byte. The addresses 04h
                     through 0Ah are used as counters for the clock function (seconds up to years counters).
                     Address locations 0Bh through 0Fh contain alarm registers which define the conditions for
                     an alarm. The registers at 10h and 11h are for the timer function.

                     The Seconds, Minutes, Hours, Days, Months, and Years as well as the corresponding
                     alarm registers are all coded in Binary Coded Decimal (BCD) format. When one of the
                     RTC registers is written or read, the contents of all time counters are frozen. Therefore,
                     faulty writing or reading of the clock and calendar during a carry condition is prevented.
                     For details on maximum access time, see Section 8.4 on page 25.




PCF85063A                            All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                               Rev. 6 ‚Äî 18 November 2015                                                                                               6 of 65
                                                                                                                     xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
                                                                                                                     xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
                                                                                                                     xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
                                                                                                                     xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet
                            PCF85063A




                                                                                                                                                                                                                                                                                                                                      NXP Semiconductors
                                                                                                                              8.1 Registers organization
                                                                                                         Table 5.     Registers overview
                                                                                                         Bit positions labeled as - are not implemented. After reset, all registers are set according to Table 8 on page 12.
                                                                                                         Address     Register name       Bit                                                                                                          Reference
                                                                                                                                         7              6             5              4              3              2           1            0
                                                                                                         Control and status registers
                                                                                                         00h         Control_1           EXT_TEST      -              STOP           SR             -              CIE         12_24        CAP_SEL   Section 8.2.1
                                                                                                         01h         Control_2           AIE            AF            MI             HMI            TF             COF[2:0]                           Section 8.2.2
                                                                                                         02h         Offset              MODE          OFFSET[6:0]                                                                                    Section 8.2.3
                                                                                                         03h         RAM_byte            B[7:0]                                                                                                       Section 8.2.4
                                                                                                         Time and date registers
                            All information provided in this document is subject to legal disclaimers.




                                                                                                         04h         Seconds             OS             SECONDS (0 to 59)                                                                             Section 8.3.1
                                                                                                         05h         Minutes             -              MINUTES (0 to 59)                                                                             Section 8.3.2
Rev. 6 ‚Äî 18 November 2015




                                                                                                                                                                                                                                                                      Tiny Real-Time Clock/calendar with alarm function and I2C-bus
                                                                                                         06h         Hours               -             -              AMPM           HOURS (1 to 12) in 12-hour mode                                  Section 8.3.3
                                                                                                                                                                      HOURS (0 to 23) in 24-hour mode
                                                                                                         07h         Days                -             -              DAYS (1 to 31)                                                                  Section 8.3.4
                                                                                                         08h         Weekdays            -             -              -              -              -              WEEKDAYS (0 to 6)                  Section 8.3.5
                                                                                                         09h         Months              -              -             -              MONTHS (1 to 12)                                                 Section 8.3.6
                                                                                                         0Ah         Years               YEARS (0 to 99)                                                                                              Section 8.3.7
                                                                                                         Alarm registers
                                                                                                         0Bh         Second_alarm        AEN_S          SECOND_ALARM (0 to 59)                                                                        Section 8.5.1
                                                                                                         0Ch         Minute_alarm        AEN_M          MINUTE_ALARM (0 to 59)                                                                        Section 8.5.2
                                                                                                         0Dh         Hour_alarm          AEN_H         -              AMPM           HOUR_ALARM (1 to 12) in 12-hour mode                             Section 8.5.3
                                                                                                                                                                      HOUR_ALARM (0 to 23) in 24-hour mode
                                                                                                         0Eh         Day_alarm           AEN_D          -             DAY_ALARM (1 to 31)                                                             Section 8.5.4
                            ¬© NXP Semiconductors N.V. 2015. All rights reserved.




                                                                                                         0Fh         Weekday_alarm       AEN_W         -              -              -              -              WEEKDAY_ALARM (0 to 6)             Section 8.5.5




                                                                                                                                                                                                                                                                                                                                      PCF85063A
                                                                                                         Timer registers
                                                                                                         10h         Timer_value         T[7:0]                                                                                                       Section 8.6.1
                                                                                                         11h         Timer_mode          -              -             -              TCF[1:0]                      TE          TIE          TI_TP     Section 8.6.2
7 of 65
NXP Semiconductors                                                                                                               PCF85063A
                                                             Tiny Real-Time Clock/calendar with alarm function and I2C-bus



                       8.2 Control registers

                    8.2.1 Register Control_1
Table 6.        Control_1 - control and status register 1 (address 00h) bit description
Bit         Symbol                     Value                  Description                                                             Reference
7           EXT_TEST                                          external clock test mode                                                Section 8.2.1.1
                                       0[1]                       normal mode
                                       1                          external clock test mode
6           -                          0                      unused                                                                  -
5           STOP                                              STOP bit                                                                Section 8.2.1.2
                                       0[1]                       RTC clock runs
                                       1                          RTC clock is stopped; all RTC divider chain
                                                                  flip-flops are asynchronously set logic 0
4           SR                                                software reset                                                          Section 8.2.1.3
                                       0[1]                       no software reset
                                       1                          initiate software reset[2]; this bit always
                                                                  returns a 0 when read
3           -                          0                      unused                                                                  -
2           CIE                                               correction interrupt enable                                             Section 8.2.3
                                       0[1]                       no correction interrupt generated
                                       1                          interrupt pulses are generated at every
                                                                  correction cycle
1           12_24                                             12 or 24-hour mode                                                      Section 8.3.3
                                       0[1]                       24-hour mode is selected                                            Section 8.5.3

                                       1                          12-hour mode is selected
0           CAP_SEL                                           internal oscillator capacitor selection for                             -
                                                              quartz crystals with a corresponding load
                                                              capacitance
                                       0[1]                       7 pF
                                       1                          12.5 pF

[1]   Default value.
[2]   For a software reset, 01011000 (58h) must be sent to register Control_1 (see Section 8.2.1.3).




PCF85063A                                       All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                          Rev. 6 ‚Äî 18 November 2015                                                                                 8 of 65
NXP Semiconductors                                                                                                       PCF85063A
                                                     Tiny Real-Time Clock/calendar with alarm function and I2C-bus


              8.2.1.1   EXT_TEST: external clock test mode
                        A test mode is available which allows for on-board testing. In this mode, it is possible to
                        set up test conditions and control the operation of the RTC.

                        The test mode is entered by setting bit EXT_TEST in register Control_1. Then
                        pin CLKOUT becomes an input. The test mode replaces the internal clock signal with the
                        signal applied to pin CLKOUT.

                        The signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a
                        maximum period of 1000 ns. The internal clock, now sourced from CLKOUT, is divided
                        down to 1 Hz by a 26 divide chain called a prescaler. The prescaler can be set into a
                        known state by using bit STOP. When bit STOP is set, the prescaler is reset to 0. (STOP
                        must be cleared before the prescaler can operate again.)

                        From a stop condition, the first 1 second increment will take place after 32 positive edges
                        on pin CLKOUT. Thereafter, every 64 positive edges cause a 1 second increment.

                        Remark: Entry into test mode is not synchronized to the internal 64 Hz clock. When
                        entering the test mode, no assumption as to the state of the prescaler can be made.

                        Operation example:

                         1. Set EXT_TEST test mode (register Control_1, bit EXT_TEST = 1).
                         2. Set STOP (register Control_1, bit STOP = 1).
                         3. Clear STOP (register Control_1, bit STOP = 0).
                         4. Set time registers to desired value.
                         5. Apply 32 clock pulses to pin CLKOUT.
                         6. Read time registers to see the first change.
                         7. Apply 64 clock pulses to pin CLKOUT.
                         8. Read time registers to see the second change.

                        Repeat 7 and 8 for additional increments.




PCF85063A                               All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                  Rev. 6 ‚Äî 18 November 2015                                                                                 9 of 65
NXP Semiconductors                                                                                                                        PCF85063A
                                                       Tiny Real-Time Clock/calendar with alarm function and I2C-bus


               8.2.1.2   STOP: STOP bit function
                         The function of the STOP bit (see Figure 6) is to allow for accurate starting of the time
                         circuits. The STOP bit function causes the upper part of the prescaler (F2 to F14) to be
                         held in reset and thus no 1 Hz ticks are generated. It also stops the output of clock
                         frequencies below 8 kHz on pin CLKOUT.



                                                                           26&,//$7256723                             VHWWLQJWKH26IODJ
                                                                              '(7(&725




                         +]   )     +]              )         +]                )         +]               )       +]         )
     26&,//$725                                                                                                                                                          +]WLFN
                                                                                                5(6(7                             5(6(7                  5(6(7


                                                                                                                                                                         6723


                                                                                                                                                                       DDD


 Fig 6.     STOP bit functional diagram

                         The time circuits can then be set and do not increment until the STOP bit is released (see
                         Figure 7 and Table 7).




PCF85063A                                 All information provided in this document is subject to legal disclaimers.                  ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                    Rev. 6 ‚Äî 18 November 2015                                                                                              10 of 65
NXP Semiconductors                                                                                                                  PCF85063A
                                                                Tiny Real-Time Clock/calendar with alarm function and I2C-bus


Table 7.      First increment of time circuits after STOP bit release
Bit          Prescaler bits            [1]      1 Hz tick             Time                             Comment
STOP         F0F1-F2 to F14                                           hh:mm:ss
Clock is running normally
0            01-0 0001 1101 0100                                      12:45:12                         prescaler counting normally
STOP bit is activated by user. F0F1 are not reset and values cannot be predicted externally
1            XX-0 0000 0000 0000                                      12:45:12                         prescaler is reset; time circuits are frozen
New time is set by user
1            XX-0 0000 0000 0000                                      08:00:00                         prescaler is reset; time circuits are frozen
STOP bit is released by user
0            XX-0 0000 0000 0000                                      08:00:00                         prescaler is now running
             XX-1 0000 0000 0000                                      08:00:00                         -
             XX-0 1000 0000 0000          
                                                                      08:00:00                         -
             XX-1 1000 0000 0000              WR                      08:00:00                         -
                                         V
             :                                                        :                                :
             11-1 1111 1111 1110                                      08:00:00                         -
             00-0 0000 0000 0001                                      08:00:01                         0 to 1 transition of F14 increments the time circuits
             10-0 0000 0000 0001                                      08:00:01                         -
             :                                                        :                                :
             11-1 1111 1111 1111         V                   08:00:01                         -
             00-0 0000 0000 0000                                      08:00:01                         -
             10-0 0000 0000 0000                                      08:00:01                         -
             :                                                        :                                :
             11-1 1111 1111 1110                                      08:00:01                         -
             00-0 0000 0000 0001                                      08:00:02                         0 to 1 transition of F14 increments the time circuits
                                                 DDD




[1]   F0 is clocked at 32.768 kHz.

                             The lower two stages of the prescaler (F0 and F1) are not reset. And because the I2C-bus
                             is asynchronous to the crystal oscillator, the accuracy of restarting the time circuits is
                             between zero and one 8.192 kHz cycle (see Figure 7).


                                                   +]



                                               VWRSUHOHDVHG

                                                                                                               ¬óVWR¬óV                 DDD


                              Fig 7.         STOP bit release timing

                             The first increment of the time circuits is between 0.507813 s and 0.507935 s after STOP
                             bit is released. The uncertainty is caused by the prescaler bits F0 and F1 not being reset
                             (see Table 7) and the unknown state of the 32 kHz clock.


PCF85063A                                          All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                             Rev. 6 ‚Äî 18 November 2015                                                                               11 of 65
NXP Semiconductors                                                                                                                                     PCF85063A
                                                                     Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                   8.2.1.3     Software reset
                               A reset is automatically generated at power-on. A reset can also be initiated with the
                               software reset command. Software reset command means setting bits 6, 4, and 3 in
                               register Control_1 (00h) logic 1 and all other bits logic 0 by sending the bit sequence
                               01011000 (58h), see Figure 8.


                                   VODYHDGGUHVV            5:                           DGGUHVVK                                        VRIWZDUHUHVHWK


               6'$     V                                     $                                                 $                                         $ 36




               6&/




            LQWHUQDO
        UHVHWVLJQDO

                                                                                                                                                                               DDD


             After sending the software reset command, it is recommended to re-initialize the interface by a STOP and START.
 Fig 8.      Software reset command

                               In reset state, all registers are set according to Table 8 and the address pointer returns to
                               address 00h.

                               Table 8.          Registers reset values
                               Address           Register name                        Bit
                                                                                      7              6                5              4         3             2             1             0
                               00h               Control_1                            0              0                0              0         0             0             0             0
                               01h               Control_2                            0              0                0              0         0             0             0             0
                               02h               Offset                               0              0                0              0         0             0             0             0
                               03h               RAM_byte                             0              0                0              0         0             0             0             0
                               04h               Seconds                              1              0                0              0         0             0             0             0
                               05h               Minutes                              0              0                0              0         0             0             0             0
                               06h               Hours                                0              0                0              0         0             0             0             0
                               07h               Days                                 0              0                0              0         0             0             0             1
                               08h               Weekdays                             0              0                0              0         0             1             1             0
                               09h               Months                               0              0                0              0         0             0             0             1
                               0Ah               Years                                0              0                0              0         0             0             0             0
                               0Bh               Second_alarm                         1              0                0              0         0             0             0             0
                               0Ch               Minute_alarm                         1              0                0              0         0             0             0             0
                               0Dh               Hour_alarm                           1              0                0              0         0             0             0             0
                               0Eh               Day_alarm                            1              0                0              0         0             0             0             0
                               0Fh               Weekday_alarm                        1              0                0              0         0             0             0             0
                               10h               Timer_value                          0              0                0              0         0             0             0             0
                               11h               Timer_mode                           0              0                0              1         1             0             0             0



PCF85063A                                               All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                  Rev. 6 ‚Äî 18 November 2015                                                                                             12 of 65
NXP Semiconductors                                                                                                             PCF85063A
                                                           Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                             The PCF85063A resets to:

                             Time ‚Äî 00:00:00
                             Date ‚Äî 20000101
                             Weekday ‚Äî Saturday

                     8.2.2 Register Control_2
Table 9.         Control_2 - control and status register 2 (address 01h) bit description
Bit         Symbol                   Value                  Description                                                             Reference
7           AIE                                             alarm interrupt                                                         Section 8.2.2.1
                                     0[1]                       disabled                                                            Section 8.5.6

                                     1                          enabled
6           AF                                              alarm flag                                                              Section 8.2.2.1
                                     0[1]                       read: alarm flag inactive                                           Section 8.5.6

                                                                write: alarm flag is cleared
                                     1                          read: alarm flag active
                                                                write: alarm flag remains unchanged
5           MI                                              minute interrupt                                                        Section 8.2.2.2
                                     0[1]                       disabled                                                            Section 8.2.2.3

                                     1                          enabled
4           HMI                                             half minute interrupt                                                   Section 8.2.2.2
                                     0[1]                       disabled                                                            Section 8.2.2.3

                                     1                          enabled
3           TF                                              timer flag                                                              Section 8.2.2.1
                                     0[1]                       no timer interrupt generated                                        Section 8.2.2.3
                                                                                                                                    Section 8.6.3
                                     1                          flag set when timer interrupt generated
2 to 0      COF[2:0]                 see Table 11           CLKOUT control                                                          Section 8.2.2.4

[1]   Default value.




PCF85063A                                     All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                        Rev. 6 ‚Äî 18 November 2015                                                                               13 of 65
NXP Semiconductors                                                                                                                            PCF85063A
                                                                   Tiny Real-Time Clock/calendar with alarm function and I2C-bus


               8.2.2.1          Alarm interrupt


                                       +0,


       6(&21'6&2817(5

                                                                    +0,0,                                                                  +0, 0,

        0,187(6&2817(5                                     6(7                                                                       

                                                                    &/($5                            38/6(                            
                                        0,                                                        *(1(5$725
                                                                                                 75,**(5

                                                                                                          &/($5
              IURPLQWHUIDFH
                    FOHDU7)

                                                                                                                              7,B73


                                                                                                     WRLQWHUIDFH
                                                              7,0(5)/$*                             UHDG7)
                                                                                                                                                7,(
                                                                  7)
     &2817'2:1&2817(5                                      6(7                                                                       

                                                                    &/($5                            38/6(                            
              7(                                                                                                                                                                ,17
                                                                                                  *(1(5$725
                                                                                                 75,**(5

                                                                                                          &/($5




                                                                                                     WRLQWHUIDFH
                                                                                                                                                $,(
                                                              $/$50)/$*                             UHDG$)
                                                                                                                                                                       H[DPSOH
                                                                  $)
                                        VHWDODUP
                                                            6(7
                                         IODJ$)                                                                                                                         $,(
                                                                    &/($5
                                  IURPLQWHUIDFH                                                                                                                                
                                        FOHDU$)                                                                                                &,(                              
                                                                                                     38/6(
                                    RIIVHWFLUFXLW                                               *(1(5$725
                                   DGGVXEVWUDFW                                                 75,**(5
                                            SXOVH
                                                                                                          &/($5
                                  IURPLQWHUIDFH                                                                                                                        DDD
                                         VHW&,(

 Fig 9.     Interrupt scheme

                                AIE: This bit activates or deactivates the generation of an interrupt when AF is asserted,
                                respectively.

                                AF: When an alarm occurs, AF is set logic 1. This bit maintains its value until overwritten
                                by command. To prevent one flag being overwritten while clearing another, a logic AND is
                                performed during a write access.




PCF85063A                                             All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                Rev. 6 ‚Äî 18 November 2015                                                                                      14 of 65
NXP Semiconductors                                                                                                             PCF85063A
                                                         Tiny Real-Time Clock/calendar with alarm function and I2C-bus


              8.2.2.2   MI and HMI: minute and half minute interrupt
                        The minute interrupt (bit MI) and half minute interrupt (bit HMI) are pre-defined timers for
                        generating interrupt pulses on pin INT; see Figure 10. The timers are running in sync with
                        the seconds counter (see Table 19 on page 21).

                        The minute and half minute interrupts must only be used when the frequency offset is set
                        to normal mode (MODE = 0), see Section 8.2.3. In normal mode, the interrupt pulses on
                        pin INT are 1‚ÅÑ64 s wide.

                        When starting MI, the first interrupt will be generated after 1 second to 59 seconds. When
                        starting HMI, the first interrupt will be generated after 1 second to 29 seconds.
                        Subsequent periods do not have such a delay. The timers can be enabled independently
                        from one another. However, a minute interrupt enabled on top of a half minute interrupt is
                        not distinguishable.



                                    VHFRQGVFRXQWHU                                                                              


                                     PLQXWHVFRXQWHU                                                               


                               ,17ZKHQ0,HQDEOHG


                               7)ZKHQ0,HQDEOHG
                                                                                                                                                    DDD


                                    In this example, the TF flag is not cleared after an interrupt.
                         Fig 10. INT example for MI


                        Table 10.    Effect of bits MI and HMI on INT generation
                        Minute interrupt (bit MI)                    Half minute interrupt (bit HMI)                      Result
                        0                                            0                                                    no interrupt generated
                        1                                            0                                                    an interrupt every minute
                        0                                            1                                                    an interrupt every 30 s
                        1                                            1                                                    an interrupt every 30 s

                        The duration of the timer is affected by the register Offset (see Section 8.2.3). Only when
                        OFFSET[6:0] has the value 00h the periods are consistent.

              8.2.2.3   TF: timer flag
                        The timer flag (bit TF) is set logic 1 on the first trigger of MI, HMI, or the countdown timer.
                        The purpose of the flag is to allow the controlling system to interrogate what caused the
                        interrupt: timer or alarm. The flag can be read and cleared by command.

                        The status of the timer flag TF can affect the INT pulse generation depending on the
                        setting of TI_TP (see Section 8.6.2 ‚ÄúRegister Timer_mode‚Äù on page 30):

                         ‚Ä¢ When TI_TP is set logic 1
                            ‚Äì an INT pulse is generated independent of the status of the timer flag TF
                            ‚Äì TF stays set until it is cleared
                            ‚Äì TF does not affect INT
PCF85063A                                   All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                      Rev. 6 ‚Äî 18 November 2015                                                                                 15 of 65
NXP Semiconductors                                                                                                           PCF85063A
                                                         Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                              ‚Äì the countdown timer runs in a repetitive loop and keeps generating timed periods
                          ‚Ä¢ When TI_TP is set logic 0
                              ‚Äì the INT generation follows the TF flag
                              ‚Äì TF stays set until it is cleared
                              ‚Äì If TF is not cleared before the next coming interrupt, no INT is generated
                              ‚Äì the countdown timer stops after the first countdown

              8.2.2.4   COF[2:0]: Clock output frequency
                        A programmable square wave is available at pin CLKOUT. Operation is controlled by the
                        COF[2:0] bits in the register Control_2. Frequencies of 32.768 kHz (default) down to 1 Hz
                        can be generated for use as a system clock, microcontroller clock, input to a charge
                        pump, or for calibration of the oscillator.

                        Pin CLKOUT is a push-pull output and enabled at power-on. CLKOUT can be disabled by
                        setting COF[2:0] to 111 or by setting CLKOE LOW (PCF85063ATL only). When disabled,
                        the CLKOUT is LOW. If CLKOE is HIGH and COF[2:0]=111 there will be no clock and
                        CLKOUT will be LOW.

                        The duty cycle of the selected clock is not controlled. However, due to the nature of the
                        clock generation, all clock frequencies except 32.768 kHz have a duty cycle of 50 : 50.

                        The STOP bit function can also affect the CLKOUT signal, depending on the selected
                        frequency. When the STOP bit is set logic 1, the CLKOUT pin generates a continuous
                        LOW for those frequencies that can be stopped. For more details of the STOP bit function,
                        see Section 8.2.1.2.

                        Table 11.     CLKOUT frequency selection
                        COF[2:0]             CLKOUT frequency (Hz) Typical duty cycle[1]                                      Effect of STOP bit
                        000[2]               32768                                             60 : 40 to 40 : 60             no effect
                        001                  16384                                             50 : 50                        no effect
                        010                  8192                                              50 : 50                        no effect
                        011                  4096                                              50 : 50                        CLKOUT = LOW
                        100                  2048                                              50 : 50                        CLKOUT = LOW
                        101                  1024                                              50 : 50                        CLKOUT = LOW
                        110                  1[3]                                              50 : 50                        CLKOUT = LOW
                        111                  CLKOUT = LOW                                      -                              -

                        [1]   Duty cycle definition: % HIGH-level time : % LOW-level time.
                        [2]   Default values: The duty cycle of the CLKOUT when outputting 32,768 Hz could change from 60:40 to
                              40:60 depending on the detector since the 32,768 Hz is derived from the oscillator output which is not
                              perfect. It could change from device to device and it depends on the silicon diffusion. There is nothing that
                              can be done from outside the chip to influence the duty cycle.
                        [3]   1 Hz clock pulses are affected by offset correction pulses.




PCF85063A                                   All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                      Rev. 6 ‚Äî 18 November 2015                                                                               16 of 65
NXP Semiconductors                                                                                                                PCF85063A
                                                             Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                8.2.3 Register Offset
                      The PCF85063A incorporates an offset register (address 02h) which can be used to
                      implement several functions, such as:

                          ‚Ä¢ Accuracy tuning
                          ‚Ä¢ Aging adjustment
                          ‚Ä¢ Temperature compensation
                      Table 12.     Offset - offset register (address 02h) bit description
                      Bit         Symbol                                    Value                           Description
                      7           MODE                                                                      offset mode
                                                                            0[1]                               normal mode: offset is made once every two
                                                                                                               hours
                                                                            1                                  course mode: offset is made every 4 minutes
                      6 to 0      OFFSET[6:0]                               see Table 13                    offset value

                      [1]   Default value.

                      For MODE = 0, each LSB introduces an offset of 4.34 ppm. For MODE = 1, each LSB
                      introduces an offset of 4.069 ppm. The offset value is coded in two‚Äôs complement giving a
                      range of +63 LSB to ÔÄ≠64 LSB.

                      Table 13.     Offset values
                      OFFSET[6:0]                        Offset value in                                Offset value in ppm
                                                         decimal                                        Normal mode                    Fast mode
                                                                                                        MODE = 0                       MODE = 1
                      0111111                            +63                                            +273.420                       +256.347
                      0111110                            +62                                            +269.080                       +252.278
                      :                                  :                                              :                              :
                      0000010                            +2                                             +8.680                         +8.138
                      0000001                            +1                                             +4.340                         +4.069
                      0000000[1]                         0                                              0[1]                           0[1]
                      1111111                            ÔÄ≠1                                             ÔÄ≠4.340                         ÔÄ≠4.069
                      1111110                            ÔÄ≠2                                             ÔÄ≠8.680                         ÔÄ≠8.138
                      :                                  :                                              :                              :
                      1000001                            ÔÄ≠63                                            ÔÄ≠273.420                       ÔÄ≠256.347
                      1000000                            ÔÄ≠64                                            ÔÄ≠277.760                       ÔÄ≠260.416

                      [1]   Default value.

                      The correction is made by adding or subtracting clock correction pulses, thereby changing
                      the period of a single second but not by changing the oscillator frequency.

                      It is possible to monitor when correction pulses are applied. To enable correction interrupt
                      generation, bit CIE (register Control_1) has to be set logic 1. At every correction cycle, a
                      pulse is generated on pin INT. The pulse width depends on the correction mode. If
                      multiple correction pulses are applied, an interrupt pulse is generated for each correction
                      pulse applied.



PCF85063A                                    All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                       Rev. 6 ‚Äî 18 November 2015                                                                                   17 of 65
NXP Semiconductors                                                                                                                 PCF85063A
                                                          Tiny Real-Time Clock/calendar with alarm function and I2C-bus


              8.2.3.1   Correction when MODE = 0
                        The correction is triggered once every two hours and then correction pulses are applied
                        once per minute until the programmed correction values have been implemented.

                        Table 14.      Correction pulses for MODE = 0
                        Correction value                   Update every nth hour Minute                                                 Correction pulses on
                                                                                                                                        INT per minute[1]
                        +1 or ÔÄ≠1                           2                                              00                            1
                        +2 or ÔÄ≠2                           2                                              00 and 01                     1
                        +3 or ÔÄ≠3                           2                                              00, 01, and 02                1
                        :                                  :                                              :                             :
                        +59 or ÔÄ≠59                          2                                             00 to 58                      1
                        +60 or ÔÄ≠60                         2                                              00 to 59                      1
                        +61 or ÔÄ≠61                         2                                              00 to 59                      1
                                                           2nd and next hour                              00                            1
                        +62 or ÔÄ≠62                         2                                              00 to 59                      1
                                                           2nd and next hour                              00 and 01                     1
                        +63 or ÔÄ≠63                         02                                             00 to 59                      1
                                                           2nd and next hour                              00, 01, and 02                1
                        ÔÄ≠64                                02                                             00 to 59                      1
                                                           2nd and next hour                              00, 01, 02, and 03            1

                        [1]    The correction pulses on pin INT are 1‚ÅÑ64 s wide.

                        In MODE = 0, any timer or clock output using a frequency below 64 Hz is affected by the
                        clock correction (see Table 15).

                        Table 15.      Effect of correction pulses on frequencies for MODE = 0
                        Frequency (Hz)                                                                    Effect of correction
                        CLKOUT
                        32768                                                                             no effect
                        16384                                                                             no effect
                        8192                                                                              no effect
                        4096                                                                              no effect
                        2048                                                                              no effect
                        1024                                                                              no effect
                        1                                                                                 affected
                        Timer source clock
                        4096                                                                              no effect
                        64                                                                                no effect
                        1                                                                                 affected
                        1‚ÅÑ                                                                                affected
                          60




PCF85063A                                    All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                       Rev. 6 ‚Äî 18 November 2015                                                                                    18 of 65
NXP Semiconductors                                                                                                                PCF85063A
                                                           Tiny Real-Time Clock/calendar with alarm function and I2C-bus


              8.2.3.2   Correction when MODE = 1
                        The correction is triggered once every four minutes and then correction pulses are applied
                        once per second up to a maximum of 60 pulses. When correction values greater than 60
                        pulses are used, additional correction pulses are made in the 59th second.

                        Clock correction is made more frequently in MODE = 1; however, this can result in higher
                        power consumption.

                        Table 16.         Correction pulses for MODE = 1
                        Correction value                    Update every nth                               Second                     Correction pulses on
                                                            minute                                                                    INT per second[1]
                        +1 or ÔÄ≠1                            2                                              00                         1
                        +2 or ÔÄ≠2                            2                                              00 and 01                  1
                        +3 or ÔÄ≠3                            2                                              00, 01, and 02             1
                        :                                   :                                              :                          :
                        +59 or ÔÄ≠59                           2                                             00 to 58                   1
                        +60 or ÔÄ≠60                          2                                              00 to 59                   1
                        +61 or ÔÄ≠61                          2                                              00 to 58                   1
                                                            2                                              59                         2
                        +62 or ÔÄ≠62                          2                                              00 to 58                   1
                                                            2                                              59                         3
                        +63 or ÔÄ≠63                          2                                              00 to 58                   1
                                                            2                                              59                         4
                        ÔÄ≠64                                 2                                              00 to 58                   1
                                                            2                                              59                         5

                        [1]    The correction pulses on pin INT are 1‚ÅÑ1024 s wide. For multiple pulses, they are repeated at an interval of
                               1‚ÅÑ
                                 512 s.


                        In MODE = 1, any timer source clock using a frequency below 1.024 kHz is also affected
                        by the clock correction (see Table 17).

                        Table 17.         Effect of correction pulses on frequencies for MODE = 1
                        Frequency (Hz)                                                                     Effect of correction
                        CLKOUT
                        32768                                                                              no effect
                        16384                                                                              no effect
                        8192                                                                               no effect
                        4096                                                                               no effect
                        2048                                                                               no effect
                        1024                                                                               no effect
                        1                                                                                  affected
                        Timer source clock
                        4096                                                                               no effect
                        64                                                                                 affected
                        1                                                                                  affected
                        1‚ÅÑ                                                                                 affected
                          60


PCF85063A                                     All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                        Rev. 6 ‚Äî 18 November 2015                                                                                 19 of 65
NXP Semiconductors                                                                                                                 PCF85063A
                                                    Tiny Real-Time Clock/calendar with alarm function and I2C-bus


              8.2.3.3   Offset calibration workflow
                        The calibration offset has to be calculated based on the time. Figure 11 shows the
                        workflow how the offset register values can be calculated:



                                           0HDVXUHWKHIUHTXHQF\RQSLQ&/.287                              VDPSOHFDOFXODWLRQ

                                                                    IPHDV                                    +]




                                                            &RQYHUWWRWLPH

                                                            WPHDV IPHDV                                ¬óV




                                              &DOFXODWHWKHGLIIHUHQFHWRWKHLGHDO
                                                    SHULRGRI

                                                     'PHDV WPHDV                               ¬óV



                                            &DOFXODWHWKHSSPGHYLDWLRQFRPSDUHG
                                                   WRWKHPHDVXUHGYDOXH

                                               (SSP √Æ'PHDVWPHDV                               SSP



                                               &DOFXODWHWKHRIIVHWUHJLVWHUYDOXH

                                                      0RGH  ORZSRZHU 
                                                     2IIVHWYDOXH (SSP                                   FRUUHFWLRQSXOVHV
                                                                                                                        DUHQHHGHG
                                                    0RGH  IDVWFRUUHFWLRQ
                                                    2IIVHWYDOXH (SSP                                   FRUUHFWLRQSXOVHV
                                                                                                                        DUHQHHGHG

                                                                                                                                    DDD


                         Fig 11. Offset calibration calculation workflow




PCF85063A                              All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                 Rev. 6 ‚Äî 18 November 2015                                                                                         20 of 65
NXP Semiconductors                                                                                                                          PCF85063A
                                                               Tiny Real-Time Clock/calendar with alarm function and I2C-bus



                                                                                                                           




                                                                                                                           




                                                                            



                                                                                                                                                     

                                                 GHYLDWLRQDIWHU                GHYLDWLRQDIWHU                                                  PHDVXUHGFDOFXODWHG
                                                 FRUUHFWLRQLQ                FRUUHFWLRQLQ                                                 GHYLDWLRQSSP
                                                    02'(                        02'( 
                                                  SSP                  SSP                                                                        DDD


                                         With the offset calibration an accuracy of ÔÇ±2 ppm (0.5 ÔÇ¥ offset per LSB) can be reached (see
                                         Table 13).
                                         ÔÇ±1 ppm corresponds to a time deviation of 0.0864 seconds per day.
                                  (1) 3 correction pulses in MODE = 0 correspond to ÔÄ≠13.02 ppm.
                                  (2) 4 correction pulses in MODE = 1 correspond to ÔÄ≠16.276 ppm.
                                  (3) Reachable accuracy zone.
                           Fig 12. Result of offset calibration

                8.2.4 Register RAM_byte
                         The PCF85063A provides a free RAM byte, which can be used for any purpose, for
                         example, status byte of the system.

                         Table 18.        RAM_byte - 8-bit RAM register (address 03h) bit description
                         Bit            Symbol                                   Value                         Description
                         7 to 0         B[7:0]                                   00000000[1] to                RAM content
                                                                                 11111111

                         [1]   Default value.


                     8.3 Time and date registers
                         Most of the registers are coded in the BCD format to simplify application use.

                8.3.1 Register Seconds
                         Table 19.        Seconds - seconds register (address 04h) bit description
                         Bit            Symbol                                   Value                         Place value Description
                         7              OS                                                                                         oscillator stop
                                                                                 0                             -                     clock integrity is guaranteed
                                                                                 1[1]                          -                     clock integrity is not
                                                                                                                                     guaranteed; oscillator has
                                                                                                                                     stopped or has been
                                                                                                                                     interrupted
                         6 to 4         SECONDS                                  0[1] to 5                     ten‚Äôs place         actual seconds coded in BCD
                         3 to 0                                                  0[1] to 9                     unit place          format, see Table 20

                         [1]   Default value.
PCF85063A                                         All information provided in this document is subject to legal disclaimers.            ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                             Rev. 6 ‚Äî 18 November 2015                                                                                       21 of 65
NXP Semiconductors                                                                                                                            PCF85063A
                                                              Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                        Table 20.           Seconds coded in BCD format
                        Seconds value in                Upper-digit (ten‚Äôs place)                                      Digit (unit place)
                        decimal                         Bit 6                Bit 5                Bit 4                Bit 3          Bit 2             Bit 1              Bit 0
                        00[1]                           0                    0                    0                    0              0                 0                  0
                        01                              0                    0                    0                    0              0                 0                  1
                        02                              0                    0                    0                    0              0                 1                  0
                        :                               :                    :                    :                    :              :                 :                  :
                        09                              0                    0                    0                    1              0                 0                  1
                        10                              0                    0                    1                    0              0                 0                  0
                        :                               :                    :                    :                    :              :                 :                  :
                        58                              1                    0                    1                    1              0                 0                  0
                        59                              1                    0                    1                    1              0                 0                  1

                        [1]     Default value.

              8.3.1.1   OS: Oscillator stop
                        When the oscillator of the PCF85063A is stopped, the OS flag is set. The oscillator can be
                        stopped, for example, by connecting one of the oscillator pins OSCI or OSCO to ground.
                        The oscillator is considered to be stopped during the time between power-on and stable
                        crystal resonance. This time can be in the range of 200 ms to 2 s depending on crystal
                        type, temperature, and supply voltage.

                        The flag remains set until cleared by command (see Figure 13). If the flag cannot be
                        cleared, then the oscillator is not running. This method can be used to monitor the
                        oscillator and to determine if the supply voltage has reduced to the point where oscillation
                        fails.


                                                  26 DQGIODJFDQQRWEHFOHDUHG                                 26 DQGIODJFDQEHFOHDUHG


                                    9''



                              RVFLOODWLRQ



                                                                                                                                                                  26IODJVHWZKHQ
                                26IODJ                                                                                                                           RVFLOODWLRQVWRSV
                                                                                                                              26IODJFOHDUHG
                                                                                                                               E\VRIWZDUH
                                                                                                                                                                               W
                                                                                                           RVFLOODWLRQQRZVWDEOH                                         DDD


                            Fig 13. OS flag




PCF85063A                                        All information provided in this document is subject to legal disclaimers.               ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                           Rev. 6 ‚Äî 18 November 2015                                                                                             22 of 65
NXP Semiconductors                                                                                                                PCF85063A
                                                          Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                8.3.2 Register Minutes
                      Table 21.       Minutes - minutes register (address 05h) bit description
                      Bit         Symbol                                    Value                         Place value Description
                      7           -                                         0                             -               unused
                      6 to 4      MINUTES                                   0[1] to 5                     ten‚Äôs place     actual minutes coded in BCD
                      3 to 0                                                0[1] to 9                     unit place      format

                      [1]   Default value.

                8.3.3 Register Hours
                      Table 22.       Hours - hours register (address 06h) bit description
                      Bit         Symbol                                    Value                         Place value Description
                      7 to 6      -                                         00                            -               unused
                      12-hour mode[1]
                      5           AMPM                                                                                    AM/PM indicator
                                                                            0[2]                          -                 AM
                                                                            1                             -                 PM
                      4           HOURS                                     0[2] to 1                     ten‚Äôs place     actual hours in 12-hour mode
                      3 to 0                                                0[2] to 9                     unit place      coded in BCD format

                      24-hour mode[1]
                      5 to 4      HOURS                                     0[2] to 2                     ten‚Äôs place     actual hours in 24-hour mode
                      3 to 0                                                0[2] to 9                     unit place      coded in BCD format

                      [1]   Hour mode is set by the 12_24 bit in register Control_1.
                      [2]   Default value.

                8.3.4 Register Days
                      Table 23.       Days - days register (address 07h) bit description
                      Bit         Symbol                                    Value                         Place value Description
                      7 to 6      -                                         00                            -               unused
                      5 to 4      DAYS[1]                                   0[2] to 3                     ten‚Äôs place     actual day coded in BCD format
                      3 to 0                                                0[3] to 9                     unit place

                      [1]   If the year counter contains a value, which is exactly divisible by 4 (including the year 00), the PCF85063A
                            compensates for leap years by adding a 29th day to February.
                      [2]   Default value.
                      [3]   Default value is 1.

                8.3.5 Register Weekdays
                      Table 24.       Weekdays - weekdays register (address 08h) bit description
                      Bit         Symbol                                    Value                         Description
                      7 to 3      -                                         00000                         unused
                      2 to 0      WEEKDAYS                                  0 to 6                        actual weekday values, see Table 25




PCF85063A                                    All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                       Rev. 6 ‚Äî 18 November 2015                                                                                   23 of 65
NXP Semiconductors                                                                                                                  PCF85063A
                                                          Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                      Table 25.       Weekday assignments
                      Day[1]                               Bit
                                                           2                                              1                              0
                      Sunday                               0                                              0                              0
                      Monday                               0                                              0                              1
                      Tuesday                              0                                              1                              0
                      Wednesday                            0                                              1                              1
                      Thursday                             1                                              0                              0
                      Friday                               1                                              0                              1
                      Saturday[2]                          1                                              1                              0

                      [1]    Definition may be reassigned by the user.
                      [2]   Default value.

                8.3.6 Register Months
                      Table 26.       Months - months register (address 09h) bit description
                      Bit         Symbol                                    Value                         Place value Description
                      7 to 5      -                                         000                           -               unused
                      4           MONTHS                                    0 to 1                        ten‚Äôs place     actual month coded in BCD
                      3 to 0                                                0 to 9                        unit place      format, see Table 27


                      Table 27.       Month assignments in BCD format
                      Month                  Upper-digit                   Digit (unit place)
                                             (ten‚Äôs place)
                                             Bit 4                         Bit 3                          Bit 2             Bit 1                       Bit 0
                      January[1]             0                             0                              0                 0                           1
                      February               0                             0                              0                 1                           0
                      March                  0                             0                              0                 1                           1
                      April                  0                             0                              1                 0                           0
                      May                    0                             0                              1                 0                           1
                      June                   0                             0                              1                 1                           0
                      July                   0                             0                              1                 1                           1
                      August                 0                             1                              0                 0                           0
                      September              0                             1                              0                 0                           1
                      October                1                             0                              0                 0                           0
                      November               1                             0                              0                 0                           1
                      December               1                             0                              0                 1                           0

                      [1]   Default value.




PCF85063A                                    All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                       Rev. 6 ‚Äî 18 November 2015                                                                                     24 of 65
NXP Semiconductors                                                                                                                   PCF85063A
                                                             Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                8.3.7 Register Years
                         Table 28.     Years - years register (0Ah) bit description
                         Bit         Symbol                                    Value                         Place value Description
                         7 to 4      YEARS                                     0[1] to 9                     ten‚Äôs place     actual year coded in BCD format
                         3 to 0                                                0[1] to 9                     unit place

                         [1]   Default value.


                     8.4 Setting and reading the time
                         Figure 14 shows the data flow and data dependencies starting from the 1 Hz clock tick.


                                                                                                         +]WLFN


                                                                                                        6(&21'6



                                                                                                        0,187(6



                                                              BKRXUPRGH                             +2856



                                                                /($3<($5
                                                                                                           '$<6              :((.'$<
                                                               &$/&8/$7,21




                                                                                                         0217+6



                                                                                                          <($56
                                                                                                                                DDD


                           Fig 14. Data flow for the time function

                         During read/write operations, the time counting circuits (memory locations 04h through
                         0Ah) are blocked.

                         The blocking prevents

                           ‚Ä¢ Faulty reading of the clock and calendar during a carry condition
                           ‚Ä¢ Incrementing the time registers during the read cycle
                         After this read/write access is completed, the time circuit is released again and any
                         pending request to increment the time counters that occurred during the read/write access
                         is serviced. A maximum of 1 request can be stored; therefore, all accesses must be
                         completed within 1 second (see Figure 15).




PCF85063A                                       All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                          Rev. 6 ‚Äî 18 November 2015                                                                                   25 of 65
NXP Semiconductors                                                                                                                             PCF85063A
                                                             Tiny Real-Time Clock/calendar with alarm function and I2C-bus




                                                                                                                               WV


                                            67$57               6/$9($''5(66                        '$7$                    '$7$                      6723



                                                                                                                                                                DDD


                           Fig 15. Access time for read/write operations

                         Because of this method, it is very important to make a read or write access in one go, that
                         is, setting or reading seconds through to years should be made in one single access.
                         Failing to comply with this method could result in the time becoming corrupted.

                         As an example, if the time (seconds through to hours) is set in one access and then in a
                         second access the date is set, it is possible that the time will increment between the two
                         accesses. A similar problem exists when reading. A roll-over may occur between reads
                         thus giving the minutes from one moment and the hours from the next.

                         Recommended method for reading the time:

                          1. Send a START condition and the slave address (see Table 39 on page 35) for write
                             (A2h)
                          2. Set the address pointer to 4 (Seconds) by sending 04h
                          3. Send a RESTART condition or STOP followed by START
                          4. Send the slave address for read (A3h)
                          5. Read Seconds
                          6. Read Minutes
                          7. Read Hours
                          8. Read Days
                          9. Read Weekdays
                         10. Read Months
                         11. Read Years
                         12. Send a STOP condition

                     8.5 Alarm registers

                8.5.1 Register Second_alarm
                         Table 29.     Second_alarm - second alarm register (address 0Bh) bit description
                         Bit         Symbol                                    Value                         Place value Description
                         7           AEN_S                                                                                          second alarm
                                                                               0                             -                           enabled
                                                                               1[1]                          -                           disabled
                         6 to 4      SECOND_ALARM                              0[1] to 5                     ten‚Äôs place            second alarm information
                         3 to 0                                                0[1] to 9                     unit place             coded in BCD format

                         [1]   Default value.



PCF85063A                                       All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                          Rev. 6 ‚Äî 18 November 2015                                                                                             26 of 65
NXP Semiconductors                                                                                                                PCF85063A
                                                          Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                8.5.2 Register Minute_alarm
                      Table 30.       Minute_alarm - minute alarm register (address 0Ch) bit description
                      Bit         Symbol                                    Value                         Place value Description
                      7           AEN_M                                                                                   minute alarm
                                                                            0                             -                 enabled
                                                                            1[1]                          -                 disabled
                      6 to 4      MINUTE_ALARM                              0[1] to 5                     ten‚Äôs place     minute alarm information coded
                      3 to 0                                                0[1] to 9                     unit place      in BCD format

                      [1]   Default value.

                8.5.3 Register Hour_alarm
                      Table 31.       Hour_alarm - hour alarm register (address 0Dh) bit description
                      Bit         Symbol                                    Value                         Place value Description
                      7           AEN_H                                                                                   hour alarm
                                                                            0                             -                 enabled
                                                                            1[1]                          -                 disabled
                      6           -                                         0                             -               unused
                      12-hour mode[2]
                      5           AMPM                                                                                    AM/PM indicator
                                                                            0[1]                          -                 AM
                                                                            1                             -                 PM
                      4           HOUR_ALARM                                0[1] to 1                     ten‚Äôs place     hour alarm information in
                      3 to 0                                                0[1] to 9                     unit place      12-hour mode coded in BCD
                                                                                                                          format
                      24-hour mode[2]
                      5 to 4      HOUR_ALARM                                0[1] to 2                     ten‚Äôs place     hour alarm information in
                      3 to 0                                                0[1] to 9                     unit place      24-hour mode coded in BCD
                                                                                                                          format

                      [1]   Default value.
                      [2]   Hour mode is set by the 12_24 bit in register Control_1.

                8.5.4 Register Day_alarm
                      Table 32.       Day_alarm - day alarm register (address 0Eh) bit description
                      Bit         Symbol                                    Value                         Place value Description
                      7           AEN_D                                                                                   day alarm
                                                                            0                             -                 enabled
                                                                            1[1]                          -                 disabled
                      6           -                                         0                             -               unused
                      5 to 4      DAY_ALARM                                 0[1] to 3                     ten‚Äôs place     day alarm information coded in
                      3 to 0                                                0[1] to 9                     unit place      BCD format

                      [1]   Default value.




PCF85063A                                    All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                       Rev. 6 ‚Äî 18 November 2015                                                                                   27 of 65
NXP Semiconductors                                                                                                            PCF85063A
                                                          Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                8.5.5 Register Weekday_alarm
                      Table 33.       Weekday_alarm - weekday alarm register (address 0Fh) bit description
                      Bit         Symbol                                    Value                         Description
                      7           AEN_W                                                                   weekday alarm
                                                                            0                                 enabled
                                                                            1[1]                              disabled
                      6 to 3      -                                         0                             unused
                      2 to 0      WEEKDAY_ALARM                             0[1] to 6                     weekday alarm information coded in BCD
                                                                                                          format

                      [1]   Default value.

                8.5.6 Alarm function
                      By clearing the alarm enable bit (AEN_x) of one or more of the alarm registers, the
                      corresponding alarm condition(s) are active. When an alarm occurs, AF is set logic 1. The
                      asserted AF can be used to generate an interrupt (INT). The AF is cleared by command.

                      The registers at addresses 0Bh through 0Fh contain alarm information. When one or
                      more of these registers is loaded with second, minute, hour, day or weekday, and its
                      corresponding AEN_x is logic 0, then that information is compared with the current
                      second, minute, hour, day, and weekday. When all enabled comparisons first match, the
                      alarm flag (AF in register Control_2) is set logic 1.

                      The generation of interrupts from the alarm function is controlled via bit AIE. If bit AIE is
                      enabled, the INT pin follows the condition of bit AF. AF remains set until cleared by
                      command. Once AF has been cleared, it will only be set again when the time increments
                      to match the alarm condition once more. Alarm registers which have their AEN_x bit at
                      logic 1 are ignored.




PCF85063A                                    All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                       Rev. 6 ‚Äî 18 November 2015                                                                               28 of 65
NXP Semiconductors                                                                                                                    PCF85063A
                                                              Tiny Real-Time Clock/calendar with alarm function and I2C-bus




                                                                                                                                       H[DPSOH
                                                 FKHFNQRZVLJQDO
                                                                                                      $(1B6
                                                                                                                                     $(1B6 
                                               6(&21'$/$50

                                                                                                                                                 
                                                6(&21'7,0(                                                                                      

                                                                                                     $(1B0
                                               0,187($/$50


                                                0,187(7,0(

                                                                                                      $(1B+
                                                +285$/$50
                                                                                                                              VHWDODUPIODJ$) 
                                                 +2857,0(

                                                                                                      $(1B'
                                                 '$<$/$50


                                                   '$<7,0(

                                                                                                     $(1B:
                                             :((.'$<$/$50


                                               :((.'$<7,0(
                                                                                                                                                DDD


                                  (1) Only when all enabled alarm settings are matching.
                                       It is only on increment to a matched case that the alarm flag is set.
                           Fig 16. Alarm function block diagram


                     8.6 Timer registers
                         The 8-bit countdown timer at address 10h is controlled by the register Timer_mode at
                         address 11h.

                8.6.1 Register Timer_value
                         Table 34.       Timer_value - timer value register (address 10h) bit description
                         Bit          Symbol                                    Value                         Description
                         7 to 0       T[7:0]                                    0h[1] to                      countdown timer value[2]
                                                                                FFh

                         [1]   Default value.
                                                                                                                              T
                         [2]   Countdown period in seconds: CountdownPeriod = --------------------------------------------------------------- where T is the
                               countdown value.
                                                                              SourceClockFrequency




PCF85063A                                        All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                           Rev. 6 ‚Äî 18 November 2015                                                                                   29 of 65
NXP Semiconductors                                                                                                                    PCF85063A
                                                          Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                8.6.2 Register Timer_mode
                      Table 35.       Timer_mode - timer control register (address 11h) bit description
                      Bit         Symbol                                    Value                         Description
                      7 to 5      -                                         000                           unused
                      4 to 3      TCF[1:0]                                                                timer clock frequency
                                                                            00                                4.096 kHz timer source clock
                                                                            01                                64 Hz timer source clock
                                                                            10                                1 Hz timer source clock
                                                                            11[1]                             1‚ÅÑ Hz timer source clock
                                                                                                                60
                      2           TE                                                                      timer enable
                                                                            0[1]                              timer is disabled
                                                                            1                                 timer is enabled
                      1           TIE                                                                     timer interrupt enable
                                                                            0[1]                              no interrupt generated from timer
                                                                            1                                 interrupt generated from timer
                      0           TI_TP[2]                                                                timer interrupt mode
                                                                            0[1]                              interrupt follows timer flag
                                                                            1                                 interrupt generates a pulse

                      [1]   Default value.
                      [2]   How the setting of TI_TP and the timer flag TF can affect the INT pulse generation is explained in
                            Section 8.2.2.3 on page 15.

                8.6.3 Timer functions
                      The timer has four selectable source clocks allowing for countdown periods in the range
                      from 244 ÔÅ≠s to 4 hours 15 min. For periods longer than 4 hours, the alarm function can be
                      used.

                      Table 36.       Timer clock frequency and timer durations
                      TCF[1:0]         Timer source clock                       Delay
                                       frequency[1]                             Minimum timer duration                        Maximum timer duration
                                                                                T=1                                           T = 255
                      00               4.096 kHz                                244 ÔÅ≠s                                        62.256 ms
                      01               64 Hz                                    15.625 ms                                     3.984 s
                      10               1 Hz[2]                                  1s                                            255 s
                      11               1‚ÅÑ Hz[2]                                 60 s                                          4 hours 15 min
                                         60

                      [1]   When not in use, TCF[1:0] must be set to 1‚ÅÑ60 Hz for power saving.
                      [2]   Time periods can be affected by correction pulses.

                      Remark: Note that all timings which are generated from the 32.768 kHz oscillator are
                      based on the assumption that there is 0 ppm deviation. Deviation in oscillator frequency
                      results in deviation in timings. This is not applicable to interface timing.

                      The timer counts down from a software-loaded 8-bit binary value, T[7:0], in register
                      Timer_value. Loading the counter with 0 stops the timer. Values from 1 to 255 are valid.



PCF85063A                                    All information provided in this document is subject to legal disclaimers.           ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                       Rev. 6 ‚Äî 18 November 2015                                                                                       30 of 65
NXP Semiconductors                                                                                                                      PCF85063A
                                                     Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                     When the counter decrements from 1, the timer flag (bit TF in register Control_2) is set
                     and the counter automatically re-loads and starts the next timer period.


                       FRXQWGRZQYDOXH7     [[         


                         WLPHUVRXUFHFORFN



                        FRXQWGRZQFRXQWHU     [[                                                                                                            



                                       7(



                                       7)


                                      ,17
                                                                                                                          7                               7


                                                                                                       GXUDWLRQRIILUVWWLPHUSHULRGDIWHU
                                                                                                       HQDEOHPD\UDQJHIURP7WR7                         DDD


                                 In this example, it is assumed that the timer flag is cleared before the next countdown period
                                 expires and that the pin INT is set to pulsed mode.
                      Fig 17. General countdown timer behavior

                     If a new value of T is written before the end of the current timer period, then this value
                     takes immediate effect. NXP does not recommend changing T without first disabling the
                     counter by setting bit TE logic 0. The update of T is asynchronous to the timer clock.
                     Therefore changing it without setting bit TE logic 0 may result in a corrupted value loaded
                     into the countdown counter. This results in an undetermined countdown period for the first
                     period. The countdown value T will, however, be correctly stored and correctly loaded on
                     subsequent timer periods.

                     When the TIE flag is set, an interrupt signal on INT is generated if this mode is enabled.
                     See Section 8.2.2 for details on how the interrupt can be controlled.

                     When starting the timer for the first time, the first period has an uncertainty. The
                     uncertainty is a result of the enable instruction being generated from the interface clock
                     which is asynchronous from the timer source clock. Subsequent timer periods do not have
                     such delay. The amount of delay for the first timer period depends on the chosen source
                     clock, see Table 37.

                     Table 37.    First period delay for timer counter value T
                     Timer source clock                               Minimum timer period                                     Maximum timer period
                     4.096 kHz                                        T                                                        T+1
                     64 Hz                                            T                                                        T+1
                     1 Hz                                                               1                                                1
                                                                      ÔÄ® T ‚Äì 1 ÔÄ© + --------------                               T + --------------
                                                                                  64 Hz                                            64 Hz
                     1‚ÅÑ Hz
                       60                                                               1                                                1
                                                                      ÔÄ® T ‚Äì 1 ÔÄ© + --------------                               T + --------------
                                                                                  64 Hz                                            64 Hz




PCF85063A                               All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                  Rev. 6 ‚Äî 18 November 2015                                                                                             31 of 65
NXP Semiconductors                                                                                                              PCF85063A
                                                         Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                        At the end of every countdown, the timer sets the countdown timer flag (bit TF in register
                        Control_2). Bit TF can only be cleared by command. The asserted bit TF can be used to
                        generate an interrupt at pin INT. The interrupt may be generated as a pulsed signal every
                        countdown period or as a permanently active signal which follows the condition of bit TF.
                        Bit TI_TP is used to control this mode selection and the interrupt output may be disabled
                        with bit TIE, see Table 35 and Figure 17.

                        When reading the timer, the current countdown value is returned and not the initial
                        value T. Since it is not possible to freeze the countdown timer counter during read back, it
                        is recommended to read the register twice and check for consistent results.

                        Timer source clock frequency selection of 1 Hz and 1‚ÅÑ60 Hz is affected by the Offset
                        register. The duration of a program period varies according to when the offset is initiated.
                        For example, if a 100 s timer is set using the 1 Hz clock as source, then some 100 s
                        periods will contain correction pulses and therefore be longer or shorter depending on the
                        setting of the Offset register. See Section 8.2.3 to understand the operation of the Offset
                        register.

              8.6.3.1   Countdown timer interrupts
                        The pulse generator for the countdown timer interrupt uses an internal clock and is
                        dependent on the selected source clock for the countdown timer and on the countdown
                        value T. As a consequence, the width of the interrupt pulse varies (see Table 38).

                        Table 38. INT operation
                        TF and INT become active simultaneously.
                        Source clock (Hz)                                 INT period (s)
                                                                          T = 1[1]                                       T > 1[1]
                        4096                                              1‚ÅÑ                                             1‚ÅÑ
                                                                            8192                                           4096
                        64                                                1‚ÅÑ                                             1‚ÅÑ
                                                                            128                                            64
                        1                                                 1‚ÅÑ                                             1‚ÅÑ
                                                                            64                                             64
                        1‚ÅÑ                                                1‚ÅÑ                                             1‚ÅÑ
                          60                                                64                                             64

                        [1]    T = loaded countdown value. Timer stops when T = 0.




PCF85063A                                   All information provided in this document is subject to legal disclaimers.      ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                      Rev. 6 ‚Äî 18 November 2015                                                                                  32 of 65
NXP Semiconductors                                                                                                        PCF85063A
                                                      Tiny Real-Time Clock/calendar with alarm function and I2C-bus


9. Characteristics of the I2C-bus interface
                         The I2C-bus is for bidirectional, two-line communication between different ICs or modules.
                         The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must
                         be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only
                         when the bus is not busy.

                     9.1 Bit transfer
                         One data bit is transferred during each clock pulse. The data on the SDA line must remain
                         stable during the HIGH period of the clock pulse, as changes in the data line at this time
                         are interpreted as a control signal (see Figure 18).



                                             6'$



                                             6&/


                                                                               GDWDOLQH              FKDQJH
                                                                                VWDEOH               RIGDWD
                                                                               GDWDYDOLG              DOORZHG                PEF


                          Fig 18. Bit transfer


                     9.2 START and STOP conditions
                         Both data and clock lines remain HIGH when the bus is not busy.

                         A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START
                         condition - S.

                         A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
                         condition - P (see Figure 19).



                               6'$                                                                                                                     6'$



                               6&/                                                                                                                      6&/
                                                 6                                                                             3

                                        67$57FRQGLWLRQ                                                               6723FRQGLWLRQ
                                                                                                                                                   PEF


                          Fig 19. Definition of START and STOP conditions


                     9.3 System configuration
                         A device generating a message is a transmitter; a device receiving a message is a
                         receiver. The device that controls the message is the master; and the devices which are
                         controlled by the master are the slaves (see Figure 20).




PCF85063A                                All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                   Rev. 6 ‚Äî 18 November 2015                                                                               33 of 65
NXP Semiconductors                                                                                                                   PCF85063A
                                                         Tiny Real-Time Clock/calendar with alarm function and I2C-bus




                                       0$67(5                                                   6/$9(                                           0$67(5
                                                                    6/$9(                                                 0$67(5
                                    75$160,77(5                                             75$160,77(5                                    75$160,77(5
                                                                   5(&(,9(5                                              75$160,77(5
                                      5(&(,9(5                                                  5(&(,9(5                                         5(&(,9(5

                             6'$

                             6&/
                                                                                                                                                                PJD


                         Fig 20. System configuration


                     9.4 Acknowledge
                        The number of data bytes transferred between the START and STOP conditions from
                        transmitter to receiver is unlimited. Each byte of 8 bits is followed by an acknowledge
                        cycle.

                         ‚Ä¢ A slave receiver, which is addressed, must generate an acknowledge after the
                            reception of each byte
                         ‚Ä¢ Also a master receiver must generate an acknowledge after the reception of each
                            byte that has been clocked out of the slave transmitter
                         ‚Ä¢ The device that acknowledges must pull-down the SDA line during the acknowledge
                            clock pulse, so that the SDA line is stable LOW during the HIGH period of the
                            acknowledge related clock pulse (set-up and hold times must be considered)
                         ‚Ä¢ A master receiver must signal an end of data to the transmitter by not generating an
                            acknowledge on the last byte that has been clocked out of the slave. In this event, the
                            transmitter must leave the data line HIGH to enable the master to generate a STOP
                            condition

                        Acknowledgement on the I2C-bus is shown in Figure 21.



                                 GDWDRXWSXW
                               E\WUDQVPLWWHU

                                                                                                                            QRWDFNQRZOHGJH
                                   GDWDRXWSXW
                                   E\UHFHLYHU
                                                                                                                               DFNQRZOHGJH

                                    6&/IURP
                                                                                                                                                    
                                      PDVWHU
                                                           6
                                                                                                                                             FORFNSXOVHIRU
                                                      67$57
                                                                                                                                           DFNQRZOHGJHPHQW
                                                     FRQGLWLRQ
                                                                                                                                                            PEF


                         Fig 21. Acknowledgement on the I2C-bus




PCF85063A                                   All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                      Rev. 6 ‚Äî 18 November 2015                                                                                      34 of 65
NXP Semiconductors                                                                                                                             PCF85063A
                                                             Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                     9.5 I2C-bus protocol

                9.5.1 Addressing
                         One I2C-bus slave address (1010001) is reserved for the PCF85063A. The entire I2C-bus
                         slave address byte is shown in Table 39.

                         Table 39.     I2C slave address byte
                                       Slave address
                         Bit           7                 6                     5                   4                   3               2                 1                  0
                                       MSB                                                                                                                                  LSB
                                       1                 0                     1                   0                   0               0                 1                  R/W

                         After a START condition, the I2C slave address has to be sent to the PCF85063A device.

                         The R/W bit defines the direction of the following single or multiple byte data transfer
                         (R/W = 0 for writing, R/W = 1 for reading). For the format and the timing of the START
                         condition (S), the STOP condition (P) and the acknowledge bit (A) refer to the I2C-bus
                         characteristics (see Ref. 16 ‚ÄúUM10204‚Äù). In the write mode, a data transfer is terminated
                         by sending either the STOP condition or the START condition of the next data transfer.

                9.5.2 Clock and calendar READ or WRITE cycles
                         The I2C-bus configuration for the different PCF85063A READ and WRITE cycles is shown
                         in Figure 22 and Figure 23. The register address is a 5-bit value that defines which
                         register is to be accessed next. The upper 3 bits of the register address are not used.


                                                                                  DFNQRZOHGJH                                   DFNQRZOHGJH                        DFNQRZOHGJH
                                                                               IURP3&)$                                IURP3&)$                     IURP3&)$


                               6                                                   $                                       $                                       $     36

                                           VODYHDGGUHVV                       ZULWHELW               UHJLVWHUDGGUHVV                           WRQ                       67$57
                                                                                                          KWRK                            GDWDE\WHV                      6723

                                                                                                                                                                             DDD


                          Fig 22. Master transmits to slave receiver (WRITE mode)




PCF85063A                                       All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                          Rev. 6 ‚Äî 18 November 2015                                                                                             35 of 65
NXP Semiconductors                                                                                                                           PCF85063A
                                                               Tiny Real-Time Clock/calendar with alarm function and I2C-bus



                                                     DFNQRZOHGJH                                  DFNQRZOHGJH
                                                  IURP3&)$                               IURP3&)$

                                                                                                                                                                VHWUHJLVWHU
             6                                        $                                           $       3
                                                                                                                                                                DGGUHVV

                          VODYHDGGUHVV           ZULWHELW              UHJLVWHUDGGUHVV                     6723
                                                                            KWRK



                                                     DFNQRZOHGJH                                  DFNQRZOHGJH
                                                  IURP3&)$                                  IURPPDVWHU                        QRDFNQRZOHGJH

                                                                                                                                                                UHDGUHJLVWHU
             6                                        $             '$7$%<7(                     $           /$67'$7$%<7(         $      3
                                                                                                                                                                GDWD

                          VODYHDGGUHVV           UHDGELW              WRQGDWDE\WHV

                                                                                        DXWRLQFUHPHQW                            DXWRLQFUHPHQW
                                                                                     PHPRU\UHJLVWHUDGGUHVV                   PHPRU\UHJLVWHUDGGUHVV           DDD


            For multimaster configurations and to fasten the communication, the STOP-START sequence can be replaced by a repeated
            START (Sr).
 Fig 23. Master reads after setting register address (write register address; READ data)




PCF85063A                                         All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                            Rev. 6 ‚Äî 18 November 2015                                                                                         36 of 65
NXP Semiconductors                                                                                                               PCF85063A
                                                Tiny Real-Time Clock/calendar with alarm function and I2C-bus


10. Internal circuitry


                                                                                    3&)$


                                                                                                                             9''
                                                 26&,
                                                                                                                             &/.287
                                               26&2

                                              &/.2(
                                                                                                                             6&/
                                                    ,17
                                                                                                                             6'$
                                                   966




                                                                                                                DDD


                     Fig 24. Device diode protection diagram of PCF85063A


11. Safety notes

CAUTION
                        This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling
                        electrostatic sensitive devices.
                        Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or
                        equivalent standards.




PCF85063A                          All information provided in this document is subject to legal disclaimers.                ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                             Rev. 6 ‚Äî 18 November 2015                                                                                            37 of 65
NXP Semiconductors                                                                                                               PCF85063A
                                                       Tiny Real-Time Clock/calendar with alarm function and I2C-bus


12. Limiting values
                     Table 40. Limiting values
                     In accordance with the Absolute Maximum Rating System (IEC 60134).
                     Symbol        Parameter                                Conditions                                       Min                 Max                  Unit
                     VDD           supply voltage                                                                            ÔÄ≠0.5                +6.5                 V
                     IDD           supply current                                                                            ÔÄ≠50                 +50                  mA
                     VI            input voltage                            on pins SCL, SDA, OSCI,                          ÔÄ≠0.5                +6.5                 V
                                                                            CLKOE
                     VO            output voltage                                                                            ÔÄ≠0.5                +6.5                 V
                     II            input current                            at any input                                     ÔÄ≠10                 +10                  mA
                     IO            output current                           at any output                                    ÔÄ≠10                 +10                  mA
                     Ptot          total power dissipation                                                                   -                   300                  mW
                     VESD          electrostatic discharge                  HBM                                        [1]   -                   ÔÇ±5000                V
                                   voltage                                  CDM                                        [2]

                                                                                PCF85063ATL                                  -                   ÔÇ±1750                V
                                                                                PCF85063AT                                   -                   ÔÇ±2000                V
                                                                                PCF85063ATT                                  -                   ÔÇ±2000                V
                     Ilu           latch-up current                                                                    [3]   -                   200                  mA
                     Tstg          storage temperature                                                                 [4]   ÔÄ≠65                 +150                 ÔÇ∞C
                     Tamb          ambient temperature                      operating device                                 ÔÄ≠40                 +85                  ÔÇ∞C

                     [1]    Pass level; Human Body Model (HBM) according to Ref. 7 ‚ÄúJESD22-A114‚Äù.
                     [2]    Pass level; Charged-Device Model (CDM), according to Ref. 8 ‚ÄúJESD22-C101‚Äù.
                     [3]    Pass level; latch-up testing, according to Ref. 9 ‚ÄúJESD78‚Äù at maximum ambient temperature (Tamb(max)).
                     [4]    According to the store and transport requirements (see Ref. 18 ‚ÄúUM10569‚Äù) the devices have to be stored
                            at a temperature of +8 ÔÇ∞C to +45 ÔÇ∞C and a humidity of 25 % to 75 %.




PCF85063A                                 All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                    Rev. 6 ‚Äî 18 November 2015                                                                                     38 of 65
NXP Semiconductors                                                                                                               PCF85063A
                                                       Tiny Real-Time Clock/calendar with alarm function and I2C-bus


13. Characteristics
Table 41. Static characteristics
VDD = 0.9 V to 5.5 V; VSS = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; fosc = 32.768 kHz; quartz Rs = 60 kÔÅó; CL = 7 pF; unless otherwise
specified.
Symbol       Parameter                              Conditions                                               Min       Typ                  Max                   Unit
Supplies
VDD          supply voltage                         interface inactive;                               [1]    0.9       -                    5.5                   V
                                                    fSCL = 0 Hz
                                                    interface active;                                 [2]    1.8       -                    5.5                   V
                                                    fSCL = 400 kHz
IDD          supply current                         CLKOUT disabled;                                  [3]

                                                    VDD = 3.3 V
                                                         interface inactive;
                                                         fSCL = 0 Hz
                                                             Tamb = 25 ÔÇ∞C                                    -         220                  450                   nA
                                                             Tamb = 50 ÔÇ∞C                             [4]    -         250                  500                   nA
                                                             Tamb = 85 ÔÇ∞C                                    -         470                  600                   nA
                                                         interface active;                                   -         18                   50                    ÔÅ≠A
                                                         fSCL = 400 kHz
Inputs[5]
VI           input voltage                                                                                   ÔÄ≠0.5      -                    +5.5                  V
VIL          LOW-level input voltage                                                                         ÔÄ≠0.5      -                    +0.3VDD               V
VIH          HIGH-level input voltage                                                                        0.7VDD    -                    5.5                   V
ILI          input leakage current                  VI = VSS or VDD                                          -         0                    -                     ÔÅ≠A
                                                         post ESD event                                      ÔÄ≠0.15     -                    +0.15                 ÔÅ≠A
Ci           input capacitance                                                                        [6]    -         -                    7                     pF
Outputs
VOH          HIGH-level output voltage              on pin CLKOUT                                            0.8VDD    -                    VDD                   V
VOL          LOW-level output voltage               on pins SDA, INT,                                        VSS       -                    0.2VDD                V
                                                    CLKOUT
IOH          HIGH-level output current              output source current;                                   1         3                    -                     mA
                                                    VOH = 2.9 V;
                                                    VDD = 3.3 V;
                                                    on pin CLKOUT
IOL          LOW-level output current               output sink current;
                                                    VOL = 0.4 V;
                                                    VDD = 3.3 V
                                                         on pin SDA                                          3         8.5                  -                     mA
                                                         on pin INT                                          2         6                    -                     mA
                                                         on pin CLKOUT                                       1         3                    -                     mA




PCF85063A                                 All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                    Rev. 6 ‚Äî 18 November 2015                                                                                     39 of 65
NXP Semiconductors                                                                                                                                    PCF85063A
                                                                          Tiny Real-Time Clock/calendar with alarm function and I2C-bus


Table 41. Static characteristics ‚Ä¶continued
VDD = 0.9 V to 5.5 V; VSS = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; fosc = 32.768 kHz; quartz Rs = 60 kÔÅó; CL = 7 pF; unless otherwise
specified.
Symbol            Parameter                                            Conditions                                               Min           Typ                Max                   Unit
Oscillator
ÔÅÑfosc/fosc        relative oscillator frequency                        ÔÅÑVDD = 200 mV;                                           -             0.075              -                     ppm
                  variation                                            Tamb = 25 ÔÇ∞C
CL(itg)           integrated load capacitance                          on pins OSCO, OSCI                                [7]

                                                                            CL = 7 pF                                           4.2           7                  9.8                   pF
                                                                            CL = 12.5 pF                                        7.5           12.5               17.5                  pF
Rs                series resistance                                                                                             -             -                  100                   kÔÅó

[1]   For reliable oscillator start-up at power-on use VDD greater than 1.2 V. If powered up at 0.9 V the oscillator will start but it might be a bit
      slow, especially if at high temperature. Normally the power supply is not 0.9 V at start-up and only comes at the end of battery
      discharge. VDD min of 0.9 V is specified so that the customer can calculate how large a battery or capacitor they need for their
      application. VDD min of 1.2 V or greater is needed to ensure speedy oscillator start-up time.
[2]   400 kHz I2C operation is production tested at 1.8 V. Design methodology allows I2C operation at 1.8 V ÔÄ≠ 5 % (1.71 V) which has been
      verified during product characterization on a limited number of devices.
[3]   Timer source clock = 1‚ÅÑ60 Hz, level of pins SCL and SDA is VDD or VSS.
[4]   Tested on sample basis.
[5]   The I2C-bus interface of PCF85063A is 5 V tolerant.
[6]   Implicit by design.
                                                                                                                                          ÔÄ® C OSCI ÔÉó C OSCO ÔÄ©
[7]   Integrated load capacitance, CL(itg), is a calculation of COSCI and COSCO in series: C L ÔÄ® itg ÔÄ© = -------------------------------------------- .
                                                                                                                                          ÔÄ® C OSCI + C OSCO ÔÄ©



                                                                                                                                                                DDD
                                                    
                                              ,''
                                              ¬ó$

                                                    



                                                    
                                                                                                                   



                                                    


                                                                                                                   
                                                    



                                                     
                                                                                                                                                               
                                                                                                                                                       I6&/ N+]


                                                    Tamb = 25 ÔÇ∞C; CLKOUT disabled.
                                            (1) VDD = 5.0 V.
                                            (2) VDD = 3.3 V.
                                     Fig 25. Typical IDD with respect to fSCL




PCF85063A                                                    All information provided in this document is subject to legal disclaimers.           ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                       Rev. 6 ‚Äî 18 November 2015                                                                                       40 of 65
NXP Semiconductors                                                                                                                 PCF85063A
                                                    Tiny Real-Time Clock/calendar with alarm function and I2C-bus



                                                                                                                                             DDD
                            
                          ,''
                           Q$


                            




                            
                                                                                                        


                                                                                                        
                            




                                
                                                                                                                                         
                                                                                                                             7HPSHUDWXUH ¬û&


                                CL(itg) = 7 pF; CLKOUT disabled.
                         (1) VDD = 5.5 V.
                         (2) VDD = 3.3 V.

                                                                                                                                             DDD
                            
                          ,''
                           Q$

                            



                            


                                                                                                                    
                            
                                                                                                                    



                            



                                
                                                                                                                                         
                                                                                                                             7HPSHUDWXUH ¬û&


                                CL(itg) = 12.5 pF; CLKOUT disabled.
                         (1) VDD = 5.5 V.
                         (2) VDD = 3.3 V.
                     Fig 26. Typical IDD as a function of temperature




PCF85063A                              All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                 Rev. 6 ‚Äî 18 November 2015                                                                                          41 of 65
NXP Semiconductors                                                                                                            PCF85063A
                                                      Tiny Real-Time Clock/calendar with alarm function and I2C-bus



                                                                                                                                        DDD
                                
                          ,''
                          ¬ó$
                                
                                                                                                        
                                                                                                        
                                 
                                                                                                            


                                 

                                                                                                            
                                 


                                 


                                 
                                                                                                                                               
                                                                                                                                     9'' 9


                                Tamb = 25 ÔÇ∞C; fCLKOUT = 32768 Hz.
                         (1) 47 pF CLKOUT load.
                         (2) 22 pF CLKOUT load.

                                                                                                                                        DDD
                              
                          ,''
                           Q$

                             



                                                                                     


                                                                                        
                             



                             



                                 
                                                                                                                                               
                                                                                                                                     9'' 9


                                Tamb = 25 ÔÇ∞C; CLKOUT disabled.
                         (1) CL(itg) = 12.5 pF.
                         (2) CL(itg) = 7 pF.
                     Fig 27. Typical IDD with respect to VDD




PCF85063A                                All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                   Rev. 6 ‚Äî 18 November 2015                                                                                   42 of 65
NXP Semiconductors                                                                                                                         PCF85063A
                                                        Tiny Real-Time Clock/calendar with alarm function and I2C-bus



                                                                                                                                                    DDD
                            
                          ,''
                           Q$
                                                                                                      

                            


                                                                                                      


                            
                                                                                                      

                                                                                                      
                            




                                 
                                                                                                                                                
                                                                                                                                                 56 N¬ü


                                 VDD = 3.3 V; CLKOUT disabled.
                         (1) CL(itg) = 12.5 pF; 50 ÔÇ∞C; maximum value.
                         (2) CL(itg) = 7 pF; 50 ÔÇ∞C; maximum value.
                         (3) CL(itg) = 12.5 pF; 25 ÔÇ∞C; typical value.
                         (4) CL(itg) = 7 pF; 25 ÔÇ∞C; typical value.
                     Fig 28. IDD with respect to quartz RS



                                                                                                                                                    DDD
                                 
                         «ªIRVF
                         SSP


                                




                                 
                                                                                                                                       


                                                                                                                                       

                            




                                 
                                                                                                                                                           
                                                                                                                                                 9'' 9


                                 Tamb = 25 ÔÇ∞C.
                         (1) CL(itg) = 7 pF.
                         (2) CL(itg) = 12.5 pF.
                     Fig 29. Oscillator frequency variation with respect to VDD




PCF85063A                                  All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                     Rev. 6 ‚Äî 18 November 2015                                                                                             43 of 65
NXP Semiconductors                                                                                                                      PCF85063A
                                                                Tiny Real-Time Clock/calendar with alarm function and I2C-bus


Table 42. I2C-bus characteristics
VDD = 1.8 V to 5.5 V; VSS = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; fosc = 32.768 kHz; quartz Rs = 60 kÔÅó; CL = 7 pF; unless otherwise
specified. All timing values are valid within the operating supply voltage and temperature range and referenced to VIL and VIH
with an input voltage swing of VSS to VDD[1].
Symbol           Parameter                   Conditions                                                             Min                 Max                              Unit
Cb               capacitive load for                                                                                -                   400                              pF
                 each bus line
fSCL             SCL clock frequency                                                                          [2]   0                   400                              kHz
tHD;STA          hold time (repeated)                                                                               0.6                 -                                ÔÅ≠s
                 START condition
tSU;STA          set-up time for a                                                                                  0.6                 -                                ÔÅ≠s
                 repeated START
                 condition
tLOW             LOW period of the                                                                                  1.3                 -                                ÔÅ≠s
                 SCL clock
tHIGH            HIGH period of the                                                                                 0.6                 -                                ÔÅ≠s
                 SCL clock
tr               rise time of both SDA                                                                              20                  300                              ns
                 and SCL signals
tf               fall time of both SDA                                                                    [3][4]    20 ÔÇ¥ (VDD / 5.5 V) 300                               ns
                 and SCL signals
tBUF             bus free time between                                                                              1.3                 -                                ÔÅ≠s
                 a STOP and START
                 condition
tSU;DAT          data set-up time                                                                                   100                 -                                ns
tHD;DAT          data hold time                                                                                     0                   -                                ns
tSU;STO          set-up time for STOP                                                                               0.6                 -                                ÔÅ≠s
                 condition
tVD;DAT          data valid time                                                                                    0                   0.9                              ÔÅ≠s
tVD;ACK          data valid                                                                                         0                   0.9                              ÔÅ≠s
                 acknowledge time
tSP              pulse width of spikes                                                                              0                   50                               ns
                 that must be
                 suppressed by the
                 input filter

[1]    A detailed description of the I2C-bus specification is given in Ref. 16 ‚ÄúUM10204‚Äù.
[2]    I2C-bus access time between two STARTs or between a START and a STOP condition to this device must be less than one second.
[3]    A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to bridge
       the undefined region of the falling edge of SCL.
[4]    The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at
       250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines
       without exceeding the maximum specified tf.




PCF85063A                                          All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                             Rev. 6 ‚Äî 18 November 2015                                                                                   44 of 65
NXP Semiconductors                                                                                                                  PCF85063A
                                                  Tiny Real-Time Clock/calendar with alarm function and I2C-bus




                                      67$57                  ELW                                                                            6723
                                                                                       ELW                     ELW   DFNQRZOHGJH
                        SURWRFRO     FRQGLWLRQ               06%                                                                             FRQGLWLRQ
                                                                                        $                        5:           $
                                        6                      $                                                                                 3

                                   W6867$             W/2:       W+,*+
                                                                                      I
                                                                                            6&/

                         6&/

                                    W%8)                                         WI
                                                         WU

                        6'$


                                           W+'67$                             W68'$7            W+''$7             W9''$7           W9'$&.         W68672

                                                                                                                                                            DDD


                     Fig 30. I2C-bus timing diagram; rise and fall times refer to 30 % and 70 %




PCF85063A                            All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                               Rev. 6 ‚Äî 18 November 2015                                                                                             45 of 65
NXP Semiconductors                                                                                                           PCF85063A
                                                     Tiny Real-Time Clock/calendar with alarm function and I2C-bus


14. Application information
                     The data sheet values were obtained using a crystal with an ESR of 60 kÔÅó. If a crystal with
                     an ESR of 70 kÔÅó is used then the power consumption would increase by a few nA and the
                     start-up time will increase slightly.


                                                                                                                                        9''




                                                                                                                     6'$
                                5                                                                                                0$67(5
                                                                                                                                75$160,77(5
                                                                                                                                  5(&(,9(5
                                                                                                                     6&/
                              )       Q)


                                                    9'' &/.2(                 &/.287           ,17
                                                                                                   6&/
                                       26&,
                                                                                                                     9''
                                                               3&)$
                                       26&2
                                                                                                   6'$

                                                                                                                     5          5       5SXOOXSUHVLVWRU
                                                                           966
                                                                                                                                                   WU
                                                                                                                                           5
                                                                                                                                                   &E



                                                                                                          6'$ 6&/
                                                                                                           ,&EXV                                DDD


                               A 1 farad super capacitor combined with a low VF diode can be used as a standby or back-up
                               supply. With the RTC in its minimum power configuration that is, timer off and CLKOUT off, the
                               RTC may operate for weeks.
                          (1) R1 limits the inrush current to the super capacitor at power-on.
                      Fig 31. Application diagram for PCF85063A




PCF85063A                               All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                  Rev. 6 ‚Äî 18 November 2015                                                                                   46 of 65
NXP Semiconductors                                                                                                                                                     PCF85063A
                                                                             Tiny Real-Time Clock/calendar with alarm function and I2C-bus


15. Package outline

  62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                                                                  627




                                                           '                                                                     (                      $
                                                                                                                                                                        ;



                                                                                                  F

                                              \                                                                                 +(                                   Y 0 $


                                        =

                                                                              




                                                                                                                                                  4
                                                                                                          $
                                                                                                                                                       $          $
                                                                                                                 $
                                            SLQLQGH[
                                                                                                                                                                  »ô
                                                                                                                                             /S

                                                                                                                                         /

                                                   H                                 Z 0                                         GHWDLO;
                                                                         ES




                                                                                                                   PP
                                                                                                VFDOH


     ',0(16,216 LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV 
                $
       81,7             $   $          $      ES      F       '        (         H       +(         /        /S          4      Y           Z        \       =       »ô
               PD[
                                                                                                                                                  
        PP                                                                                                                                      
                                                                                                                                                         R
                                                                                                                                          R
       LQFKHV                                                                                                                            
                                                                                                                                   

     1RWHV
     3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG
     3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG


            287/,1(                                                     5()(5(1&(6                                                                   (8523($1
                                                                                                                                                                                      ,668('$7(
            9(56,21               ,(&                        -('(&                         -(,7$                                                352-(&7,21

                                                                                                                                                                                       
            627             (                       06
                                                                                                                                                                                       


Fig 32. Package outline SOT96-1 (SO8) of PCF85063AT

PCF85063A                                                       All information provided in this document is subject to legal disclaimers.                       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                          Rev. 6 ‚Äî 18 November 2015                                                                                                   47 of 65
NXP Semiconductors                                                                                                                                               PCF85063A
                                                                                 Tiny Real-Time Clock/calendar with alarm function and I2C-bus




  ')1SODVWLFWKHUPDOHQKDQFHGH[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGV
  WHUPLQDOVERG\[[PP                                                                                                                                                    627




                                   ;


                                                                '                                %           $




                                                                                                             (                    $
                                                                                                                                         $
                                                                                                                                                                                $


                       WHUPLQDO                                                                                                                    GHWDLO;
                       LQGH[DUHD




                                                                H
                                                                                                                                                                     &
                       WHUPLQDO                                                                    Y           & $ %
                       LQGH[DUHD                    H                       E
                                                                                                     Z           &                            \ &                        \
                                                                                  
                                   /

                                                                                                 N



                                   (K




                                                                                 
                                                                'K


                                                                                                                       PP

     'LPHQVLRQV                                                                                      VFDOH

        8QLW         $     $         $       E        '     'K        (        (K       H         H           N      /       Y        Z      \      \

              PD[                                                                             
      PP      QRP                                                                                       
              PLQ                                                                             
     1RWH
     3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG                                                                                                       VRWBSR

            2XWOLQH                                                          5HIHUHQFHV                                                               (XURSHDQ
                                                                                                                                                                                     ,VVXHGDWH
            YHUVLRQ                     ,(&                     -('(&                          -(,7$                                                  SURMHFWLRQ
                                                                                                                                                                                      
        627                                                                     
                                                                                                                                                                                      

Fig 33. Package outline SOT1197-1 (DFN2626-10) of PCF85063ATL


PCF85063A                                                        All information provided in this document is subject to legal disclaimers.                  ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                             Rev. 6 ‚Äî 18 November 2015                                                                                            48 of 65
NXP Semiconductors                                                                                                                                                   PCF85063A
                                                                                  Tiny Real-Time Clock/calendar with alarm function and I2C-bus



  76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                                                  627




                                                   '                                                                             (                       $
                                                                                                                                                                      ;



                                                                                               F

                                      \                                                                                         +(                                       Y 0 $




                                            =

                                                              




                                                                                                     $                                                    $            $
                                                                                                            $
                                      SLQLQGH[

                                                                                                                                                                      »ô
                                                                                                                                                   /S
                                                                                                                                              /
                                                              
                                                                                                                                     GHWDLO;
                                           H                                 Z 0
                                                          ES




                                                                                                                           PP
                                                                                                 VFDOH


     ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 
                 $
       81,7             $     $            $     ES          F          '    (          H       +(          /        /S         Y        Z         \        =        »ô
                PD[
                                                                                                                                                 ¬É
        PP                                                                                                                               
                                                                                                                                                 ¬É

     1RWHV
     3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
     3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG

            287/,1(                                                            5()(5(1&(6                                                              (8523($1
                                                                                                                                                                                      ,668('$7(
            9(56,21                  ,(&                      -('(&                        -(,7$                                                  352-(&7,21

                                                                                                                                                                                        
            627                                                    
                                                                                                                                                                                        


Fig 34. Package outline SOT505-1 (TSSOP8) of PCF85063ATT




PCF85063A                                                        All information provided in this document is subject to legal disclaimers.                      ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                               Rev. 6 ‚Äî 18 November 2015                                                                                              49 of 65
NXP Semiconductors                                                                                                   PCF85063A
                                                 Tiny Real-Time Clock/calendar with alarm function and I2C-bus


16. Handling information
                     All input and output pins are protected against ElectroStatic Discharge (ESD) under
                     normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that
                     all normal precautions are taken as described in JESD625-A, IEC 61340-5 or equivalent
                     standards.


17. Packing information

                17.1 Tape and reel information
                     For tape and reel packing information, please see for

                     PCF85063AT ‚Äî Ref. 12 ‚ÄúSOT96-1_515‚Äù and Ref. 13 ‚ÄúSOT96-1_518‚Äù
                     PCF85063ATL ‚Äî Ref. 15 ‚ÄúSOT1197-1_115‚Äù
                     PCF85063ATT ‚Äî Ref. 14 ‚ÄúSOT505-1_118‚Äù




PCF85063A                           All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                              Rev. 6 ‚Äî 18 November 2015                                                                               50 of 65
NXP Semiconductors                                                                                                    PCF85063A
                                                  Tiny Real-Time Clock/calendar with alarm function and I2C-bus


18. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                     soldering description‚Äù.

                18.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.

                18.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:

                      ‚Ä¢ Through-hole components
                      ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.

                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.

                     Key characteristics in both wave and reflow soldering are:

                      ‚Ä¢ Board specifications, including the board finish, solder masks and vias
                      ‚Ä¢ Package footprints, including solder thieves and orientation
                      ‚Ä¢ The moisture sensitivity level of the packages
                      ‚Ä¢ Package placement
                      ‚Ä¢ Inspection and repair
                      ‚Ä¢ Lead-free soldering versus SnPb soldering

                18.3 Wave soldering
                     Key characteristics in wave soldering are:

                      ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                         transport, the solder wave parameters, and the time during which components are
                         exposed to the wave
                      ‚Ä¢ Solder bath specifications, including temperature and impurities

PCF85063A                            All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                               Rev. 6 ‚Äî 18 November 2015                                                                               51 of 65
NXP Semiconductors                                                                                                           PCF85063A
                                                   Tiny Real-Time Clock/calendar with alarm function and I2C-bus


                18.4 Reflow soldering
                     Key characteristics in reflow soldering are:

                      ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                         higher minimum peak temperatures (see Figure 35) than a SnPb process, thus
                         reducing the process window
                      ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                         window for a mix of large and small components on one board
                      ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                         heated to the peak temperature) and cooling down. It is imperative that the peak
                         temperature is high enough for the solder to make reliable solder joints (a solder paste
                         characteristic). In addition, the peak temperature must be low enough that the
                         packages and/or boards are not damaged. The peak temperature of the package
                         depends on package thickness and volume and is classified in accordance with
                         Table 43 and 44

                     Table 43.    SnPb eutectic process (from J-STD-020D)
                     Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                             Volume (mm3)
                                                             < 350                                                 ÔÇ≥ 350
                     < 2.5                                   235                                                   220
                     ÔÇ≥ 2.5                                   220                                                   220


                     Table 44.    Lead-free process (from J-STD-020D)
                     Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                             Volume (mm3)
                                                             < 350                                       350 to 2000                 > 2000
                     < 1.6                                   260                                         260                         260
                     1.6 to 2.5                              260                                         250                         245
                     > 2.5                                   250                                         245                         245

                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.

                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 35.




PCF85063A                             All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                Rev. 6 ‚Äî 18 November 2015                                                                                     52 of 65
NXP Semiconductors                                                                                                                  PCF85063A
                                                    Tiny Real-Time Clock/calendar with alarm function and I2C-bus




                                                                  maximum peak temperature
                             temperature                           = MSL limit, damage level




                                                                minimum peak temperature
                                                          = minimum soldering temperature




                                                                                                                                    peak
                                                                                                                                 temperature




                                                                                                                                                             time
                                                                                                                                                     001aac844


                              MSL: Moisture Sensitivity Level
                      Fig 35. Temperature profiles for large and small components

                     For further information on temperature profiles, refer to Application Note AN10365
                     ‚ÄúSurface mount reflow soldering description‚Äù.


19. Footprint information

                                                                                

                                                                                 √Æ



                                                                                                    




                                                                                                                 




                                                                                                   √Æ



                              VROGHUODQGV
                              RFFXSLHGDUHD                SODFHPHQWDFFXUDF\¬ì                                'LPHQVLRQVLQPP                           VRWBIU


                      Fig 36. Footprint information for reflow soldering of SOT96-1 (SO8) of PCF85063AT




PCF85063A                              All information provided in this document is subject to legal disclaimers.               ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                 Rev. 6 ‚Äî 18 November 2015                                                                                           53 of 65
NXP Semiconductors                                                                                                                                          PCF85063A
                                                                             Tiny Real-Time Clock/calendar with alarm function and I2C-bus




  )RRWSULQWLQIRUPDWLRQIRUUHIORZVROGHULQJRI')1SDFNDJH                                                                                                                  627




                                                                                                   +[

                                                                                                   *[

                                                                         '                                 3                               




                                                                                                                                              




                                      +\    $\   *\    %\                                                                                     63\     6/\




                                                                                                                                             Q63\




                                                                                                 Q63[


                                                                                                  63[

                                                                                                  6/[


                                                                              *HQHULFIRRWSULQWSDWWHUQ
                                                               5HIHUWRWKHSDFNDJHRXWOLQHGUDZLQJIRUDFWXDOOD\RXW



                            VROGHUODQG


                            VROGHUSDVWHGHSRVLW


                            VROGHUODQGSOXVVROGHUSDVWH


                            RFFXSLHGDUHD

                            VROGHUUHVLVW


     ',0(16,216LQPP

        3     $\       %\       '          6/[   6/\    63[      63\         *[       *\         +[        +\

                                                                      
                    
     ,VVXHGDWH                                                                                                                                                                     VRWBIU
                    


 Fig 37. Footprint information for reflow soldering of SOT1197-1 (DFN2626-10) of PCF85063ATL




PCF85063A                                                     All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                        Rev. 6 ‚Äî 18 November 2015                                                                                          54 of 65
NXP Semiconductors                                                                                                                  PCF85063A
                                                  Tiny Real-Time Clock/calendar with alarm function and I2C-bus




                                                                                          
                                                                                          
                                                                                            



                                                                                                                        




                                                                                                                  




                                                        



                                                                                                       
                                                                                          



                            VROGHUODQGV                                RFFXSLHGDUHD                             'LPHQVLRQVLQPP                             VRWBIU


                     Fig 38. Footprint information for reflow soldering of SOT505-1 (TSSOP8) of
                             PCF85063ATT




PCF85063A                            All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                               Rev. 6 ‚Äî 18 November 2015                                                                                             55 of 65
                                                                                                                     xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
                                                                                                                     xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
                                                                                                                     xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
                                                                                                                     xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet
                            PCF85063A




                                                                                                                                                                                                                                                                                                                           NXP Semiconductors
                                                                                                         20. Appendix

                                                                                                                         20.1 Real-Time Clock selection
                                                                                                         Table 45.   Selection of Real-Time Clocks
                                                                                                         Type name       Alarm, Timer, Interrupt Interface IDD,         Battery Timestamp,    AEC-Q100    Special features              Packages
                                                                                                                         Watchdog      output              typical (nA) backup tamper input   compliant
                                                                                                         PCF85063TP      -              1            I2C   220        -        -              -           basic functions only, no      HXSON8
                                                                                                                                                                                                          alarm
                                                                                                         PCF85063A       X              1            I2C   220        -        -              -           tiny package                  SO8, DFN2626-10,
                                                                                                                                                                                                                                        TSSOP8
                                                                                                         PCF85063B       X              1            SPI   220        -        -              -           tiny package                  DFN2626-10
                            All information provided in this document is subject to legal disclaimers.




                                                                                                         PCF85263A       X              2            I2C   230        X        X              -           time stamp, battery           SO8, TSSOP10,
                                                                                                                                                                                                          backup, stopwatch 1‚ÅÑ100 s     TSSOP8,
                                                                                                                                                                                                                                        DFN2626-10
Rev. 6 ‚Äî 18 November 2015




                                                                                                                                                                                                                                                           Tiny Real-Time Clock/calendar with alarm function and I2C-bus
                                                                                                         PCF85263B       X              2            SPI   230        X        X              -           time stamp, battery           TSSOP10,
                                                                                                                                                                                                          backup, stopwatch 1‚ÅÑ100s      DFN2626-10
                                                                                                         PCF85363A       X              2            I2C   230        X        X              -           time stamp, battery           TSSOP10, TSSOP8,
                                                                                                                                                                                                          backup, stopwatch 1‚ÅÑ100s,     DFN2626-10
                                                                                                                                                                                                          64 Byte RAM
                                                                                                         PCF85363B       X              2            SPI   230        X        X              -           time stamp, battery           TSSOP10,
                                                                                                                                                                                                          backup, stopwatch 1‚ÅÑ100s,     DFN2626-10
                                                                                                                                                                                                          64 Byte RAM
                                                                                                         PCF2123         X              1            SPI   100        -        -              -           lowest power 100 nA in        TSSOP14, HVQFN16
                                                                                                                                                                                                          operation
                                                                                                         PCF8523         X              2            I2C   150        X        -              -           lowest power 150 nA in        SO8, HVSON8,
                                                                                                                                                                                                          operation, FM+ 1 MHz          TSSOP14, WLCSP
                                                                                                         PCF8563         X              1            I2C   250        -        -              -           -                             SO8, TSSOP8,
                                                                                                                                                                                                                                        HVSON10
                            ¬© NXP Semiconductors N.V. 2015. All rights reserved.




                                                                                                                                                                                                                                                                                                                           PCF85063A
                                                                                                         PCA8565         X              1            I2C   600        -        -              grade 1     high robustness,              TSSOP8, HVSON10
                                                                                                                                                                                                          TambÔÄΩÔÄ†ÔÄ≠40 ÔÇ∞C to 125 ÔÇ∞C
                                                                                                         PCA8565A        X              1            I2C   600        -        -              -           integrated oscillator caps,   WLCSP
                                                                                                                                                                                                          TambÔÄΩÔÄ†ÔÄ≠40 ÔÇ∞C to 125 ÔÇ∞C
                                                                                                         PCF8564A        X              1            I2C   250        -        -              -           integrated oscillator caps    WLCSP
56 of 65
                                                                                                                     xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
                                                                                                                     xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
                                                                                                                     xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
                                                                                                                     xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet                                                                                       Table 45.   Selection of Real-Time Clocks ‚Ä¶continued
                            PCF85063A




                                                                                                                                                                                                                                                                                                                     NXP Semiconductors
                                                                                                         Type name       Alarm, Timer, Interrupt Interface IDD,         Battery Timestamp,    AEC-Q100    Special features         Packages
                                                                                                                         Watchdog      output              typical (nA) backup tamper input   compliant
                                                                                                         PCF2127         X              1          I2C and      500   X        X              -           temperature               SO16
                                                                                                                                                   SPI                                                    compensated, quartz built
                                                                                                                                                                                                          in, calibrated, 512 Byte
                                                                                                                                                                                                          RAM
                                                                                                         PCF2127A        X              1          I2C and      500   X        X              -           temperature               SO20
                                                                                                                                                   SPI                                                    compensated, quartz built
                                                                                                                                                                                                          in, calibrated, 512 Byte
                                                                                                                                                                                                          RAM
                                                                                                         PCF2129         X              1          I2C and      500   X        X              -           temperature               SO16
                                                                                                                                                   SPI                                                    compensated, quartz built
                                                                                                                                                                                                          in, calibrated
                            All information provided in this document is subject to legal disclaimers.




                                                                                                         PCF2129A        X              1          I2C and      500   X        X              -           temperature               SO20
                                                                                                                                                   SPI                                                    compensated, quartz built
Rev. 6 ‚Äî 18 November 2015




                                                                                                                                                                                                          in, calibrated




                                                                                                                                                                                                                                                     Tiny Real-Time Clock/calendar with alarm function and I2C-bus
                                                                                                         PCA2129         X              1          I2C and      500   X        X              grade 3     temperature               SO16
                                                                                                                                                   SPI                                                    compensated, quartz built
                                                                                                                                                                                                          in, calibrated
                                                                                                         PCA21125        X              1          SPI          820   -        -              grade 1     high robustness,         TSSOP14
                                                                                                                                                                                                          TambÔÄΩÔÄ†ÔÄ≠40 ÔÇ∞C to 125 ÔÇ∞C
                            ¬© NXP Semiconductors N.V. 2015. All rights reserved.




                                                                                                                                                                                                                                                                                                                     PCF85063A
57 of 65
NXP Semiconductors                                                                                                    PCF85063A
                                                  Tiny Real-Time Clock/calendar with alarm function and I2C-bus



21. Abbreviations
                     Table 46.   Abbreviations
                     Acronym            Description
                     BCD                Binary Coded Decimal
                     CMOS               Complementary Metal Oxide Semiconductor
                     ESD                ElectroStatic Discharge
                     HBM                Human Body Model
                     I2C                Inter-Integrated Circuit
                     IC                 Integrated Circuit
                     LSB                Least Significant Bit
                     MSB                Most Significant Bit
                     MSL                Moisture Sensitivity Level
                     PCB                Printed-Circuit Board
                     POR                Power-On Reset
                     RTC                Real-Time Clock
                     SCL                Serial CLock line
                     SDA                Serial DAta line
                     SMD                Surface Mount Device




PCF85063A                            All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                               Rev. 6 ‚Äî 18 November 2015                                                                               58 of 65
NXP Semiconductors                                                                                                   PCF85063A
                                                 Tiny Real-Time Clock/calendar with alarm function and I2C-bus


22. References
                     [1]   AN10365 ‚Äî Surface mount reflow soldering description
                     [2]   AN10366 ‚Äî HVQFN application information
                     [3]   AN11247 ‚Äî Improved timekeeping accuracy with PCF85063, PCF8523 and
                           PCF2123 using an external temperature sensor
                     [4]   IEC 60134 ‚Äî Rating systems for electronic tubes and valves and analogous
                           semiconductor devices
                     [5]   IEC 61340-5 ‚Äî Protection of electronic devices from electrostatic phenomena
                     [6]   IPC/JEDEC J-STD-020 ‚Äî Moisture/Reflow Sensitivity Classification for
                           Nonhermetic Solid State Surface Mount Devices
                     [7]   JESD22-A114 ‚Äî Electrostatic Discharge (ESD) Sensitivity Testing Human Body
                           Model (HBM)
                     [8]   JESD22-C101 ‚Äî Field-Induced Charged-Device Model Test Method for
                           Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components
                     [9]   JESD78 ‚Äî IC Latch-Up Test
                     [10] JESD625-A ‚Äî Requirements for Handling Electrostatic-Discharge-Sensitive
                          (ESDS) Devices
                     [11] SNV-FA-01-02 ‚Äî Marking Formats Integrated Circuits
                     [12] SOT96-1_515 ‚Äî SO8; Reel pack; SMD, 7", packing information
                     [13] SOT96-1_518 ‚Äî SO8; Reel pack; SMD, 13", packing information
                     [14] SOT505-1_118 ‚Äî TSSOP8; Reel pack; SMD, 13", packing information
                     [15] SOT1197-1_115 ‚Äî DFN2626-10; Reel pack; SMD, 7", packing information
                     [16] UM10204 ‚Äî I2C-bus specification and user manual
                     [17] UM10301 ‚Äî User Manual for NXP Real Time Clocks PCF85x3, PCA8565 and
                          PCF2123, PCA2125
                     [18] UM10569 ‚Äî Store and transport requirements
                     [19] UM10788 ‚Äî User manual for I2C-bus RTC demo board OM13515




PCF85063A                           All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                              Rev. 6 ‚Äî 18 November 2015                                                                               59 of 65
NXP Semiconductors                                                                                                         PCF85063A
                                                      Tiny Real-Time Clock/calendar with alarm function and I2C-bus


23. Revision history
Table 47.   Revision history
Document ID              Release date           Data sheet status                                      Change notice         Supersedes
PCF85063A v.6            20151118               Product data sheet                                     -                     PCF85063A v.5
Modifications:             ‚Ä¢ Updated Table 4 ‚ÄúPin description‚Äù Table note 1
                           ‚Ä¢ Adjusted Section 8.2.2.4 paragraph 2
                           ‚Ä¢ Updated Table 11 ‚ÄúCLKOUT frequency selection‚Äù Table note 2
                           ‚Ä¢ Table 41 ‚ÄúStatic characteristics‚Äù:
                               ‚Äì Corrected VI min from VSS to ÔÄ≠0.5 V
                               ‚Äì Corrected VIL min from VSS to ÔÄ≠0.5 V
                               ‚Äì Corrected VIH max from VDD to 5.5 V
                               ‚Äì Corrected Table note 1
                               ‚Äì Added Table note 2
                           ‚Ä¢ Added text to Section 14 ‚ÄúApplication information‚Äù
PCF85063A v.5            20150506               Product data sheet                                     -                     PCF85063A v.4
Modifications:             ‚Ä¢ Added the 7‚Äù reel delivery form for PCF85063AT
                           ‚Ä¢ Adjusted Section 8.2.2.2
PCF85063A v.4            20141124               Product data sheet                                     -                     PCF85063A v.3
PCF85063A v.3            20140604               Product data sheet                                     -                     PCF85063A v.2
PCF85063ATL v.2          20130415               Product data sheet                                     -                     PCF85063ATL v.1
PCF85063ATL v.1          20130225               Product data sheet                                     -                     -




PCF85063A                                All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                   Rev. 6 ‚Äî 18 November 2015                                                                                60 of 65
NXP Semiconductors                                                                                                                                     PCF85063A
                                                                               Tiny Real-Time Clock/calendar with alarm function and I2C-bus


24. Legal information

24.1 Data sheet status
Document status[1][2]                  Product status[3]                    Definition
Objective [short] data sheet           Development                          This document contains data from the objective specification for product development.
Preliminary [short] data sheet         Qualification                        This document contains data from the preliminary specification.
Product [short] data sheet             Production                           This document contains the product specification.

[1]   Please consult the most recently issued document before initiating or completing a design.
[2]   The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]   The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
      information is available on the Internet at URL http://www.nxp.com.



24.2 Definitions                                                                                           Suitability for use ‚Äî NXP Semiconductors products are not designed,
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
internal review and subject to formal approval, which may result in
                                                                                                           to result in personal injury, death or severe property or environmental
modifications or additions. NXP Semiconductors does not give any
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
representations or warranties as to the accuracy or completeness of
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
information included herein and shall have no liability for the consequences of
                                                                                                           applications and therefore such inclusion and/or use is at the customer‚Äôs own
use of such information.
                                                                                                           risk.
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
with the same product type number(s) and title. A short data sheet is intended
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           representation or warranty that such applications will be suitable for the
full information. For detailed and full information see the relevant full data
                                                                                                           specified use without further testing or modification.
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the                            Customers are responsible for the design and operation of their applications
full data sheet shall prevail.                                                                             and products using NXP Semiconductors products, and NXP Semiconductors
                                                                                                           accepts no liability for any assistance with applications or customer product
Product specification ‚Äî The information and data provided in a Product                                     design. It is customer‚Äôs sole responsibility to determine whether the NXP
data sheet shall define the specification of the product as agreed between                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         products planned, as well as for the planned application and use of
customer have explicitly agreed otherwise in writing. In no event however,                                 customer‚Äôs third party customer(s). Customers should provide appropriate
shall an agreement be valid in which the NXP Semiconductors product is                                     design and operating safeguards to minimize the risks associated with their
deemed to offer functions and qualities beyond those described in the                                      applications and products.
Product data sheet.
                                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
24.3 Disclaimers                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
                                                                                                           testing for the customer‚Äôs applications and products using NXP
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           Semiconductors products in order to avoid a default of the applications and
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           the products or of the application or use by customer‚Äôs third party
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           customer(s). NXP does not accept any liability in this respect.
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no                                       Limiting values ‚Äî Stress above one or more limiting values (as defined in
responsibility for the content in this document if provided by an information                              the Absolute Maximum Ratings System of IEC 60134) will cause permanent
source outside of NXP Semiconductors.                                                                      damage to the device. Limiting values are stress ratings only and (proper)
                                                                                                           operation of the device at these or any other conditions above those given in
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           the Recommended operating conditions section (if present) or the
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           Characteristics sections of this document is not warranted. Constant or
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
replacement of any products or rework charges) whether or not such
                                                                                                           the quality and reliability of the device.
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.                                                                        Terms and conditions of commercial sale ‚Äî NXP Semiconductors
Notwithstanding any damages that customer might incur for any reason                                       products are sold subject to the general terms and conditions of commercial
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 sale, as published at http://www.nxp.com/profile/terms, unless otherwise
customer for the products described herein shall be limited in accordance                                  agreed in a valid written individual agreement. In case an individual
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    agreement is concluded only the terms and conditions of the respective
                                                                                                           agreement shall apply. NXP Semiconductors hereby expressly objects to
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      applying the customer‚Äôs general terms and conditions with regard to the
changes to information published in this document, including without                                       purchase of NXP Semiconductors products by customer.
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior                               No offer to sell or license ‚Äî Nothing in this document may be interpreted or
to the publication hereof.                                                                                 construed as an offer to sell products that is open for acceptance or the grant,
                                                                                                           conveyance or implication of any license under any copyrights, patents or
                                                                                                           other industrial or intellectual property rights.

PCF85063A                                                         All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                            Rev. 6 ‚Äî 18 November 2015                                                                                   61 of 65
NXP Semiconductors                                                                                                                            PCF85063A
                                                                       Tiny Real-Time Clock/calendar with alarm function and I2C-bus


Export control ‚Äî This document as well as the item(s) described herein                             own risk, and (c) customer fully indemnifies NXP Semiconductors for any
may be subject to export control regulations. Export might require a prior                         liability, damages or failed product claims resulting from customer design and
authorization from competent authorities.                                                          use of the product for automotive applications beyond NXP Semiconductors‚Äô
                                                                                                   standard warranty and NXP Semiconductors‚Äô product specifications.
Non-automotive qualified products ‚Äî Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,                      Translations ‚Äî A non-English (translated) version of a document is for
the product is not suitable for automotive use. It is neither qualified nor tested                 reference only. The English version shall prevail in case of any discrepancy
in accordance with automotive testing or application requirements. NXP                             between the translated and English versions.
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in                               24.4 Trademarks
automotive applications to automotive specifications and standards, customer
                                                                                                   Notice: All referenced brands, product names, service names and trademarks
(a) shall use the product without NXP Semiconductors‚Äô warranty of the
                                                                                                   are the property of their respective owners.
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond                              I2C-bus ‚Äî logo is a trademark of NXP Semiconductors N.V.
NXP Semiconductors‚Äô specifications such use shall be solely at customer‚Äôs



25. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com




PCF85063A                                                 All information provided in this document is subject to legal disclaimers.      ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                    Rev. 6 ‚Äî 18 November 2015                                                                                  62 of 65
NXP Semiconductors                                                                                                                           PCF85063A
                                                                       Tiny Real-Time Clock/calendar with alarm function and I2C-bus


26. Tables
Table 1.  Ordering information . . . . . . . . . . . . . . . . . . . . .2                          Table 37. First period delay for timer counter value T . . 31
Table 2.  Ordering options . . . . . . . . . . . . . . . . . . . . . . . . .2                      Table 38. INT operation . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 3.  Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .2                       Table 39. I2C slave address byte . . . . . . . . . . . . . . . . . . . 35
Table 4.  Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .5                     Table 40. Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 38
Table 5.  Registers overview . . . . . . . . . . . . . . . . . . . . . .7                          Table 41. Static characteristics . . . . . . . . . . . . . . . . . . . . 39
Table 6.  Control_1 - control and status register 1                                                Table 42. I2C-bus characteristics . . . . . . . . . . . . . . . . . . . 44
          (address 00h) bit description . . . . . . . . . . . . . . .8                             Table 43. SnPb eutectic process (from J-STD-020D) . . . 52
Table 7. First increment of time circuits after STOP bit                                           Table 44. Lead-free process (from J-STD-020D) . . . . . . 52
          release . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11                 Table 45. Selection of Real-Time Clocks . . . . . . . . . . . . 56
Table 8. Registers reset values . . . . . . . . . . . . . . . . . . .12                            Table 46. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 58
Table 9. Control_2 - control and status register 2                                                 Table 47. Revision history . . . . . . . . . . . . . . . . . . . . . . . . 60
          (address 01h) bit description . . . . . . . . . . . . . .13
Table 10. Effect of bits MI and HMI on INT generation . .15
Table 11. CLKOUT frequency selection . . . . . . . . . . . . .16
Table 12. Offset - offset register (address 02h) bit
          description . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
Table 13. Offset values . . . . . . . . . . . . . . . . . . . . . . . . . .17
Table 14. Correction pulses for MODE = 0 . . . . . . . . . . .18
Table 15. Effect of correction pulses on frequencies for
          MODE = 0. . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
Table 16. Correction pulses for MODE = 1 . . . . . . . . . . .19
Table 17. Effect of correction pulses on frequencies for
          MODE = 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
Table 18. RAM_byte - 8-bit RAM register (address 03h)
          bit description . . . . . . . . . . . . . . . . . . . . . . . . . .21
Table 19. Seconds - seconds register (address 04h) bit
          description . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
Table 20. Seconds coded in BCD format . . . . . . . . . . . .22
Table 21. Minutes - minutes register (address 05h) bit
          description . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
Table 22. Hours - hours register (address 06h) bit
          description . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
Table 23. Days - days register (address 07h) bit
          description . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
Table 24. Weekdays - weekdays register (address 08h)
          bit description . . . . . . . . . . . . . . . . . . . . . . . . .23
Table 25. Weekday assignments . . . . . . . . . . . . . . . . . . .24
Table 26. Months - months register (address 09h) bit
          description . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
Table 27. Month assignments in BCD format . . . . . . . . . .24
Table 28. Years - years register (0Ah) bit description. . . .25
Table 29. Second_alarm - second alarm register
          (address 0Bh) bit description . . . . . . . . . . . . . .26
Table 30. Minute_alarm - minute alarm register
          (address 0Ch) bit description . . . . . . . . . . . . . .27
Table 31. Hour_alarm - hour alarm register
          (address 0Dh) bit description . . . . . . . . . . . . . .27
Table 32. Day_alarm - day alarm register (address 0Eh)
          bit description . . . . . . . . . . . . . . . . . . . . . . . . . .27
Table 33. Weekday_alarm - weekday alarm register
          (address 0Fh) bit description . . . . . . . . . . . . . .28
Table 34. Timer_value - timer value register
          (address 10h) bit description . . . . . . . . . . . . . .29
Table 35. Timer_mode - timer control register
          (address 11h) bit description . . . . . . . . . . . . . .30
Table 36. Timer clock frequency and timer durations. . . .30
PCF85063A                                                 All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                    Rev. 6 ‚Äî 18 November 2015                                                                                 63 of 65
NXP Semiconductors                                                                                                                            PCF85063A
                                                                          Tiny Real-Time Clock/calendar with alarm function and I2C-bus


27. Figures
Fig 1.      Block diagram of PCF85063A . . . . . . . . . . . . . . . .3
Fig 2.      Pin configuration for SO8 (PCF85063AT) . . . . . . .4
Fig 3.      Pin configuration for DFN2626-10
            (PCF85063ATL) . . . . . . . . . . . . . . . . . . . . . . . . . . .4
Fig 4.      Pin configuration for TSSOP8 (PCF85063ATT). . .4
Fig 5.      Handling address registers . . . . . . . . . . . . . . . . . .6
Fig 6.      STOP bit functional diagram . . . . . . . . . . . . . . . .10
Fig 7.      STOP bit release timing . . . . . . . . . . . . . . . . . . . . 11
Fig 8.      Software reset command . . . . . . . . . . . . . . . . . . .12
Fig 9.      Interrupt scheme . . . . . . . . . . . . . . . . . . . . . . . . .14
Fig 10.     INT example for MI . . . . . . . . . . . . . . . . . . . . . . .15
Fig 11.     Offset calibration calculation workflow . . . . . . . . .20
Fig 12.     Result of offset calibration . . . . . . . . . . . . . . . . . .21
Fig 13.     OS flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
Fig 14.     Data flow for the time function . . . . . . . . . . . . . . .25
Fig 15.     Access time for read/write operations . . . . . . . . .26
Fig 16.     Alarm function block diagram. . . . . . . . . . . . . . . .29
Fig 17.     General countdown timer behavior . . . . . . . . . . .31
Fig 18.     Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Fig 19.     Definition of START and STOP conditions. . . . . .33
Fig 20.     System configuration . . . . . . . . . . . . . . . . . . . . . .34
Fig 21.     Acknowledgement on the I2C-bus . . . . . . . . . . . .34
Fig 22.     Master transmits to slave receiver
            (WRITE mode) . . . . . . . . . . . . . . . . . . . . . . . . . . .35
Fig 23.     Master reads after setting register address
            (write register address; READ data) . . . . . . . . . .36
Fig 24.     Device diode protection diagram of PCF85063A.37
Fig 25.     Typical IDD with respect to fSCL . . . . . . . . . . . . . .40
Fig 26.     Typical IDD as a function of temperature . . . . . . .41
Fig 27.     Typical IDD with respect to VDD . . . . . . . . . . . . . .42
Fig 28.     IDD with respect to quartz RS . . . . . . . . . . . . . . . .43
Fig 29.     Oscillator frequency variation with respect
            to VDD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43
Fig 30.     I2C-bus timing diagram; rise and fall times
            refer to 30 % and 70 % . . . . . . . . . . . . . . . . . . . .45
Fig 31.     Application diagram for PCF85063A . . . . . . . . . .46
Fig 32.     Package outline SOT96-1 (SO8) of
            PCF85063AT . . . . . . . . . . . . . . . . . . . . . . . . . . . .47
Fig 33.     Package outline SOT1197-1 (DFN2626-10) of
            PCF85063ATL . . . . . . . . . . . . . . . . . . . . . . . . . . .48
Fig 34.     Package outline SOT505-1 (TSSOP8) of
            PCF85063ATT . . . . . . . . . . . . . . . . . . . . . . . . . . .49
Fig 35.     Temperature profiles for large and small
            components . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53
Fig 36.     Footprint information for reflow soldering of
            SOT96-1 (SO8) of PCF85063AT . . . . . . . . . . . . .53
Fig 37.     Footprint information for reflow soldering of
            SOT1197-1 (DFN2626-10) of PCF85063ATL . . .54
Fig 38.     Footprint information for reflow soldering of
            SOT505-1 (TSSOP8) of PCF85063ATT . . . . . . .55




PCF85063A                                                    All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet                                                       Rev. 6 ‚Äî 18 November 2015                                                                               64 of 65
NXP Semiconductors                                                                                                                   PCF85063A
                                                                    Tiny Real-Time Clock/calendar with alarm function and I2C-bus


28. Contents
1         General description . . . . . . . . . . . . . . . . . . . . . . 1           8.6.2         Register Timer_mode. . . . . . . . . . . . . . . . . . .               30
2         Features and benefits . . . . . . . . . . . . . . . . . . . . 1             8.6.3         Timer functions. . . . . . . . . . . . . . . . . . . . . . . .         30
3         Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1      8.6.3.1       Countdown timer interrupts . . . . . . . . . . . . . .                 32
4         Ordering information . . . . . . . . . . . . . . . . . . . . . 2            9           Characteristics of the I2C-bus interface . . . .                         33
4.1         Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2        9.1           Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . .     33
                                                                                      9.2           START and STOP conditions. . . . . . . . . . . . .                     33
5         Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
                                                                                      9.3           System configuration . . . . . . . . . . . . . . . . . . .             33
6         Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3         9.4           Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . .          34
7         Pinning information . . . . . . . . . . . . . . . . . . . . . . 4           9.5           I2C-bus protocol . . . . . . . . . . . . . . . . . . . . . . .         35
7.1         Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4   9.5.1         Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . .       35
7.2         Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5       9.5.2         Clock and calendar READ or WRITE cycles .                              35
8         Functional description . . . . . . . . . . . . . . . . . . . 6              10          Internal circuitry . . . . . . . . . . . . . . . . . . . . . . .         37
8.1         Registers organization . . . . . . . . . . . . . . . . . . . 7            11          Safety notes. . . . . . . . . . . . . . . . . . . . . . . . . . .        37
8.2         Control registers . . . . . . . . . . . . . . . . . . . . . . . . 8       12          Limiting values . . . . . . . . . . . . . . . . . . . . . . . .          38
8.2.1       Register Control_1 . . . . . . . . . . . . . . . . . . . . . . 8
                                                                                      13          Characteristics . . . . . . . . . . . . . . . . . . . . . . . .          39
8.2.1.1     EXT_TEST: external clock test mode . . . . . . . . 9
8.2.1.2     STOP: STOP bit function . . . . . . . . . . . . . . . . 10                14          Application information . . . . . . . . . . . . . . . . .                46
8.2.1.3     Software reset. . . . . . . . . . . . . . . . . . . . . . . . . 12        15          Package outline. . . . . . . . . . . . . . . . . . . . . . . .           47
8.2.2       Register Control_2 . . . . . . . . . . . . . . . . . . . . . 13           16          Handling information . . . . . . . . . . . . . . . . . . .               50
8.2.2.1     Alarm interrupt . . . . . . . . . . . . . . . . . . . . . . . . 14        17          Packing information . . . . . . . . . . . . . . . . . . . .              50
8.2.2.2     MI and HMI: minute and half minute interrupt. 15                          17.1          Tape and reel information . . . . . . . . . . . . . . .                50
8.2.2.3     TF: timer flag . . . . . . . . . . . . . . . . . . . . . . . . . 15
                                                                                      18          Soldering of SMD packages . . . . . . . . . . . . . .                    51
8.2.2.4     COF[2:0]: Clock output frequency . . . . . . . . . 16
                                                                                      18.1          Introduction to soldering. . . . . . . . . . . . . . . . .             51
8.2.3       Register Offset . . . . . . . . . . . . . . . . . . . . . . . . 17
                                                                                      18.2          Wave and reflow soldering. . . . . . . . . . . . . . .                 51
8.2.3.1     Correction when MODE = 0 . . . . . . . . . . . . . . 18
                                                                                      18.3          Wave soldering . . . . . . . . . . . . . . . . . . . . . . .           51
8.2.3.2     Correction when MODE = 1 . . . . . . . . . . . . . . 19
                                                                                      18.4          Reflow soldering . . . . . . . . . . . . . . . . . . . . . .           52
8.2.3.3     Offset calibration workflow . . . . . . . . . . . . . . . 20
8.2.4       Register RAM_byte . . . . . . . . . . . . . . . . . . . . 21              19          Footprint information . . . . . . . . . . . . . . . . . . .              53
8.3         Time and date registers . . . . . . . . . . . . . . . . . 21              20          Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . .       56
8.3.1       Register Seconds . . . . . . . . . . . . . . . . . . . . . . 21           20.1          Real-Time Clock selection . . . . . . . . . . . . . . .                56
8.3.1.1     OS: Oscillator stop . . . . . . . . . . . . . . . . . . . . . 22          21          Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . .          58
8.3.2       Register Minutes. . . . . . . . . . . . . . . . . . . . . . . 23          22          References. . . . . . . . . . . . . . . . . . . . . . . . . . . .        59
8.3.3       Register Hours . . . . . . . . . . . . . . . . . . . . . . . . 23
                                                                                      23          Revision history . . . . . . . . . . . . . . . . . . . . . . .           60
8.3.4       Register Days . . . . . . . . . . . . . . . . . . . . . . . . . 23
8.3.5       Register Weekdays. . . . . . . . . . . . . . . . . . . . . 23             24          Legal information . . . . . . . . . . . . . . . . . . . . . .            61
8.3.6       Register Months . . . . . . . . . . . . . . . . . . . . . . . 24          24.1          Data sheet status . . . . . . . . . . . . . . . . . . . . . .          61
8.3.7       Register Years . . . . . . . . . . . . . . . . . . . . . . . . 25         24.2          Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . .      61
8.4         Setting and reading the time. . . . . . . . . . . . . . 25                24.3          Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . .        61
8.5         Alarm registers . . . . . . . . . . . . . . . . . . . . . . . . 26        24.4          Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . .         62
8.5.1       Register Second_alarm . . . . . . . . . . . . . . . . . 26                25          Contact information . . . . . . . . . . . . . . . . . . . .              62
8.5.2       Register Minute_alarm . . . . . . . . . . . . . . . . . . 27              26          Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .   63
8.5.3       Register Hour_alarm . . . . . . . . . . . . . . . . . . . 27              27          Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .    64
8.5.4       Register Day_alarm . . . . . . . . . . . . . . . . . . . . 27
                                                                                      28          Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .      65
8.5.5       Register Weekday_alarm . . . . . . . . . . . . . . . . 28
8.5.6       Alarm function. . . . . . . . . . . . . . . . . . . . . . . . . 28
8.6         Timer registers . . . . . . . . . . . . . . . . . . . . . . . . 29
8.6.1       Register Timer_value . . . . . . . . . . . . . . . . . . . 29




                                                                                      Please be aware that important notices concerning this document and the product(s)
                                                                                      described herein, have been included in section ‚ÄòLegal information‚Äô.


                                                                                      ¬© NXP Semiconductors N.V. 2015.                               All rights reserved.
                                                                                      For more information, please visit: http://www.nxp.com
                                                                                      For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                           Date of release: 18 November 2015
                                                                                                                                             Document identifier: PCF85063A
