8bit full adder verilog code.




![display](https://github.com/ThereisNoAvailableName/Verilog/assets/115004257/2e3a6017-3c0f-47ac-9223-a0170384d008)


![waveform](https://github.com/ThereisNoAvailableName/Verilog/assets/115004257/4ed91859-7288-4f21-a20b-c77f5410a9db)
