// Seed: 2329799542
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    output wor id_6,
    output wire id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply0 id_11
);
  wire id_13;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wand id_2
    , id_6,
    input tri0 id_3,
    input wire id_4
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_4,
      id_0,
      id_2
  );
  assign id_7 = -1;
  assign id_0 = 1'b0 & (id_4);
endmodule
