static inline T_1 F_1 ( unsigned long V_1 )\r\n{\r\nreturn F_2 ( F_3 ( V_2 + V_1 ) ) ;\r\n}\r\nstatic inline void F_4 ( T_1 V_3 , unsigned long V_1 )\r\n{\r\nF_5 ( V_3 , F_3 ( V_2 + V_1 ) ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nT_1 V_4 = F_2 ( F_3 ( V_5 + 0x48 ) ) ;\r\nV_4 |= 1 << 28 ;\r\nF_5 ( V_4 , F_3 ( V_5 + 0x48 ) ) ;\r\nF_7 ( L_1 ,\r\nF_8 () , F_9 () ,\r\nF_10 () ) ;\r\n}\r\nunsigned long long F_11 ( void )\r\n{\r\nunsigned long long V_6 , V_7 ;\r\nV_6 = F_1 ( V_8 ) ;\r\nV_7 = F_1 ( V_9 ) ;\r\nreturn ( V_7 << 32ull ) | V_6 ;\r\n}\r\nint F_8 ( void )\r\n{\r\nint V_10 ;\r\nT_1 V_4 = F_1 ( V_11 ) ;\r\nV_10 = V_4 & 0xFF ;\r\nreturn V_10 ;\r\n}\r\nint F_9 ( void )\r\n{\r\nint V_12 ;\r\nT_1 V_4 = F_1 ( V_13 ) ;\r\nV_12 = ( V_4 >> 6 ) & 3 ;\r\nreturn V_12 ;\r\n}\r\nint F_10 ( void )\r\n{\r\nint V_14 ;\r\nT_1 V_4 = F_1 ( V_13 ) ;\r\nV_14 = ( V_4 >> 12 ) & 3 ;\r\nreturn V_14 ;\r\n}
