#:C19    
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   SPARC M2.1 P.20131013
#Current Working Directory:
#:D   /home/ise/Machine_VB/embed/embed
#Host Name:
#:H   localhost.localdomain
#Date/Time:
#:T   Wed Sep 14 08:55:15 2022
#------------------------------
	#Reading top_embed_map.ncd...
	#Loading device for application Rf_Device from file '3s50a.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
	#   "top_embed" is an NCD, version 3.2, device xc3s50a, package vq100, speed -4
	#Design creation date: 2022.09.14.07.40.26
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
unselect -all
	#3
select -k comp 'ad7621_di<9>'
	#4
unselect -all
	#5
select comp 'ad7621_di<9>'
	#comp "ad7621_di<9>",  site "P59",  bonded type = IBUF,  pad name = PAD62,  pin name = P59  (RPM grid X71Y12)
	#6
unselect -all
	#7
select comp 'ad7621_di<9>'
	#comp "ad7621_di<9>",  site "P59",  bonded type = IBUF,  pad name = PAD62,  pin name = P59  (RPM grid X71Y12)
	#8
post block
	#<OFF1_SR_ATTR>.
	#<O1>.
	#<ODDRIN1>.
	#<ODDRIN1>.
	#<ODDRIN1>.
	#<ODDRIN1>.
	#<ODDRIN1>.
	#<ODDRIN1>.
	#<ODDRIN1>.
	#9
unselect comp 'ad7621_di<9>'
	#10
select -k comp 'ad7621_di<8>'
	#11
unselect comp 'ad7621_di<8>'
	#12
select -k comp 'ad7621_di<7>'
	#13
unselect -all
	#14
unselect -all
	#15
unselect -all
	#16
unselect -all
	#17
select comp 'ad7621_di<7>'
	#comp "ad7621_di<7>",  site "P61",  bonded type = IBUF,  pad name = PAD60,  pin name = P61  (RPM grid X71Y14)
	#18
unselect -all
	#19
select comp 'ad7621_di<7>'
	#comp "ad7621_di<7>",  site "P61",  bonded type = IBUF,  pad name = PAD60,  pin name = P61  (RPM grid X71Y14)
	#20
post block
	#21
post ila
	#Building all ILA Capture Units ...
	#22
unpost ila
