# This is a Makefile snippet that demonstrates the usage of variables, rules, and dependencies.

# Declare variables
SOURCES = src/main.c src/utils.c src/graphics.c
OBJS = main.o utils.o graphics.o
CC = gcc
CFLAGS = -Wall -Wextra

# Default rule
all: main

# Rule for compiling the main target
main: $(OBJS)
	$(CC) $(CFLAGS) $(OBJS) -o main

# Rule for each individual object file
main.o: src/main.c
	$(CC) $(CFLAGS) -c src/main.c -o main.o
utils.o: src/utils.c
	$(CC) $(CFLAGS) -c src/utils.c -o utils.o
graphics.o: src/graphics.c
	$(CC) $(CFLAGS) -c src/graphics.c -o graphics.o

# Clean rule to remove object files and executable
clean:
	rm -f *.o main

# Target for running tests
test: main
	./main

# Target for generating documentation
docs:
	doxygen Doxyfile