#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 11:01:29 2020
# Process ID: 460
# Current directory: C:/eFPGA/2_Simple_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3848 C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.xpr
# Log file: C:/eFPGA/2_Simple_VHDL/vivado.log
# Journal file: C:/eFPGA/2_Simple_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.129 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1786.441 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1786.441 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1938.738 ; gain = 925.402
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1940.902 ; gain = 2.164
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3135.840 ; gain = 1194.938
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:09:59 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
[Mon Jun  1 11:09:59 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:13:24 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
[Mon Jun  1 11:13:24 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:20:32 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
[Mon Jun  1 11:20:32 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:22:50 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
[Mon Jun  1 11:22:50 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:25:35 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
[Mon Jun  1 11:25:35 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse C:/eFPGA/Extra/vhdlnoclock.vhd
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3459.457 ; gain = 1.070
update_compile_order -fileset sources_1
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference VHDL VHDL_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference vhdlnoclk vhdlnoclk_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1 101 -234} [get_bd_cells VHDL_0]
update_module_reference design_1_VHDL_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_0_0 from VHDL_v1_0 1.0 to VHDL_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_65MHz'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_VHDL_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_VHDL_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins vhdlnoclk_0/clk65MHz] [get_bd_pins VHDL_0/clk_65MHz]
set_property location {1.5 354 -340} [get_bd_cells VHDL_0]
startgroup
make_bd_pins_external  [get_bd_pins VHDL_0/LED_1]
endgroup
set_property name LED_GREEN [get_bd_ports LED_1_0]
CRITICAL WARNING: [HDL 9-806] Syntax error near "+". [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/new/VHDL.vhd:30]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/new/VHDL.vhd:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "+". [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/new/VHDL.vhd:30]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/new/VHDL.vhd:36]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:48:18 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
[Mon Jun  1 11:48:18 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:50:09 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
update_module_reference design_1_VHDL_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_0_0 from VHDL_v1_0 1.0 to VHDL_v1_0 1.0
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

launch_runs synth_1 -jobs 24
[Mon Jun  1 11:51:34 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Mon Jun  1 11:52:10 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3486.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3486.598 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3486.598 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3486.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:53:24 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
place_ports clk65MHz F12
place_ports clk65MHz E12
set_property IOSTANDARD LVCMOS33 [get_ports [list clk65MHz]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:55:18 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:56:47 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4166.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 4166.504 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 4166.504 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 24
[Mon Jun  1 11:58:40 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 11:59:36 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/vhdlnoclk.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
Exporting to file C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 12:03:09 2020] Launched design_1_vhdlnoclk_0_0_synth_1, design_1_VHDL_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_vhdlnoclk_0_0_synth_1: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/design_1_vhdlnoclk_0_0_synth_1/runme.log
design_1_VHDL_0_0_synth_1: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/design_1_VHDL_0_0_synth_1/runme.log
synth_1: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
[Mon Jun  1 12:03:09 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/ip/design_1_VHDL_0_0/design_1_VHDL_0_0.dcp' for cell 'design_1_i/VHDL_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/ip/design_1_vhdlnoclk_0_0/design_1_vhdlnoclk_0_0.dcp' for cell 'design_1_i/vhdlnoclk_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4393.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk65MHz'. [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk65MHz'. [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4393.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

update_module_reference design_1_VHDL_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_0_0 from VHDL_v1_0 1.0 to VHDL_v1_0 1.0
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 24
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
Exporting to file C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 12:06:05 2020] Launched design_1_VHDL_0_0_synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/design_1_VHDL_0_0_synth_1/runme.log
[Mon Jun  1 12:06:05 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1

update_module_reference design_1_VHDL_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_0_0 from VHDL_v1_0 1.0 to VHDL_v1_0 1.0
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 24
Wrote  : <C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
Exporting to file C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 12:06:51 2020] Launched design_1_VHDL_0_0_synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/design_1_VHDL_0_0_synth_1/runme.log
[Mon Jun  1 12:06:51 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jun  1 12:08:04 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/ip/design_1_VHDL_0_0/design_1_VHDL_0_0.dcp' for cell 'design_1_i/VHDL_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/ip/design_1_vhdlnoclk_0_0/design_1_vhdlnoclk_0_0.dcp' for cell 'design_1_i/vhdlnoclk_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4393.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk65MHz'. [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk65MHz'. [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4393.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4393.059 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4393.059 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports LED_GREEN E12
set_property IOSTANDARD LVCMOS33 [get_ports [list LED_GREEN]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jun  1 12:09:15 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 12:13:14 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  1 12:56:18 2020...
