Classic Timing Analyzer report for Detector
Wed Apr 19 20:20:32 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.569 ns                                       ; Pattern[0] ; Count[7]  ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.819 ns                                       ; Count[6]   ; Pcount[6] ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.555 ns                                      ; Sin        ; Buffer[0] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0]  ; Count[7]  ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Count[1]  ; Clk        ; Clk      ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Count[2]  ; Clk        ; Clk      ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Count[3]  ; Clk        ; Clk      ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 3.249 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Count[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Count[2]  ; Clk        ; Clk      ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Count[3]  ; Clk        ; Clk      ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Count[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Count[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[4]  ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[4]  ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[4]  ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[3] ; Count[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[3] ; Count[2]  ; Clk        ; Clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[3] ; Count[3]  ; Clk        ; Clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[3] ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[3] ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[3] ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[3] ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]  ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]  ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]  ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[2]  ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[2]  ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[2]  ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]  ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]  ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]  ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[3] ; Count[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]  ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]  ; Count[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[2]  ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[3]  ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 1.958 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[3]  ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.958 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[3]  ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.958 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]  ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.903 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]  ; Count[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[6]  ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[2]  ; Count[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]  ; Count[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[5]  ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.812 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]  ; Count[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[3]  ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[5]  ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[4]  ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Count[1]  ; Clk        ; Clk      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Count[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Count[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Count[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Count[0]  ; Clk        ; Clk      ; None                        ; None                      ; 1.313 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[2] ; Buffer[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]  ; Count[1]  ; Clk        ; Clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[6]  ; Count[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[0] ; Buffer[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[2]  ; Count[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[7]  ; Count[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]  ; Count[1]  ; Clk        ; Clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[3]  ; Count[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[5]  ; Count[5]  ; Clk        ; Clk      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Buffer[1] ; Buffer[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]  ; Count[0]  ; Clk        ; Clk      ; None                        ; None                      ; 0.847 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To        ; To Clock ;
+-------+--------------+------------+------------+-----------+----------+
; N/A   ; None         ; 8.569 ns   ; Pattern[0] ; Count[1]  ; Clk      ;
; N/A   ; None         ; 8.569 ns   ; Pattern[0] ; Count[2]  ; Clk      ;
; N/A   ; None         ; 8.569 ns   ; Pattern[0] ; Count[3]  ; Clk      ;
; N/A   ; None         ; 8.569 ns   ; Pattern[0] ; Count[4]  ; Clk      ;
; N/A   ; None         ; 8.569 ns   ; Pattern[0] ; Count[5]  ; Clk      ;
; N/A   ; None         ; 8.569 ns   ; Pattern[0] ; Count[6]  ; Clk      ;
; N/A   ; None         ; 8.569 ns   ; Pattern[0] ; Count[7]  ; Clk      ;
; N/A   ; None         ; 8.161 ns   ; Pattern[0] ; Count[0]  ; Clk      ;
; N/A   ; None         ; 8.083 ns   ; Pattern[3] ; Count[1]  ; Clk      ;
; N/A   ; None         ; 8.083 ns   ; Pattern[3] ; Count[2]  ; Clk      ;
; N/A   ; None         ; 8.083 ns   ; Pattern[3] ; Count[3]  ; Clk      ;
; N/A   ; None         ; 8.083 ns   ; Pattern[3] ; Count[4]  ; Clk      ;
; N/A   ; None         ; 8.083 ns   ; Pattern[3] ; Count[5]  ; Clk      ;
; N/A   ; None         ; 8.083 ns   ; Pattern[3] ; Count[6]  ; Clk      ;
; N/A   ; None         ; 8.083 ns   ; Pattern[3] ; Count[7]  ; Clk      ;
; N/A   ; None         ; 7.998 ns   ; Pattern[1] ; Count[1]  ; Clk      ;
; N/A   ; None         ; 7.998 ns   ; Pattern[1] ; Count[2]  ; Clk      ;
; N/A   ; None         ; 7.998 ns   ; Pattern[1] ; Count[3]  ; Clk      ;
; N/A   ; None         ; 7.998 ns   ; Pattern[1] ; Count[4]  ; Clk      ;
; N/A   ; None         ; 7.998 ns   ; Pattern[1] ; Count[5]  ; Clk      ;
; N/A   ; None         ; 7.998 ns   ; Pattern[1] ; Count[6]  ; Clk      ;
; N/A   ; None         ; 7.998 ns   ; Pattern[1] ; Count[7]  ; Clk      ;
; N/A   ; None         ; 7.882 ns   ; Pattern[2] ; Count[1]  ; Clk      ;
; N/A   ; None         ; 7.882 ns   ; Pattern[2] ; Count[2]  ; Clk      ;
; N/A   ; None         ; 7.882 ns   ; Pattern[2] ; Count[3]  ; Clk      ;
; N/A   ; None         ; 7.882 ns   ; Pattern[2] ; Count[4]  ; Clk      ;
; N/A   ; None         ; 7.882 ns   ; Pattern[2] ; Count[5]  ; Clk      ;
; N/A   ; None         ; 7.882 ns   ; Pattern[2] ; Count[6]  ; Clk      ;
; N/A   ; None         ; 7.882 ns   ; Pattern[2] ; Count[7]  ; Clk      ;
; N/A   ; None         ; 7.675 ns   ; Pattern[3] ; Count[0]  ; Clk      ;
; N/A   ; None         ; 7.590 ns   ; Pattern[1] ; Count[0]  ; Clk      ;
; N/A   ; None         ; 7.474 ns   ; Pattern[2] ; Count[0]  ; Clk      ;
; N/A   ; None         ; 6.607 ns   ; Sin        ; Buffer[0] ; Clk      ;
+-------+--------------+------------+------------+-----------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+----------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To        ; From Clock ;
+-------+--------------+------------+----------+-----------+------------+
; N/A   ; None         ; 8.819 ns   ; Count[6] ; Pcount[6] ; Clk        ;
; N/A   ; None         ; 8.480 ns   ; Count[3] ; Pcount[3] ; Clk        ;
; N/A   ; None         ; 8.396 ns   ; Count[4] ; Pcount[4] ; Clk        ;
; N/A   ; None         ; 8.377 ns   ; Count[5] ; Pcount[5] ; Clk        ;
; N/A   ; None         ; 8.370 ns   ; Count[2] ; Pcount[2] ; Clk        ;
; N/A   ; None         ; 7.664 ns   ; Count[7] ; Pcount[7] ; Clk        ;
; N/A   ; None         ; 7.577 ns   ; Count[1] ; Pcount[1] ; Clk        ;
; N/A   ; None         ; 7.225 ns   ; Count[0] ; Pcount[0] ; Clk        ;
+-------+--------------+------------+----------+-----------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To        ; To Clock ;
+---------------+-------------+-----------+------------+-----------+----------+
; N/A           ; None        ; -6.555 ns ; Sin        ; Buffer[0] ; Clk      ;
; N/A           ; None        ; -7.422 ns ; Pattern[2] ; Count[0]  ; Clk      ;
; N/A           ; None        ; -7.538 ns ; Pattern[1] ; Count[0]  ; Clk      ;
; N/A           ; None        ; -7.623 ns ; Pattern[3] ; Count[0]  ; Clk      ;
; N/A           ; None        ; -7.830 ns ; Pattern[2] ; Count[1]  ; Clk      ;
; N/A           ; None        ; -7.830 ns ; Pattern[2] ; Count[2]  ; Clk      ;
; N/A           ; None        ; -7.830 ns ; Pattern[2] ; Count[3]  ; Clk      ;
; N/A           ; None        ; -7.830 ns ; Pattern[2] ; Count[4]  ; Clk      ;
; N/A           ; None        ; -7.830 ns ; Pattern[2] ; Count[5]  ; Clk      ;
; N/A           ; None        ; -7.830 ns ; Pattern[2] ; Count[6]  ; Clk      ;
; N/A           ; None        ; -7.830 ns ; Pattern[2] ; Count[7]  ; Clk      ;
; N/A           ; None        ; -7.946 ns ; Pattern[1] ; Count[1]  ; Clk      ;
; N/A           ; None        ; -7.946 ns ; Pattern[1] ; Count[2]  ; Clk      ;
; N/A           ; None        ; -7.946 ns ; Pattern[1] ; Count[3]  ; Clk      ;
; N/A           ; None        ; -7.946 ns ; Pattern[1] ; Count[4]  ; Clk      ;
; N/A           ; None        ; -7.946 ns ; Pattern[1] ; Count[5]  ; Clk      ;
; N/A           ; None        ; -7.946 ns ; Pattern[1] ; Count[6]  ; Clk      ;
; N/A           ; None        ; -7.946 ns ; Pattern[1] ; Count[7]  ; Clk      ;
; N/A           ; None        ; -8.031 ns ; Pattern[3] ; Count[1]  ; Clk      ;
; N/A           ; None        ; -8.031 ns ; Pattern[3] ; Count[2]  ; Clk      ;
; N/A           ; None        ; -8.031 ns ; Pattern[3] ; Count[3]  ; Clk      ;
; N/A           ; None        ; -8.031 ns ; Pattern[3] ; Count[4]  ; Clk      ;
; N/A           ; None        ; -8.031 ns ; Pattern[3] ; Count[5]  ; Clk      ;
; N/A           ; None        ; -8.031 ns ; Pattern[3] ; Count[6]  ; Clk      ;
; N/A           ; None        ; -8.031 ns ; Pattern[3] ; Count[7]  ; Clk      ;
; N/A           ; None        ; -8.109 ns ; Pattern[0] ; Count[0]  ; Clk      ;
; N/A           ; None        ; -8.517 ns ; Pattern[0] ; Count[1]  ; Clk      ;
; N/A           ; None        ; -8.517 ns ; Pattern[0] ; Count[2]  ; Clk      ;
; N/A           ; None        ; -8.517 ns ; Pattern[0] ; Count[3]  ; Clk      ;
; N/A           ; None        ; -8.517 ns ; Pattern[0] ; Count[4]  ; Clk      ;
; N/A           ; None        ; -8.517 ns ; Pattern[0] ; Count[5]  ; Clk      ;
; N/A           ; None        ; -8.517 ns ; Pattern[0] ; Count[6]  ; Clk      ;
; N/A           ; None        ; -8.517 ns ; Pattern[0] ; Count[7]  ; Clk      ;
+---------------+-------------+-----------+------------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Apr 19 20:20:32 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Detector -c Detector --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "Buffer[0]" and destination register "Count[1]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.249 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y5_N2; Fanout = 2; REG Node = 'Buffer[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X21_Y5_N2; Fanout = 1; COMB Node = 'Equal0~1'
            Info: 3: + IC(1.086 ns) + CELL(0.442 ns) = 1.906 ns; Loc. = LC_X18_Y5_N8; Fanout = 8; COMB Node = 'Equal0~2'
            Info: 4: + IC(0.476 ns) + CELL(0.867 ns) = 3.249 ns; Loc. = LC_X18_Y5_N1; Fanout = 4; REG Node = 'Count[1]'
            Info: Total cell delay = 1.687 ns ( 51.92 % )
            Info: Total interconnect delay = 1.562 ns ( 48.08 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'Clk'
                Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X18_Y5_N1; Fanout = 4; REG Node = 'Count[1]'
                Info: Total cell delay = 2.180 ns ( 79.48 % )
                Info: Total interconnect delay = 0.563 ns ( 20.52 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'Clk'
                Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y5_N2; Fanout = 2; REG Node = 'Buffer[0]'
                Info: Total cell delay = 2.180 ns ( 79.48 % )
                Info: Total interconnect delay = 0.563 ns ( 20.52 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "Count[1]" (data pin = "Pattern[0]", clock pin = "Clk") is 8.569 ns
    Info: + Longest pin to register delay is 11.275 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_34; Fanout = 1; PIN Node = 'Pattern[0]'
        Info: 2: + IC(6.821 ns) + CELL(0.114 ns) = 8.404 ns; Loc. = LC_X21_Y5_N2; Fanout = 1; COMB Node = 'Equal0~1'
        Info: 3: + IC(1.086 ns) + CELL(0.442 ns) = 9.932 ns; Loc. = LC_X18_Y5_N8; Fanout = 8; COMB Node = 'Equal0~2'
        Info: 4: + IC(0.476 ns) + CELL(0.867 ns) = 11.275 ns; Loc. = LC_X18_Y5_N1; Fanout = 4; REG Node = 'Count[1]'
        Info: Total cell delay = 2.892 ns ( 25.65 % )
        Info: Total interconnect delay = 8.383 ns ( 74.35 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X18_Y5_N1; Fanout = 4; REG Node = 'Count[1]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
Info: tco from clock "Clk" to destination pin "Pcount[6]" through register "Count[6]" is 8.819 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X18_Y5_N6; Fanout = 4; REG Node = 'Count[6]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y5_N6; Fanout = 4; REG Node = 'Count[6]'
        Info: 2: + IC(3.728 ns) + CELL(2.124 ns) = 5.852 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'Pcount[6]'
        Info: Total cell delay = 2.124 ns ( 36.30 % )
        Info: Total interconnect delay = 3.728 ns ( 63.70 % )
Info: th for register "Buffer[0]" (data pin = "Sin", clock pin = "Clk") is -6.555 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y5_N2; Fanout = 2; REG Node = 'Buffer[0]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 9.313 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'Sin'
        Info: 2: + IC(7.729 ns) + CELL(0.115 ns) = 9.313 ns; Loc. = LC_X21_Y5_N2; Fanout = 2; REG Node = 'Buffer[0]'
        Info: Total cell delay = 1.584 ns ( 17.01 % )
        Info: Total interconnect delay = 7.729 ns ( 82.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Wed Apr 19 20:20:32 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


