WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_227.champsimtrace.xz")
Warmup finished CPU 0 instructions: 25000000 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11761348 heartbeat IPC: 1.479 cumulative IPC: 0.9072 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 20121524 heartbeat IPC: 1.196 cumulative IPC: 1.081 (Simulation time: 00 hr 01 min 44 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_227.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000002 cycles: 31151803 heartbeat IPC: 0.9066 cumulative IPC: 1.004 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 40547295 heartbeat IPC: 1.064 cumulative IPC: 1.02 (Simulation time: 00 hr 03 min 08 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_227.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 50243120 heartbeat IPC: 1.031 cumulative IPC: 1.023 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 60965317 heartbeat IPC: 0.9326 cumulative IPC: 1.005 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 69406023 heartbeat IPC: 1.185 cumulative IPC: 1.029 (Simulation time: 00 hr 05 min 08 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_227.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 80485469 heartbeat IPC: 0.9026 cumulative IPC: 1.01 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 89025168 heartbeat IPC: 1.171 cumulative IPC: 1.027 (Simulation time: 00 hr 06 min 30 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_227.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000000 cycles: 99976197 heartbeat IPC: 0.9132 cumulative IPC: 1.014 (Simulation time: 00 hr 07 min 13 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 98892963 cumulative IPC: 1.011 (Simulation time: 00 hr 07 min 35 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 98892963 cumulative IPC: 1.011 (Simulation time: 00 hr 07 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_227.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.011 instructions: 100000002 cycles: 98892963
CPU 0 Branch Prediction Accuracy: 77.65% MPKI: 46.19 Average ROB Occupancy at Mispredict: 9.132
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 5.24
BRANCH_CONDITIONAL: 40.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00279
BRANCH_RETURN: 0.00043

L1D TOTAL        ACCESS:   20709283 HIT:   16598973 MISS:    4110310
L1D LOAD         ACCESS:   12363354 HIT:   11619495 MISS:     743859
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    8340497 HIT:    4975390 MISS:    3365107
L1D TRANSLATION  ACCESS:       5432 HIT:       4088 MISS:       1344
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 12.28 cycles
L1I TOTAL        ACCESS:       9443 HIT:       7729 MISS:       1714
L1I LOAD         ACCESS:       9443 HIT:       7729 MISS:       1714
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 158.1 cycles
L2C TOTAL        ACCESS:     805395 HIT:     300457 MISS:     504938
L2C LOAD         ACCESS:     171812 HIT:      28030 MISS:     143782
L2C RFO          ACCESS:     316968 HIT:        752 MISS:     316216
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     315271 HIT:     270768 MISS:      44503
L2C TRANSLATION  ACCESS:       1344 HIT:        907 MISS:        437
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 146.1 cycles
LLC TOTAL        ACCESS:     774638 HIT:     246013 MISS:     528625
LLC LOAD         ACCESS:     143782 HIT:       1808 MISS:     141974
LLC RFO          ACCESS:     316216 HIT:      92668 MISS:     223548
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     314203 HIT:     151456 MISS:     162747
LLC TRANSLATION  ACCESS:        437 HIT:         81 MISS:        356
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 121.5 cycles
cpu0_DTLB TOTAL        ACCESS:   19194848 HIT:   19170769 MISS:      24079
cpu0_DTLB LOAD         ACCESS:   19194848 HIT:   19170769 MISS:      24079
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.192 cycles
cpu0_ITLB TOTAL        ACCESS:       8321 HIT:       7675 MISS:        646
cpu0_ITLB LOAD         ACCESS:       8321 HIT:       7675 MISS:        646
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 51.17 cycles
cpu0_STLB TOTAL        ACCESS:       8513 HIT:       3111 MISS:       5402
cpu0_STLB LOAD         ACCESS:       8513 HIT:       3111 MISS:       5402
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 25.22 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     151625
  ROW_BUFFER_MISS:     214253
 AVG DBUS CONGESTED CYCLE: 3.928
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      45389
  FULL:     174989
