Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 24 15:30:59 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2035)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7786)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2035)
---------------------------
 There are 2035 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7786)
---------------------------------------------------
 There are 7786 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.629        0.000                      0                   57        0.111        0.000                      0                   57        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.629        0.000                      0                   57        0.111        0.000                      0                   57        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.580ns (17.238%)  route 2.785ns (82.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.614     5.217    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  pdu/check_r_reg[0]/Q
                         net (fo=73, routed)          2.785     8.457    pdu/led_OBUF[5]
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.581    pdu/check_r[1]_i_1_n_0
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.917    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism              0.300    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X53Y81         FDCE (Setup_fdce_C_D)        0.029    15.210    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.730ns (26.346%)  route 2.041ns (73.654%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.617     5.220    pdu/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          1.031     6.706    pdu/step_2r
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.830 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.628     7.458    pdu/step_p__0
    SLICE_X52Y82         LUT4 (Prop_lut4_I1_O)        0.150     7.608 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.382     7.991    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X52Y82         FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.496    14.919    pdu/clk_IBUF_BUFG
    SLICE_X52Y82         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X52Y82         FDCE (Setup_fdce_C_D)       -0.264    14.895    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 pdu/in_2r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.052%)  route 2.223ns (75.948%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.617     5.220    pdu/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  pdu/in_2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  pdu/in_2r_reg[0]/Q
                         net (fo=8, routed)           0.862     6.538    pdu/in_2r_reg_n_0_[0]
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.124     6.662 r  pdu/cnt_al_plr[2]_i_3/O
                         net (fo=7, routed)           0.820     7.482    pdu/next_pn__0
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.540     8.147    pdu/cnt_m_rf[3]_i_1_n_0
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.498    14.921    pdu/clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X53Y84         FDCE (Setup_fdce_C_D)       -0.047    15.114    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.842ns (28.610%)  route 2.101ns (71.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.614     5.217    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.419     5.636 r  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=70, routed)          1.347     6.982    pdu/cnt_ah_plr_reg[0]_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.299     7.281 r  pdu/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           0.754     8.036    pdu/cnt_al_plr[2]_i_2_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.160 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.160    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X52Y82         FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.496    14.919    pdu/clk_IBUF_BUFG
    SLICE_X52Y82         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X52Y82         FDCE (Setup_fdce_C_D)        0.031    15.190    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.718ns (25.407%)  route 2.108ns (74.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.618     5.221    pdu/clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.419     5.640 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         1.540     7.179    pdu/dpra[3]
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.299     7.478 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.568     8.047    pdu/cnt_m_rf[4]_i_2_n_0
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.496    14.919    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X53Y82         FDCE (Setup_fdce_C_D)       -0.062    15.097    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.704ns (25.730%)  route 2.032ns (74.270%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.617     5.220    pdu/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          1.031     6.706    pdu/step_2r
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.830 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           1.002     7.832    pdu/step_p__0
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.956 r  pdu/cnt_al_plr[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     7.956    pdu/cnt_al_plr[1]_rep_i_1_n_0
    SLICE_X52Y83         FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.497    14.920    pdu/clk_IBUF_BUFG
    SLICE_X52Y83         FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/C
                         clock pessimism              0.278    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.031    15.193    pdu/cnt_al_plr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.704ns (25.755%)  route 2.029ns (74.245%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.617     5.220    pdu/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          1.031     6.706    pdu/step_2r
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.830 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.999     7.829    pdu/step_p__0
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.124     7.953 r  pdu/cnt_al_plr[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     7.953    pdu/cnt_al_plr[0]_rep__0_i_1_n_0
    SLICE_X52Y83         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.497    14.920    pdu/clk_IBUF_BUFG
    SLICE_X52Y83         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/C
                         clock pessimism              0.278    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.029    15.191    pdu/cnt_al_plr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.575%)  route 1.688ns (74.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.194     6.879    pdu/in_r_reg[4]_0[1]
    SLICE_X53Y83         LUT6 (Prop_lut6_I3_O)        0.124     7.003 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.494     7.497    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.498    14.921    pdu/clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.867    pdu/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.575%)  route 1.688ns (74.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.194     6.879    pdu/in_r_reg[4]_0[1]
    SLICE_X53Y83         LUT6 (Prop_lut6_I3_O)        0.124     7.003 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.494     7.497    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.498    14.921    pdu/clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.867    pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.575%)  route 1.688ns (74.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.194     6.879    pdu/in_r_reg[4]_0[1]
    SLICE_X53Y83         LUT6 (Prop_lut6_I3_O)        0.124     7.003 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.494     7.497    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.498    14.921    pdu/clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/C
                         clock pessimism              0.187    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.867    pdu/cnt_m_rf_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.944%)  route 0.300ns (68.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.560     1.479    pdu/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.300     1.921    pdu/valid_r
    SLICE_X52Y81         FDRE                                         r  pdu/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.825     1.990    pdu/clk_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  pdu/valid_2r_reg/C
                         clock pessimism             -0.250     1.739    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.070     1.809    pdu/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.476    pdu/clk_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.065     1.682    pdu/valid_2r
    SLICE_X53Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.727 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.727    pdu/check_r[1]_i_1_n_0
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.825     1.990    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X53Y81         FDCE (Hold_fdce_C_D)         0.091     1.580    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.100%)  route 0.315ns (62.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.560     1.479    pdu/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          0.315     1.936    pdu/in_r_reg[4]_0[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.981 r  pdu/cnt_m_rf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.981    pdu/cnt_m_rf[1]_i_1_n_0
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.826     1.991    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X53Y82         FDCE (Hold_fdce_C_D)         0.092     1.832    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.100%)  route 0.315ns (62.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.560     1.479    pdu/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          0.315     1.936    pdu/in_r_reg[4]_0[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.981 r  pdu/cnt_m_rf[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.981    pdu/cnt_m_rf[1]_rep__0_i_1_n_0
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.826     1.991    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism             -0.250     1.740    
    SLICE_X53Y82         FDCE (Hold_fdce_C_D)         0.091     1.831    pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.275%)  route 0.086ns (31.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.476    pdu/clk_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          0.086     1.704    pdu/step_r
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.749    pdu/check_r[0]_i_1_n_0
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.825     1.990    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X53Y81         FDCE (Hold_fdce_C_D)         0.092     1.581    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.921%)  route 0.383ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.383     2.004    pdu/in_r_reg[4]_0[1]
    SLICE_X53Y83         FDRE                                         r  pdu/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.827     1.992    pdu/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  pdu/in_2r_reg[1]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.066     1.807    pdu/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.128     1.606 r  pdu/cnt_m_rf_reg[0]_rep/Q
                         net (fo=215, routed)         0.070     1.677    pdu/dpra[0]
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.099     1.776 r  pdu/cnt_m_rf[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.776    pdu/cnt_m_rf[1]_rep__1_i_1_n_0
    SLICE_X55Y83         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.827     1.992    pdu/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C
                         clock pessimism             -0.513     1.478    
    SLICE_X55Y83         FDCE (Hold_fdce_C_D)         0.091     1.569    pdu/cnt_m_rf_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.299%)  route 0.170ns (47.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.558     1.477    pdu/clk_IBUF_BUFG
    SLICE_X52Y82         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=97, routed)          0.170     1.788    pdu/cnt_al_plr_reg[0]_0
    SLICE_X52Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  pdu/cnt_al_plr[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.833    pdu/cnt_al_plr[1]_rep_i_1_n_0
    SLICE_X52Y83         FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.827     1.992    pdu/clk_IBUF_BUFG
    SLICE_X52Y83         FDCE                                         r  pdu/cnt_al_plr_reg[1]_rep/C
                         clock pessimism             -0.499     1.492    
    SLICE_X52Y83         FDCE (Hold_fdce_C_D)         0.092     1.584    pdu/cnt_al_plr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  pdu/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  pdu/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.759    pdu/cnt_reg_n_0_[2]
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  pdu/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    pdu/cnt_reg[0]_i_1_n_5
    SLICE_X54Y87         FDCE                                         r  pdu/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  pdu/cnt_reg[2]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.134     1.614    pdu/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X54Y89         FDCE                                         r  pdu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  pdu/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.760    pdu/cnt_reg_n_0_[10]
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  pdu/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    pdu/cnt_reg[8]_i_1_n_5
    SLICE_X54Y89         FDCE                                         r  pdu/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.832     1.997    pdu/clk_IBUF_BUFG
    SLICE_X54Y89         FDCE                                         r  pdu/cnt_reg[10]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X54Y89         FDCE (Hold_fdce_C_D)         0.134     1.615    pdu/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y81    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y81    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y84    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y81    pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y81    pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y82    pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y82    pdu/cnt_al_plr_reg[0]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y83    pdu/cnt_al_plr_reg[0]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y82    pdu/cnt_al_plr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7793 Endpoints
Min Delay          7793 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.161ns  (logic 7.233ns (20.004%)  route 28.927ns (79.996%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.488    21.793    cpu/id_ex/alu_z
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.917 r  cpu/id_ex/pc[26]_i_4/O
                         net (fo=1, routed)           0.996    22.913    cpu/id_ex/pc[26]_i_4_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.037 r  cpu/id_ex/pc[26]_i_1/O
                         net (fo=2, routed)           1.225    24.261    cpu/if_id/D[26]
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124    24.385 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           1.163    25.548    pdu/hexplay_en_OBUF[6]_inst_i_14_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.124    25.672 r  pdu/hexplay_en_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000    25.672    pdu/data6[2]
    SLICE_X48Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    25.884 r  pdu/hexplay_en_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.257    27.141    pdu/hexplay_en_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.299    27.440 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.764    28.204    pdu/seg_a__27[2]
    SLICE_X53Y90         LUT4 (Prop_lut4_I1_O)        0.118    28.322 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.081    32.403    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    36.161 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.161    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.945ns  (logic 7.059ns (19.639%)  route 28.886ns (80.361%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.488    21.793    cpu/id_ex/alu_z
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.917 r  cpu/id_ex/pc[26]_i_4/O
                         net (fo=1, routed)           0.996    22.913    cpu/id_ex/pc[26]_i_4_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.037 r  cpu/id_ex/pc[26]_i_1/O
                         net (fo=2, routed)           1.225    24.261    cpu/if_id/D[26]
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124    24.385 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           1.163    25.548    pdu/hexplay_en_OBUF[6]_inst_i_14_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.124    25.672 r  pdu/hexplay_en_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000    25.672    pdu/data6[2]
    SLICE_X48Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    25.884 r  pdu/hexplay_en_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.257    27.141    pdu/hexplay_en_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.299    27.440 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.764    28.204    pdu/seg_a__27[2]
    SLICE_X53Y90         LUT4 (Prop_lut4_I1_O)        0.124    28.328 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.039    32.368    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    35.945 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.945    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.575ns  (logic 7.246ns (20.368%)  route 28.329ns (79.632%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.488    21.793    cpu/id_ex/alu_z
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.917 r  cpu/id_ex/pc[26]_i_4/O
                         net (fo=1, routed)           0.996    22.913    cpu/id_ex/pc[26]_i_4_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.037 r  cpu/id_ex/pc[26]_i_1/O
                         net (fo=2, routed)           1.225    24.261    cpu/if_id/D[26]
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124    24.385 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           1.163    25.548    pdu/hexplay_en_OBUF[6]_inst_i_14_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.124    25.672 r  pdu/hexplay_en_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000    25.672    pdu/data6[2]
    SLICE_X48Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    25.884 r  pdu/hexplay_en_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.257    27.141    pdu/hexplay_en_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.299    27.440 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.768    28.208    pdu/seg_a__27[2]
    SLICE_X53Y90         LUT4 (Prop_lut4_I1_O)        0.119    28.327 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.479    31.806    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    35.575 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    35.575    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.481ns  (logic 7.265ns (20.476%)  route 28.216ns (79.524%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.488    21.793    cpu/id_ex/alu_z
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.917 r  cpu/id_ex/pc[26]_i_4/O
                         net (fo=1, routed)           0.996    22.913    cpu/id_ex/pc[26]_i_4_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.037 r  cpu/id_ex/pc[26]_i_1/O
                         net (fo=2, routed)           1.225    24.261    cpu/if_id/D[26]
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124    24.385 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           1.163    25.548    pdu/hexplay_en_OBUF[6]_inst_i_14_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.124    25.672 r  pdu/hexplay_en_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000    25.672    pdu/data6[2]
    SLICE_X48Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    25.884 r  pdu/hexplay_en_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.257    27.141    pdu/hexplay_en_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.299    27.440 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669    28.109    pdu/seg_a__27[2]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.154    28.263 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.465    31.728    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    35.481 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.481    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.380ns  (logic 7.016ns (19.829%)  route 28.364ns (80.171%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.488    21.793    cpu/id_ex/alu_z
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.917 r  cpu/id_ex/pc[26]_i_4/O
                         net (fo=1, routed)           0.996    22.913    cpu/id_ex/pc[26]_i_4_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.037 r  cpu/id_ex/pc[26]_i_1/O
                         net (fo=2, routed)           1.225    24.261    cpu/if_id/D[26]
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124    24.385 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           1.163    25.548    pdu/hexplay_en_OBUF[6]_inst_i_14_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.124    25.672 r  pdu/hexplay_en_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000    25.672    pdu/data6[2]
    SLICE_X48Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    25.884 r  pdu/hexplay_en_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.257    27.141    pdu/hexplay_en_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.299    27.440 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.768    28.208    pdu/seg_a__27[2]
    SLICE_X53Y90         LUT4 (Prop_lut4_I2_O)        0.124    28.332 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.514    31.846    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    35.380 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.380    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.911ns  (logic 6.975ns (19.979%)  route 27.936ns (80.020%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.488    21.793    cpu/id_ex/alu_z
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.917 r  cpu/id_ex/pc[26]_i_4/O
                         net (fo=1, routed)           0.996    22.913    cpu/id_ex/pc[26]_i_4_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.037 r  cpu/id_ex/pc[26]_i_1/O
                         net (fo=2, routed)           1.225    24.261    cpu/if_id/D[26]
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124    24.385 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           1.163    25.548    pdu/hexplay_en_OBUF[6]_inst_i_14_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.124    25.672 r  pdu/hexplay_en_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000    25.672    pdu/data6[2]
    SLICE_X48Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    25.884 r  pdu/hexplay_en_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.257    27.141    pdu/hexplay_en_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.299    27.440 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669    28.109    pdu/seg_a__27[2]
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.124    28.233 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.185    31.418    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    34.911 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.911    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.639ns  (logic 7.019ns (20.265%)  route 27.619ns (79.735%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.488    21.793    cpu/id_ex/alu_z
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.917 r  cpu/id_ex/pc[26]_i_4/O
                         net (fo=1, routed)           0.996    22.913    cpu/id_ex/pc[26]_i_4_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.037 r  cpu/id_ex/pc[26]_i_1/O
                         net (fo=2, routed)           1.225    24.261    cpu/if_id/D[26]
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124    24.385 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           1.163    25.548    pdu/hexplay_en_OBUF[6]_inst_i_14_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.124    25.672 r  pdu/hexplay_en_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000    25.672    pdu/data6[2]
    SLICE_X48Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    25.884 r  pdu/hexplay_en_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.257    27.141    pdu/hexplay_en_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.299    27.440 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.596    28.036    pdu/seg_a__27[2]
    SLICE_X53Y91         LUT4 (Prop_lut4_I2_O)        0.124    28.160 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.942    31.101    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    34.639 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.639    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/pc_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.837ns  (logic 2.599ns (10.903%)  route 21.238ns (89.097%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.526    21.831    cpu/id_ex/alu_z
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.955 r  cpu/id_ex/pc[25]_i_4/O
                         net (fo=1, routed)           1.027    22.982    cpu/id_ex/pc[25]_i_4_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.106 r  cpu/id_ex/pc[25]_i_1/O
                         net (fo=2, routed)           0.731    23.837    cpu/pcin[25]
    SLICE_X31Y94         FDCE                                         r  cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/pc_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.798ns  (logic 2.599ns (10.921%)  route 21.199ns (89.079%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.488    21.793    cpu/id_ex/alu_z
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.124    21.917 r  cpu/id_ex/pc[26]_i_4/O
                         net (fo=1, routed)           0.996    22.913    cpu/id_ex/pc[26]_i_4_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.037 r  cpu/id_ex/pc[26]_i_1/O
                         net (fo=2, routed)           0.762    23.798    cpu/pcin[26]
    SLICE_X30Y95         FDCE                                         r  cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/Regwrite_wb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/pc_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.731ns  (logic 2.599ns (10.952%)  route 21.132ns (89.048%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE                         0.000     0.000 r  cpu/mem_wb/Regwrite_wb_reg/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/mem_wb/Regwrite_wb_reg/Q
                         net (fo=36, routed)          1.534     1.990    cpu/mem_wb/ctrlw[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.884     2.998    cpu/id_ex/p_4_in
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.122 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          4.454     7.576    cpu/id_ex/ForwardB[0]
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.700 r  cpu/id_ex/b_mem[20]_i_1/O
                         net (fo=2, routed)           1.029     8.730    cpu/id_ex/alu_result_mem_reg[31][20]
    SLICE_X45Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.854 r  cpu/id_ex/alu_result_mem[20]_i_10/O
                         net (fo=5, routed)           1.045     9.899    cpu/id_ex/alu_op2[20]
    SLICE_X51Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.023 r  cpu/id_ex/alu_result_mem[30]_i_12/O
                         net (fo=30, routed)          3.126    13.149    cpu/id_ex/alu_result_mem[30]_i_12_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  cpu/id_ex/alu_result_mem[27]_i_8/O
                         net (fo=1, routed)           1.129    14.402    cpu/id_ex/alu_result_mem[27]_i_8_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.526 f  cpu/id_ex/alu_result_mem[27]_i_4/O
                         net (fo=1, routed)           0.000    14.526    cpu/id_ex/alu_result_mem[27]_i_4_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    14.771 f  cpu/id_ex/alu_result_mem_reg[27]_i_2/O
                         net (fo=3, routed)           0.854    15.625    cpu/id_ex/alu/result[27]
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.327    15.952 f  cpu/id_ex/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.671    16.623    cpu/id_ex/FSM_sequential_state[1]_i_10_n_0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.331    16.954 r  cpu/id_ex/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.228    18.181    cpu/id_ex/FSM_sequential_state[1]_i_4_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.305 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.449    21.754    cpu/id_ex/alu_z
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.878 r  cpu/id_ex/pc[22]_i_4/O
                         net (fo=1, routed)           1.123    23.001    cpu/id_ex/pc[22]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.125 r  cpu/id_ex/pc[22]_i_1/O
                         net (fo=2, routed)           0.606    23.731    cpu/pcin[22]
    SLICE_X31Y95         FDCE                                         r  cpu/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[2]/C
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[2]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/pc_add_imm_mem[2]
    SLICE_X39Y79         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[26]/C
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[26]/Q
                         net (fo=1, routed)           0.101     0.242    cpu/mem_wb/pc_add_4_wb_reg[31]_0[25]
    SLICE_X39Y99         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[5]/C
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[5]/Q
                         net (fo=1, routed)           0.101     0.242    cpu/mem_wb/pc_add_imm_mem[5]
    SLICE_X41Y80         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[29]/C
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_4_mem_reg[29]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/pc_add_4_wb_reg[31]_0[28]
    SLICE_X40Y100        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[2]/C
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_4_mem_reg[2]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/pc_add_4_wb_reg[31]_0[1]
    SLICE_X40Y77         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[4]/C
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_4_mem_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/pc_add_4_wb_reg[31]_0[3]
    SLICE_X44Y81         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[4]/C
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_imm_mem_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/pc_add_imm_mem[4]
    SLICE_X36Y80         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[30]/C
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[30]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_imm_mem[30]
    SLICE_X39Y98         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[8]/C
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_imm_mem[8]
    SLICE_X37Y84         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[1]/C
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    cpu/mem_wb/pc_add_4_wb_reg[31]_0[0]
    SLICE_X48Y80         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.761ns  (logic 6.181ns (27.158%)  route 16.580ns (72.842%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.616     5.219    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     5.638 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         7.828    13.466    cpu/regs/dpra[2]
    SLICE_X59Y89         MUXF7 (Prop_muxf7_S_O)       0.451    13.917 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000    13.917    cpu/regs/hexplay_en_OBUF[6]_inst_i_466_n_0
    SLICE_X59Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    14.011 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           0.720    14.731    cpu/regs/hexplay_en_OBUF[6]_inst_i_394_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.316    15.047 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_232/O
                         net (fo=1, routed)           1.150    16.197    pdu/rf_data[23]
    SLICE_X48Y87         LUT4 (Prop_lut4_I3_O)        0.152    16.349 r  pdu/hexplay_en_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.936    17.285    pdu/hexplay_en_OBUF[6]_inst_i_70_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    17.611 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.611    pdu/data5[3]
    SLICE_X48Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    17.828 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.928    18.756    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.299    19.055 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.937    19.992    pdu/seg_a__27[3]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.150    20.142 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.081    24.223    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    27.980 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.980    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.513ns  (logic 5.975ns (26.540%)  route 16.538ns (73.460%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.616     5.219    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     5.638 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         7.828    13.466    cpu/regs/dpra[2]
    SLICE_X59Y89         MUXF7 (Prop_muxf7_S_O)       0.451    13.917 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000    13.917    cpu/regs/hexplay_en_OBUF[6]_inst_i_466_n_0
    SLICE_X59Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    14.011 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           0.720    14.731    cpu/regs/hexplay_en_OBUF[6]_inst_i_394_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.316    15.047 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_232/O
                         net (fo=1, routed)           1.150    16.197    pdu/rf_data[23]
    SLICE_X48Y87         LUT4 (Prop_lut4_I3_O)        0.152    16.349 r  pdu/hexplay_en_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.936    17.285    pdu/hexplay_en_OBUF[6]_inst_i_70_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    17.611 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.611    pdu/data5[3]
    SLICE_X48Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    17.828 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.928    18.756    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.299    19.055 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.937    19.992    pdu/seg_a__27[3]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.124    20.116 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.039    24.155    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    27.732 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.732    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.979ns  (logic 6.193ns (28.176%)  route 15.786ns (71.824%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.616     5.219    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     5.638 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         7.828    13.466    cpu/regs/dpra[2]
    SLICE_X59Y89         MUXF7 (Prop_muxf7_S_O)       0.451    13.917 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000    13.917    cpu/regs/hexplay_en_OBUF[6]_inst_i_466_n_0
    SLICE_X59Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    14.011 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           0.720    14.731    cpu/regs/hexplay_en_OBUF[6]_inst_i_394_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.316    15.047 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_232/O
                         net (fo=1, routed)           1.150    16.197    pdu/rf_data[23]
    SLICE_X48Y87         LUT4 (Prop_lut4_I3_O)        0.152    16.349 r  pdu/hexplay_en_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.936    17.285    pdu/hexplay_en_OBUF[6]_inst_i_70_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    17.611 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.611    pdu/data5[3]
    SLICE_X48Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    17.828 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.928    18.756    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.299    19.055 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.745    19.800    pdu/seg_a__27[3]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.150    19.950 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.479    23.429    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    27.198 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.198    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.803ns  (logic 6.180ns (28.346%)  route 15.623ns (71.654%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.616     5.219    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     5.638 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         7.828    13.466    cpu/regs/dpra[2]
    SLICE_X59Y89         MUXF7 (Prop_muxf7_S_O)       0.451    13.917 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000    13.917    cpu/regs/hexplay_en_OBUF[6]_inst_i_466_n_0
    SLICE_X59Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    14.011 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           0.720    14.731    cpu/regs/hexplay_en_OBUF[6]_inst_i_394_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.316    15.047 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_232/O
                         net (fo=1, routed)           1.150    16.197    pdu/rf_data[23]
    SLICE_X48Y87         LUT4 (Prop_lut4_I3_O)        0.152    16.349 r  pdu/hexplay_en_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.936    17.285    pdu/hexplay_en_OBUF[6]_inst_i_70_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    17.611 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.611    pdu/data5[3]
    SLICE_X48Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    17.828 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.928    18.756    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.299    19.055 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.595    19.650    pdu/seg_a__27[3]
    SLICE_X53Y92         LUT4 (Prop_lut4_I0_O)        0.153    19.803 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.465    23.269    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    27.022 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.022    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.753ns  (logic 5.932ns (27.268%)  route 15.822ns (72.732%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.616     5.219    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     5.638 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         7.828    13.466    cpu/regs/dpra[2]
    SLICE_X59Y89         MUXF7 (Prop_muxf7_S_O)       0.451    13.917 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000    13.917    cpu/regs/hexplay_en_OBUF[6]_inst_i_466_n_0
    SLICE_X59Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    14.011 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           0.720    14.731    cpu/regs/hexplay_en_OBUF[6]_inst_i_394_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.316    15.047 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_232/O
                         net (fo=1, routed)           1.150    16.197    pdu/rf_data[23]
    SLICE_X48Y87         LUT4 (Prop_lut4_I3_O)        0.152    16.349 f  pdu/hexplay_en_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.936    17.285    pdu/hexplay_en_OBUF[6]_inst_i_70_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    17.611 f  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.611    pdu/data5[3]
    SLICE_X48Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    17.828 f  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.928    18.756    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.299    19.055 f  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.745    19.800    pdu/seg_a__27[3]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.924 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.514    23.438    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    26.972 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.972    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.234ns  (logic 5.891ns (27.743%)  route 15.343ns (72.256%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.616     5.219    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     5.638 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         7.828    13.466    cpu/regs/dpra[2]
    SLICE_X59Y89         MUXF7 (Prop_muxf7_S_O)       0.451    13.917 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000    13.917    cpu/regs/hexplay_en_OBUF[6]_inst_i_466_n_0
    SLICE_X59Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    14.011 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           0.720    14.731    cpu/regs/hexplay_en_OBUF[6]_inst_i_394_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.316    15.047 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_232/O
                         net (fo=1, routed)           1.150    16.197    pdu/rf_data[23]
    SLICE_X48Y87         LUT4 (Prop_lut4_I3_O)        0.152    16.349 r  pdu/hexplay_en_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.936    17.285    pdu/hexplay_en_OBUF[6]_inst_i_70_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    17.611 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.611    pdu/data5[3]
    SLICE_X48Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    17.828 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.928    18.756    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.299    19.055 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.595    19.650    pdu/seg_a__27[3]
    SLICE_X53Y92         LUT4 (Prop_lut4_I0_O)        0.124    19.774 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.185    22.960    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    26.453 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.453    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.122ns  (logic 5.935ns (28.100%)  route 15.187ns (71.900%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.616     5.219    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     5.638 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         7.828    13.466    cpu/regs/dpra[2]
    SLICE_X59Y89         MUXF7 (Prop_muxf7_S_O)       0.451    13.917 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_466/O
                         net (fo=1, routed)           0.000    13.917    cpu/regs/hexplay_en_OBUF[6]_inst_i_466_n_0
    SLICE_X59Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    14.011 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_394/O
                         net (fo=1, routed)           0.720    14.731    cpu/regs/hexplay_en_OBUF[6]_inst_i_394_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.316    15.047 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_232/O
                         net (fo=1, routed)           1.150    16.197    pdu/rf_data[23]
    SLICE_X48Y87         LUT4 (Prop_lut4_I3_O)        0.152    16.349 r  pdu/hexplay_en_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.936    17.285    pdu/hexplay_en_OBUF[6]_inst_i_70_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    17.611 r  pdu/hexplay_en_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    17.611    pdu/data5[3]
    SLICE_X48Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    17.828 r  pdu/hexplay_en_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.928    18.756    pdu/hexplay_en_OBUF[6]_inst_i_7_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.299    19.055 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.683    19.738    pdu/seg_a__27[3]
    SLICE_X53Y91         LUT4 (Prop_lut4_I0_O)        0.124    19.862 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.942    22.804    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    26.341 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.341    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.271ns (43.189%)  route 5.617ns (56.811%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.616     5.219    pdu/clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.419     5.638 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         2.120     7.757    pdu/dpra[2]
    SLICE_X48Y85         LUT5 (Prop_lut5_I4_O)        0.299     8.056 r  pdu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.498    11.554    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.107 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.107    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.881ns  (logic 4.100ns (41.499%)  route 5.780ns (58.501%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.614     5.217    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  pdu/check_r_reg[1]/Q
                         net (fo=75, routed)          2.099     7.772    pdu/led_OBUF[6]
    SLICE_X52Y83         LUT5 (Prop_lut5_I2_O)        0.124     7.896 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.681    11.577    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.097 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.097    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 4.216ns (44.770%)  route 5.201ns (55.230%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.227    pdu/clk_IBUF_BUFG
    SLICE_X54Y91         FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.518     5.745 r  pdu/cnt_reg[19]/Q
                         net (fo=13, routed)          1.162     6.907    pdu/sel0[2]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.031 r  pdu/hexplay_se_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.039    11.070    hexplay_se_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.645 r  hexplay_se_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.645    hexplay_se[2]
    T9                                                                r  hexplay_se[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.231ns (34.245%)  route 0.444ns (65.755%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.476    pdu/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.288     1.906    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.951 r  cpu/ex_mem/mem_rd_reg[3]_i_2/O
                         net (fo=1, routed)           0.155     2.106    cpu/ex_mem/mem_rd_reg[3]_i_2_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.151 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.151    cpu/mem_wb/mem_rd_reg_reg[31]_1[3]
    SLICE_X51Y80         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.231ns (32.324%)  route 0.484ns (67.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.560     1.479    pdu/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.288     1.908    cpu/ex_mem/valid_r
    SLICE_X51Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.953 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.196     2.149    cpu/ex_mem/mem_rd_reg[0]_i_2_n_0
    SLICE_X49Y81         LUT5 (Prop_lut5_I1_O)        0.045     2.194 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.194    cpu/mem_wb/mem_rd_reg_reg[31]_1[0]
    SLICE_X49Y81         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.231ns (31.148%)  route 0.511ns (68.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.346     1.968    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.013 r  cpu/ex_mem/mem_rd_reg[1]_i_2/O
                         net (fo=1, routed)           0.164     2.177    cpu/ex_mem/mem_rd_reg[1]_i_2_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.222 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.222    cpu/mem_wb/mem_rd_reg_reg[31]_1[1]
    SLICE_X50Y80         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.231ns (30.808%)  route 0.519ns (69.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.373     1.995    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X48Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.040 r  cpu/ex_mem/mem_rd_reg[2]_i_2/O
                         net (fo=1, routed)           0.146     2.186    cpu/ex_mem/mem_rd_reg[2]_i_2_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.231 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.231    cpu/mem_wb/mem_rd_reg_reg[31]_1[2]
    SLICE_X48Y79         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.972ns  (logic 0.231ns (23.754%)  route 0.741ns (76.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.476    pdu/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.453     2.070    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  cpu/ex_mem/mem_rd_reg[4]_i_2/O
                         net (fo=1, routed)           0.289     2.404    cpu/ex_mem/mem_rd_reg[4]_i_2_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.045     2.449 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.449    cpu/mem_wb/mem_rd_reg_reg[31]_1[4]
    SLICE_X44Y81         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.437ns (55.221%)  route 1.165ns (44.779%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X48Y81         FDPE                                         r  pdu/out0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  pdu/out0_r_reg[3]/Q
                         net (fo=1, routed)           0.164     1.783    pdu/out0_r[3]
    SLICE_X48Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.002     2.830    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.081 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.081    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/ready_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.397ns (53.634%)  route 1.208ns (46.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.560     1.479    pdu/clk_IBUF_BUFG
    SLICE_X48Y82         FDPE                                         r  pdu/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.620 r  pdu/ready_r_reg/Q
                         net (fo=1, routed)           1.208     2.828    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.084 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.084    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.479ns (55.626%)  route 1.180ns (44.374%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X48Y81         FDPE                                         r  pdu/out0_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.606 r  pdu/out0_r_reg[4]/Q
                         net (fo=1, routed)           0.253     1.859    pdu/out0_r[4]
    SLICE_X48Y85         LUT5 (Prop_lut5_I0_O)        0.099     1.958 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.927     2.885    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.138 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.138    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.445ns (54.067%)  route 1.228ns (45.933%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X54Y91         FDCE                                         r  pdu/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  pdu/cnt_reg[17]/Q
                         net (fo=25, routed)          0.263     1.909    pdu/sel0[0]
    SLICE_X52Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.954 r  pdu/hexplay_se_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.965     2.919    hexplay_se_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.156 r  hexplay_se_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.156    hexplay_se[0]
    J17                                                               r  hexplay_se[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.422ns (52.532%)  route 1.285ns (47.468%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X48Y81         FDPE                                         r  pdu/out0_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  pdu/out0_r_reg[1]/Q
                         net (fo=1, routed)           0.331     1.951    pdu/out0_r[1]
    SLICE_X48Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.996 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.954     2.949    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.185 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.185    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.901ns  (logic 1.508ns (6.885%)  route 20.393ns (93.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)       20.393    21.901    pdu/sw_IBUF[7]
    SLICE_X49Y93         FDCE                                         f  pdu/out1_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.513     4.936    pdu/clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  pdu/out1_r_reg[24]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.901ns  (logic 1.508ns (6.885%)  route 20.393ns (93.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)       20.393    21.901    pdu/sw_IBUF[7]
    SLICE_X49Y93         FDCE                                         f  pdu/out1_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.513     4.936    pdu/clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  pdu/out1_r_reg[27]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/check_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.071ns  (logic 1.508ns (14.974%)  route 8.563ns (85.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)        8.563    10.071    pdu/sw_IBUF[7]
    SLICE_X53Y81         FDCE                                         f  pdu/check_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494     4.917    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/check_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.071ns  (logic 1.508ns (14.974%)  route 8.563ns (85.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)        8.563    10.071    pdu/sw_IBUF[7]
    SLICE_X53Y81         FDCE                                         f  pdu/check_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494     4.917    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/check_r_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_ah_plr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.071ns  (logic 1.508ns (14.974%)  route 8.563ns (85.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)        8.563    10.071    pdu/sw_IBUF[7]
    SLICE_X53Y81         FDCE                                         f  pdu/cnt_ah_plr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494     4.917    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_ah_plr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.071ns  (logic 1.508ns (14.974%)  route 8.563ns (85.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)        8.563    10.071    pdu/sw_IBUF[7]
    SLICE_X53Y81         FDCE                                         f  pdu/cnt_ah_plr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494     4.917    pdu/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[0]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.508ns (16.975%)  route 7.375ns (83.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)        7.375     8.883    pdu/sw_IBUF[7]
    SLICE_X55Y83         FDCE                                         f  pdu/cnt_m_rf_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.497     4.920    pdu/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.508ns (16.975%)  route 7.375ns (83.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)        7.375     8.883    pdu/sw_IBUF[7]
    SLICE_X55Y83         FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.497     4.920    pdu/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.508ns (16.975%)  route 7.375ns (83.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)        7.375     8.883    pdu/sw_IBUF[7]
    SLICE_X55Y83         FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.497     4.920    pdu/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.508ns (21.319%)  route 5.565ns (78.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1731, routed)        5.565     7.073    pdu/sw_IBUF[7]
    SLICE_X49Y89         FDCE                                         f  pdu/out1_r_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.511     4.934    pdu/clk_IBUF_BUFG
    SLICE_X49Y89         FDCE                                         r  pdu/out1_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[14]/C
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[14]/Q
                         net (fo=10, routed)          0.133     0.274    pdu/D[14]
    SLICE_X53Y89         FDPE                                         r  pdu/out1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.832     1.997    pdu/clk_IBUF_BUFG
    SLICE_X53Y89         FDPE                                         r  pdu/out1_r_reg[14]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.447%)  route 0.139ns (49.553%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[8]/C
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[8]/Q
                         net (fo=10, routed)          0.139     0.280    pdu/D[8]
    SLICE_X49Y84         FDCE                                         r  pdu/out1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.996    pdu/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  pdu/out1_r_reg[8]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.471%)  route 0.144ns (50.529%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[17]/C
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[17]/Q
                         net (fo=10, routed)          0.144     0.285    pdu/D[17]
    SLICE_X52Y93         FDCE                                         r  pdu/out1_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  pdu/out1_r_reg[17]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.432%)  route 0.184ns (56.568%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[13]/C
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[13]/Q
                         net (fo=10, routed)          0.184     0.325    pdu/D[13]
    SLICE_X51Y87         FDCE                                         r  pdu/out1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.996    pdu/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  pdu/out1_r_reg[13]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.438%)  route 0.191ns (57.562%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[2]/C
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[2]/Q
                         net (fo=11, routed)          0.191     0.332    pdu/D[2]
    SLICE_X43Y83         FDCE                                         r  pdu/out1_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.996    pdu/clk_IBUF_BUFG
    SLICE_X43Y83         FDCE                                         r  pdu/out1_r_reg[2]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.396%)  route 0.192ns (57.604%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[20]/C
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[20]/Q
                         net (fo=10, routed)          0.192     0.333    pdu/D[20]
    SLICE_X52Y93         FDPE                                         r  pdu/out1_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X52Y93         FDPE                                         r  pdu/out1_r_reg[20]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out0_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.498%)  route 0.199ns (58.502%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[1]/C
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[1]/Q
                         net (fo=11, routed)          0.199     0.340    pdu/D[1]
    SLICE_X48Y81         FDPE                                         r  pdu/out0_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.993    pdu/clk_IBUF_BUFG
    SLICE_X48Y81         FDPE                                         r  pdu/out0_r_reg[1]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.368%)  route 0.200ns (58.632%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[15]/C
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[15]/Q
                         net (fo=10, routed)          0.200     0.341    pdu/D[15]
    SLICE_X53Y89         FDCE                                         r  pdu/out1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.832     1.997    pdu/clk_IBUF_BUFG
    SLICE_X53Y89         FDCE                                         r  pdu/out1_r_reg[15]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.803%)  route 0.222ns (61.197%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[29]/C
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[29]/Q
                         net (fo=10, routed)          0.222     0.363    pdu/D[29]
    SLICE_X44Y92         FDCE                                         r  pdu/out1_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X44Y92         FDCE                                         r  pdu/out1_r_reg[29]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.438%)  route 0.226ns (61.563%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[25]/C
    SLICE_X45Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[25]/Q
                         net (fo=10, routed)          0.226     0.367    pdu/D[25]
    SLICE_X44Y90         FDPE                                         r  pdu/out1_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X44Y90         FDPE                                         r  pdu/out1_r_reg[25]/C





