Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'FlagW' [/home/jorughen/Desktop/AhoraSii/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'FlagW' [/home/jorughen/Desktop/AhoraSii/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [/home/jorughen/Desktop/AhoraSii/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [/home/jorughen/Desktop/AhoraSii/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/jorughen/Desktop/AhoraSii/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:146]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
