import{_ as o}from"./tapeout_4-b9a4fedf.js";import{_ as n}from"./plugin-vue_export-helper-c27b6911.js";import{r as s,o as i,c as a,a as l,w as c,d as e,e as r}from"./app-1ed3f6c2.js";const p={},d=e("p",null,"(Introducing the chips designed based on iEDA)",-1),h=e("p",null,[e("strong",null,"Tape-out Plan in 2024")],-1),u=e("img",{src:o,alt:"6",style:{zoom:"70%"},title:"The layout and board test results of the third chip design and tape-out supported by iEDA"},null,-1),m=e("p",null,'In April 2024, using the "YSYX" sixth phase or "Nanhu-G" design, a 28nm process, 5 million gate-level processor chip is expected to achieve a clock frequency of 400 MHz.',-1),_=e("p",null,"Highlights: Compared to previous tape-outs, the tools of this tape-out plan have the following improvements: Using iSTA to assist in the timing estimation of front-end RTL code development, supporting intelligent placement tools for macro cells, supporting timing-driven placement tools, and conducting tape-out design with the help of AiEDA.",-1);function g(f,v){const t=s("center");return i(),a("div",null,[d,h,u,l(t,null,{default:c(()=>[r("Schematic diagram of the process from GDS layout - chip - packaging - board - debugging")]),_:1}),m,_])}const y=n(p,[["render",g],["__file","index.html.vue"]]);export{y as default};
