/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aud_fmm_op_ctrl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 1:29p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 12:00:10 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_aud_fmm_op_ctrl.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 1:29p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_OP_CTRL_H__
#define BCHP_AUD_FMM_OP_CTRL_H__

/***************************************************************************
 *AUD_FMM_OP_CTRL - FMM-OP Control
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS       0x0063c000 /* Enable Status Register */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET          0x0063c004 /* Enable Set Register */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR        0x0063c008 /* Enable Clear Register */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT         0x0063c010 /* Synchronize pipeline buffer */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG          0x0063c020 /* Formatter stream configuration */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0         0x0063c030 /* SPDIF 0 formatter configuration */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1           0x0063c050 /* Flexible interface configuration 1 */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2           0x0063c054 /* Flexible interface configuration 1 */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER     0x0063c058 /* Flexible interface byte order */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_THROTTLE       0x0063c05c /* Flexible interface throttle */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG             0x0063c070 /* MAI formatter configuration */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT          0x0063c074 /* MAI format */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0     0x0063c100 /* SPDIF 0 MCLK configuration */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX       0x0063c110 /* Flexible interface MCLK configuration */
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG            0x0063c1fc /* Diagnostic output configuration */

/***************************************************************************
 *ENABLE_STATUS - Enable Status Register
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: reserved0 [31:20] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_reserved0_MASK          0xfff00000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_reserved0_SHIFT         20

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: ALIGN_I2S_SAMPLES [19:19] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_ALIGN_I2S_SAMPLES_MASK  0x00080000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_ALIGN_I2S_SAMPLES_SHIFT 19

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: ALIGN_FLEX_SAMPLES [18:18] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_ALIGN_FLEX_SAMPLES_MASK 0x00040000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_ALIGN_FLEX_SAMPLES_SHIFT 18

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: I2S_LRCK_ENA [17:17] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_I2S_LRCK_ENA_MASK       0x00020000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_I2S_LRCK_ENA_SHIFT      17

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: FLEX_LRCK_ENA [16:16] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_FLEX_LRCK_ENA_MASK      0x00010000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_FLEX_LRCK_ENA_SHIFT     16

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: reserved1 [15:09] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_reserved1_MASK          0x0000fe00
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_reserved1_SHIFT         9

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM_DBF_ENA [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM_DBF_ENA_MASK     0x00000100
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM_DBF_ENA_SHIFT    8

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM7_ENA_MASK        0x00000080
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM7_ENA_SHIFT       7

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM6_ENA_MASK        0x00000040
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM6_ENA_SHIFT       6

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM5_ENA_MASK        0x00000020
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM5_ENA_SHIFT       5

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM4_ENA_MASK        0x00000010
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM4_ENA_SHIFT       4

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM3_ENA_MASK        0x00000008
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM3_ENA_SHIFT       3

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM2_ENA_MASK        0x00000004
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM2_ENA_SHIFT       2

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM1_ENA_MASK        0x00000002
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM1_ENA_SHIFT       1

/* AUD_FMM_OP_CTRL :: ENABLE_STATUS :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM0_ENA_MASK        0x00000001
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_STATUS_STREAM0_ENA_SHIFT       0

/***************************************************************************
 *ENABLE_SET - Enable Set Register
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: ENABLE_SET :: reserved0 [31:20] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_reserved0_MASK             0xfff00000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_reserved0_SHIFT            20

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: ALIGN_I2S_SAMPLES [19:19] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_ALIGN_I2S_SAMPLES_MASK     0x00080000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_ALIGN_I2S_SAMPLES_SHIFT    19

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: ALIGN_FLEX_SAMPLES [18:18] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_ALIGN_FLEX_SAMPLES_MASK    0x00040000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_ALIGN_FLEX_SAMPLES_SHIFT   18

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: I2S_LRCK_ENA [17:17] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_I2S_LRCK_ENA_MASK          0x00020000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_I2S_LRCK_ENA_SHIFT         17

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: FLEX_LRCK_ENA [16:16] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_FLEX_LRCK_ENA_MASK         0x00010000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_FLEX_LRCK_ENA_SHIFT        16

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: reserved1 [15:09] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_reserved1_MASK             0x0000fe00
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_reserved1_SHIFT            9

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM_DBF_ENA [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM_DBF_ENA_MASK        0x00000100
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM_DBF_ENA_SHIFT       8

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM7_ENA_MASK           0x00000080
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM7_ENA_SHIFT          7

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM6_ENA_MASK           0x00000040
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM6_ENA_SHIFT          6

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM5_ENA_MASK           0x00000020
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM5_ENA_SHIFT          5

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM4_ENA_MASK           0x00000010
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM4_ENA_SHIFT          4

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM3_ENA_MASK           0x00000008
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM3_ENA_SHIFT          3

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM2_ENA_MASK           0x00000004
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM2_ENA_SHIFT          2

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM1_ENA_MASK           0x00000002
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM1_ENA_SHIFT          1

/* AUD_FMM_OP_CTRL :: ENABLE_SET :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM0_ENA_MASK           0x00000001
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_SET_STREAM0_ENA_SHIFT          0

/***************************************************************************
 *ENABLE_CLEAR - Enable Clear Register
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: reserved0 [31:20] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_reserved0_MASK           0xfff00000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_reserved0_SHIFT          20

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: ALIGN_I2S_SAMPLES [19:19] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_ALIGN_I2S_SAMPLES_MASK   0x00080000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_ALIGN_I2S_SAMPLES_SHIFT  19

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: ALIGN_FLEX_SAMPLES [18:18] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_ALIGN_FLEX_SAMPLES_MASK  0x00040000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_ALIGN_FLEX_SAMPLES_SHIFT 18

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: I2S_LRCK_ENA [17:17] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_I2S_LRCK_ENA_MASK        0x00020000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_I2S_LRCK_ENA_SHIFT       17

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: FLEX_LRCK_ENA [16:16] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_FLEX_LRCK_ENA_MASK       0x00010000
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_FLEX_LRCK_ENA_SHIFT      16

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: reserved1 [15:09] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_reserved1_MASK           0x0000fe00
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_reserved1_SHIFT          9

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM_DBF_ENA [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM_DBF_ENA_MASK      0x00000100
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM_DBF_ENA_SHIFT     8

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM7_ENA_MASK         0x00000080
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM7_ENA_SHIFT        7

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM6_ENA_MASK         0x00000040
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM6_ENA_SHIFT        6

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM5_ENA_MASK         0x00000020
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM5_ENA_SHIFT        5

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM4_ENA_MASK         0x00000010
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM4_ENA_SHIFT        4

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM3_ENA_MASK         0x00000008
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM3_ENA_SHIFT        3

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM2_ENA_MASK         0x00000004
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM2_ENA_SHIFT        2

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM1_ENA_MASK         0x00000002
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM1_ENA_SHIFT        1

/* AUD_FMM_OP_CTRL :: ENABLE_CLEAR :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM0_ENA_MASK         0x00000001
#define BCHP_AUD_FMM_OP_CTRL_ENABLE_CLEAR_STREAM0_ENA_SHIFT        0

/***************************************************************************
 *TIMING_INIT - Synchronize pipeline buffer
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: TIMING_INIT :: reserved0 [31:17] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_reserved0_MASK            0xfffe0000
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_reserved0_SHIFT           17

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: ALIGN_FS [16:16] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_FS_MASK             0x00010000
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_FS_SHIFT            16

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: reserved1 [15:13] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_reserved1_MASK            0x0000e000
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_reserved1_SHIFT           13

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: ALIGN_ENA_SPDIF [12:12] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_SPDIF_MASK      0x00001000
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_SPDIF_SHIFT     12

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: ALIGN_ENA_FLEX [11:11] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_FLEX_MASK       0x00000800
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_FLEX_SHIFT      11

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: ALIGN_ENA_I2S2 [10:10] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_I2S2_MASK       0x00000400
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_I2S2_SHIFT      10

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: ALIGN_ENA_I2S1 [09:09] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_I2S1_MASK       0x00000200
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_I2S1_SHIFT      9

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: ALIGN_ENA_I2S0 [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_I2S0_MASK       0x00000100
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_ALIGN_ENA_I2S0_SHIFT      8

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: reserved2 [07:05] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_reserved2_MASK            0x000000e0
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_reserved2_SHIFT           5

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: INIT_FSCNT_SPDIF0 [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_SPDIF0_MASK    0x00000010
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_SPDIF0_SHIFT   4

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: INIT_FSCNT_FLEX [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_FLEX_MASK      0x00000008
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_FLEX_SHIFT     3

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: INIT_FSCNT_I2S2 [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_I2S2_MASK      0x00000004
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_I2S2_SHIFT     2

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: INIT_FSCNT_I2S1 [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_I2S1_MASK      0x00000002
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_I2S1_SHIFT     1

/* AUD_FMM_OP_CTRL :: TIMING_INIT :: INIT_FSCNT_I2S0 [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_I2S0_MASK      0x00000001
#define BCHP_AUD_FMM_OP_CTRL_TIMING_INIT_INIT_FSCNT_I2S0_SHIFT     0

/***************************************************************************
 *STREAM_CFG - Formatter stream configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: STREAM_CFG :: reserved0 [31:25] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_reserved0_MASK             0xfe000000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_reserved0_SHIFT            25

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: MAI_SEL [24:24] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_MAI_SEL_MASK               0x01000000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_MAI_SEL_SHIFT              24
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_MAI_SEL_STRM0              0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_MAI_SEL_STRM1              1

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: reserved1 [23:23] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_reserved1_MASK             0x00800000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_reserved1_SHIFT            23

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: FLEX_USE_SPDIF [22:22] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_USE_SPDIF_MASK        0x00400000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_USE_SPDIF_SHIFT       22
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_USE_SPDIF_Stream_Has_SPDIF 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_USE_SPDIF_Stream_Has_PCM 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: FLEX_SEL [21:20] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_SEL_MASK              0x00300000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_SEL_SHIFT             20
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_SEL_STRM0             0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_SEL_STRM1             1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_SEL_Reserved          2
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_FLEX_SEL_STRM5             3

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: reserved2 [19:19] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_reserved2_MASK             0x00080000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_reserved2_SHIFT            19

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: STRM1_TMG_SRC_SEL [18:16] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_MASK     0x00070000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_SHIFT    16
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_SPDIF    0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_Flex     1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_Hifidac0 2
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_I2S0     3
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_FS0      4
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_FS1      5
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_Hifidac1 6
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_STRM1_TMG_SRC_SEL_I2S1     7

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: WAIT_FOR_VALID7 [15:15] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID7_MASK       0x00008000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID7_SHIFT      15
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID7_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID7_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: WAIT_FOR_VALID6 [14:14] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID6_MASK       0x00004000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID6_SHIFT      14
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID6_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID6_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: WAIT_FOR_VALID5 [13:13] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID5_MASK       0x00002000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID5_SHIFT      13
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID5_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID5_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: WAIT_FOR_VALID4 [12:12] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID4_MASK       0x00001000
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID4_SHIFT      12
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID4_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID4_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: WAIT_FOR_VALID3 [11:11] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID3_MASK       0x00000800
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID3_SHIFT      11
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID3_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID3_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: WAIT_FOR_VALID2 [10:10] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID2_MASK       0x00000400
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID2_SHIFT      10
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID2_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID2_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: WAIT_FOR_VALID1 [09:09] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID1_MASK       0x00000200
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID1_SHIFT      9
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID1_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID1_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: WAIT_FOR_VALID0 [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID0_MASK       0x00000100
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID0_SHIFT      8
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID0_Holdoff_request 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_WAIT_FOR_VALID0_Keep_requesting 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: IGNORE_FIRST_UNDERFLOW7 [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW7_MASK 0x00000080
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW7_SHIFT 7
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW7_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW7_Dont_ignore 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: IGNORE_FIRST_UNDERFLOW6 [06:06] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW6_MASK 0x00000040
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW6_SHIFT 6
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW6_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW6_Dont_ignore 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: IGNORE_FIRST_UNDERFLOW5 [05:05] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW5_MASK 0x00000020
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW5_SHIFT 5
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW5_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW5_Dont_ignore 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: IGNORE_FIRST_UNDERFLOW4 [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW4_MASK 0x00000010
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW4_SHIFT 4
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW4_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW4_Dont_ignore 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: IGNORE_FIRST_UNDERFLOW3 [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW3_MASK 0x00000008
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW3_SHIFT 3
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW3_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW3_Dont_ignore 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: IGNORE_FIRST_UNDERFLOW2 [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW2_MASK 0x00000004
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW2_SHIFT 2
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW2_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW2_Dont_ignore 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: IGNORE_FIRST_UNDERFLOW1 [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW1_MASK 0x00000002
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW1_SHIFT 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW1_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW1_Dont_ignore 0

/* AUD_FMM_OP_CTRL :: STREAM_CFG :: IGNORE_FIRST_UNDERFLOW0 [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW0_MASK 0x00000001
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW0_SHIFT 0
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW0_Ignore 1
#define BCHP_AUD_FMM_OP_CTRL_STREAM_CFG_IGNORE_FIRST_UNDERFLOW0_Dont_ignore 0

/***************************************************************************
 *SPDIF_CFG_0 - SPDIF 0 formatter configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: reserved0 [31:26] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved0_MASK            0xfc000000
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved0_SHIFT           26

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: LR_SELECT [25:24] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_MASK            0x03000000
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_SHIFT           24
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_Normal          0
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_Both_Get_Left   1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_Both_Get_Right  2
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LR_SELECT_Swap            3

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: reserved1 [23:09] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved1_MASK            0x00fffe00
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved1_SHIFT           9

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: LIMIT_TO_16_BITS [08:08] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LIMIT_TO_16_BITS_MASK     0x00000100
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LIMIT_TO_16_BITS_SHIFT    8
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LIMIT_TO_16_BITS_Enable_limit 1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_LIMIT_TO_16_BITS_Disable_limit 0

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: reserved2 [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved2_MASK            0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_reserved2_SHIFT           4

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: PREAM_POL [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_PREAM_POL_MASK            0x00000008
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_PREAM_POL_SHIFT           3
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_PREAM_POL_High            1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_PREAM_POL_Transition      0

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: SOFT_PARITY [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_SOFT_PARITY_MASK          0x00000004
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_SOFT_PARITY_SHIFT         2
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_SOFT_PARITY_Soft          1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_SOFT_PARITY_Hard          0

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: DATA_ENABLE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_DATA_ENABLE_MASK          0x00000002
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_DATA_ENABLE_SHIFT         1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_DATA_ENABLE_Enable        1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_DATA_ENABLE_Disable       0

/* AUD_FMM_OP_CTRL :: SPDIF_CFG_0 :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_CLOCK_ENABLE_MASK         0x00000001
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_CLOCK_ENABLE_SHIFT        0
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_CLOCK_ENABLE_Enable       1
#define BCHP_AUD_FMM_OP_CTRL_SPDIF_CFG_0_CLOCK_ENABLE_Disable      0

/***************************************************************************
 *I2S_CFG_%i - I2S 0..2 formatter configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_ARRAY_BASE                  0x0063c040
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_ARRAY_START                 0
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_ARRAY_END                   2
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *I2S_CFG_%i - I2S 0..2 formatter configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: reserved0 [31:26] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_reserved0_MASK              0xfc000000
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_reserved0_SHIFT             26

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: LR_SELECT [25:24] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LR_SELECT_MASK              0x03000000
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LR_SELECT_SHIFT             24
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LR_SELECT_Normal            0
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LR_SELECT_Both_Get_Left     1
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LR_SELECT_Both_Get_Right    2
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LR_SELECT_Swap              3

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: DATA_JUSTIFICATION [23:23] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_JUSTIFICATION_MASK     0x00800000
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_JUSTIFICATION_SHIFT    23
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_JUSTIFICATION_LSB      1
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_JUSTIFICATION_MSB      0

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: DATA_ALIGNMENT [22:22] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_ALIGNMENT_MASK         0x00400000
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_ALIGNMENT_SHIFT        22
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_ALIGNMENT_Delayed      1
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_ALIGNMENT_Aligned      0

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: SCLK_POLARITY [21:21] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_SCLK_POLARITY_MASK          0x00200000
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_SCLK_POLARITY_SHIFT         21
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_SCLK_POLARITY_Rising_aligned_with_sdata 1
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_SCLK_POLARITY_Falling_aligned_with_sdata 0

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: LRCK_POLARITY [20:20] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LRCK_POLARITY_MASK          0x00100000
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LRCK_POLARITY_SHIFT         20
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LRCK_POLARITY_High_for_left 1
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_LRCK_POLARITY_Low_for_left  0

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: SCLKS_PER_1FS_DIV32 [19:16] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_SCLKS_PER_1FS_DIV32_MASK    0x000f0000
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_SCLKS_PER_1FS_DIV32_SHIFT   16

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: reserved1 [15:13] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_reserved1_MASK              0x0000e000
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_reserved1_SHIFT             13

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: BITS_PER_SAMPLE [12:08] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_BITS_PER_SAMPLE_MASK        0x00001f00
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_BITS_PER_SAMPLE_SHIFT       8
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_BITS_PER_SAMPLE_Bitwidth32  0
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_BITS_PER_SAMPLE_Bitwidth24  24
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_BITS_PER_SAMPLE_Bitwidth20  20
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_BITS_PER_SAMPLE_Bitwidth18  18
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_BITS_PER_SAMPLE_Bitwidth16  16

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: reserved2 [07:02] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_reserved2_MASK              0x000000fc
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_reserved2_SHIFT             2

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: DATA_ENABLE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_ENABLE_MASK            0x00000002
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_ENABLE_SHIFT           1
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_ENABLE_Enable          1
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_DATA_ENABLE_Disable         0

/* AUD_FMM_OP_CTRL :: I2S_CFG_i :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_CLOCK_ENABLE_MASK           0x00000001
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_CLOCK_ENABLE_SHIFT          0
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_CLOCK_ENABLE_Enable         1
#define BCHP_AUD_FMM_OP_CTRL_I2S_CFG_i_CLOCK_ENABLE_Disable        0


/***************************************************************************
 *FLEX_CFG1 - Flexible interface configuration 1
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: reserved0 [31:14] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_reserved0_MASK              0xffffc000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_reserved0_SHIFT             14

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: SLAVE_STREAM [13:13] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SLAVE_STREAM_MASK           0x00002000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SLAVE_STREAM_SHIFT          13
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SLAVE_STREAM_Slave          1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SLAVE_STREAM_Dont_Slave     0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: IGNORE_VALID [12:12] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_IGNORE_VALID_MASK           0x00001000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_IGNORE_VALID_SHIFT          12
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_IGNORE_VALID_Ignore         1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_IGNORE_VALID_Dont_Ignore    0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: REQUEST_LOW [11:11] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_REQUEST_LOW_MASK            0x00000800
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_REQUEST_LOW_SHIFT           11
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_REQUEST_LOW_Active_low      1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_REQUEST_LOW_Active_high     0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: IGNORE_REQ_TO_SEND [10:10] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_IGNORE_REQ_TO_SEND_MASK     0x00000400
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_IGNORE_REQ_TO_SEND_SHIFT    10
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_IGNORE_REQ_TO_SEND_Ignore   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_IGNORE_REQ_TO_SEND_Dont_Ignore 0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: WORD_LENGTH [09:08] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_WORD_LENGTH_MASK            0x00000300
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_WORD_LENGTH_SHIFT           8
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_WORD_LENGTH_Reserved        3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_WORD_LENGTH_Length_32_bits  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_WORD_LENGTH_Length_16_bits  1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_WORD_LENGTH_Length_8_bits   0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: LSB_FIRST [07:07] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_LSB_FIRST_MASK              0x00000080
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_LSB_FIRST_SHIFT             7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_LSB_FIRST_LSB_first         1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_LSB_FIRST_MSB_first         0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: SYNC_LOW [06:06] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_LOW_MASK               0x00000040
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_LOW_SHIFT              6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_LOW_Active_low         1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_LOW_Active_high        0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: SYNC_FORMAT [05:05] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_FORMAT_MASK            0x00000020
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_FORMAT_SHIFT           5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_FORMAT_LR_type         1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_FORMAT_Normal          0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: SYNC_POSITION [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_POSITION_MASK          0x00000010
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_POSITION_SHIFT         4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_POSITION_Lead_by_one   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_POSITION_Aligned       0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: SYNC_LENGTH [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_LENGTH_MASK            0x00000008
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_LENGTH_SHIFT           3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_LENGTH_Entire_word     1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SYNC_LENGTH_One_bit_wide    0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: SCLK_CON_GAP [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SCLK_CON_GAP_MASK           0x00000004
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SCLK_CON_GAP_SHIFT          2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SCLK_CON_GAP_Continuous     1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SCLK_CON_GAP_Gapped         0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: SCLK_PHASE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SCLK_PHASE_MASK             0x00000002
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SCLK_PHASE_SHIFT            1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SCLK_PHASE_Rising_aligned_with_sdata 1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_SCLK_PHASE_Falling_aligned_with_sdata 0

/* AUD_FMM_OP_CTRL :: FLEX_CFG1 :: ENABLE [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_ENABLE_MASK                 0x00000001
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_ENABLE_SHIFT                0
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_ENABLE_Enable               1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG1_ENABLE_Disable              0

/***************************************************************************
 *FLEX_CFG2 - Flexible interface configuration 1
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: reserved0 [31:29] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_reserved0_MASK              0xe0000000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_reserved0_SHIFT             29

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: CLOCK_SEL [28:28] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_SEL_MASK              0x10000000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_SEL_SHIFT             28
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_SEL_Mclk_Mode         1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_SEL_Sysclk_Mode       0

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: CLOCK_RATE [27:20] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_RATE_MASK             0x0ff00000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_RATE_SHIFT            20

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: USE_STRM_BYTECNT [19:19] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_USE_STRM_BYTECNT_MASK       0x00080000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_USE_STRM_BYTECNT_SHIFT      19
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_USE_STRM_BYTECNT_Use        1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_USE_STRM_BYTECNT_Ignore     0

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: BYTES_PER_FMM_REQ [18:16] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BYTES_PER_FMM_REQ_MASK      0x00070000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BYTES_PER_FMM_REQ_SHIFT     16

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: reserved1 [15:13] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_reserved1_MASK              0x0000e000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_reserved1_SHIFT             13

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: BITS_PER_SAMPLE [12:08] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BITS_PER_SAMPLE_MASK        0x00001f00
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BITS_PER_SAMPLE_SHIFT       8
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BITS_PER_SAMPLE_Bitwidth32  0
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BITS_PER_SAMPLE_Bitwidth24  24
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BITS_PER_SAMPLE_Bitwidth20  20
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BITS_PER_SAMPLE_Bitwidth18  18
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_BITS_PER_SAMPLE_Bitwidth16  16

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: reserved_for_eco2 [07:05] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_reserved_for_eco2_MASK      0x000000e0
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_reserved_for_eco2_SHIFT     5

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: DATA_JUSTIFICATION [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_DATA_JUSTIFICATION_MASK     0x00000010
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_DATA_JUSTIFICATION_SHIFT    4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_DATA_JUSTIFICATION_LSB      1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_DATA_JUSTIFICATION_MSB      0

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: reserved3 [03:02] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_reserved3_MASK              0x0000000c
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_reserved3_SHIFT             2

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: DATA_ENABLE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_DATA_ENABLE_MASK            0x00000002
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_DATA_ENABLE_SHIFT           1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_DATA_ENABLE_Enable          1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_DATA_ENABLE_Disable         0

/* AUD_FMM_OP_CTRL :: FLEX_CFG2 :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_ENABLE_MASK           0x00000001
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_ENABLE_SHIFT          0
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_ENABLE_Enable         1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_CFG2_CLOCK_ENABLE_Disable        0

/***************************************************************************
 *FLEX_BYTE_ORDER - Flexible interface byte order
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: FLEX_BYTE_ORDER :: BYTE_0 [31:28] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_MASK           0xf0000000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_SHIFT          28
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_None           15
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_Right_31_to_24 7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_Right_23_to_16 6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_Right_15_to_8  5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_Right_7_to_0   4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_Left_31_to_24  3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_Left_23_to_16  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_Left_15_to_8   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_0_Left_7_to_0    0

/* AUD_FMM_OP_CTRL :: FLEX_BYTE_ORDER :: BYTE_1 [27:24] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_MASK           0x0f000000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_SHIFT          24
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_None           15
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_Right_31_to_24 7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_Right_23_to_16 6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_Right_15_to_8  5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_Right_7_to_0   4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_Left_31_to_24  3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_Left_23_to_16  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_Left_15_to_8   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_1_Left_7_to_0    0

/* AUD_FMM_OP_CTRL :: FLEX_BYTE_ORDER :: BYTE_2 [23:20] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_MASK           0x00f00000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_SHIFT          20
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_None           15
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_Right_31_to_24 7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_Right_23_to_16 6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_Right_15_to_8  5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_Right_7_to_0   4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_Left_31_to_24  3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_Left_23_to_16  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_Left_15_to_8   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_2_Left_7_to_0    0

/* AUD_FMM_OP_CTRL :: FLEX_BYTE_ORDER :: BYTE_3 [19:16] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_MASK           0x000f0000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_SHIFT          16
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_None           15
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_Right_31_to_24 7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_Right_23_to_16 6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_Right_15_to_8  5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_Right_7_to_0   4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_Left_31_to_24  3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_Left_23_to_16  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_Left_15_to_8   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_3_Left_7_to_0    0

/* AUD_FMM_OP_CTRL :: FLEX_BYTE_ORDER :: BYTE_4 [15:12] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_MASK           0x0000f000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_SHIFT          12
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_None           15
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_Right_31_to_24 7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_Right_23_to_16 6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_Right_15_to_8  5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_Right_7_to_0   4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_Left_31_to_24  3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_Left_23_to_16  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_Left_15_to_8   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_4_Left_7_to_0    0

/* AUD_FMM_OP_CTRL :: FLEX_BYTE_ORDER :: BYTE_5 [11:08] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_MASK           0x00000f00
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_SHIFT          8
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_None           15
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_Right_31_to_24 7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_Right_23_to_16 6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_Right_15_to_8  5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_Right_7_to_0   4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_Left_31_to_24  3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_Left_23_to_16  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_Left_15_to_8   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_5_Left_7_to_0    0

/* AUD_FMM_OP_CTRL :: FLEX_BYTE_ORDER :: BYTE_6 [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_MASK           0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_SHIFT          4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_None           15
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_Right_31_to_24 7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_Right_23_to_16 6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_Right_15_to_8  5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_Right_7_to_0   4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_Left_31_to_24  3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_Left_23_to_16  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_Left_15_to_8   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_6_Left_7_to_0    0

/* AUD_FMM_OP_CTRL :: FLEX_BYTE_ORDER :: BYTE_7 [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_MASK           0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_SHIFT          0
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_None           15
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_Right_31_to_24 7
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_Right_23_to_16 6
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_Right_15_to_8  5
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_Right_7_to_0   4
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_Left_31_to_24  3
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_Left_23_to_16  2
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_Left_15_to_8   1
#define BCHP_AUD_FMM_OP_CTRL_FLEX_BYTE_ORDER_BYTE_7_Left_7_to_0    0

/***************************************************************************
 *FLEX_THROTTLE - Flexible interface throttle
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: FLEX_THROTTLE :: reserved0 [31:12] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_THROTTLE_reserved0_MASK          0xfffff000
#define BCHP_AUD_FMM_OP_CTRL_FLEX_THROTTLE_reserved0_SHIFT         12

/* AUD_FMM_OP_CTRL :: FLEX_THROTTLE :: THROTTLE [11:00] */
#define BCHP_AUD_FMM_OP_CTRL_FLEX_THROTTLE_THROTTLE_MASK           0x00000fff
#define BCHP_AUD_FMM_OP_CTRL_FLEX_THROTTLE_THROTTLE_SHIFT          0

/***************************************************************************
 *MAI_CFG - MAI formatter configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MAI_CFG :: reserved0 [31:26] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved0_MASK                0xfc000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved0_SHIFT               26

/* AUD_FMM_OP_CTRL :: MAI_CFG :: LR_SELECT [25:24] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_LR_SELECT_MASK                0x03000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_LR_SELECT_SHIFT               24
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_LR_SELECT_Normal              0
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_LR_SELECT_Both_Get_Left       1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_LR_SELECT_Both_Get_Right      2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_LR_SELECT_Swap                3

/* AUD_FMM_OP_CTRL :: MAI_CFG :: reserved1 [23:23] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved1_MASK                0x00800000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved1_SHIFT               23

/* AUD_FMM_OP_CTRL :: MAI_CFG :: DBF_PAIR_LUT3 [22:20] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_DBF_PAIR_LUT3_MASK            0x00700000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_DBF_PAIR_LUT3_SHIFT           20

/* AUD_FMM_OP_CTRL :: MAI_CFG :: reserved2 [19:19] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved2_MASK                0x00080000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved2_SHIFT               19

/* AUD_FMM_OP_CTRL :: MAI_CFG :: DBF_PAIR_LUT2 [18:16] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_DBF_PAIR_LUT2_MASK            0x00070000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_DBF_PAIR_LUT2_SHIFT           16

/* AUD_FMM_OP_CTRL :: MAI_CFG :: reserved3 [15:15] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved3_MASK                0x00008000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved3_SHIFT               15

/* AUD_FMM_OP_CTRL :: MAI_CFG :: DBF_PAIR_LUT1 [14:12] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_DBF_PAIR_LUT1_MASK            0x00007000
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_DBF_PAIR_LUT1_SHIFT           12

/* AUD_FMM_OP_CTRL :: MAI_CFG :: reserved4 [11:11] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved4_MASK                0x00000800
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved4_SHIFT               11

/* AUD_FMM_OP_CTRL :: MAI_CFG :: DBF_PAIR_LUT0 [10:08] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_DBF_PAIR_LUT0_MASK            0x00000700
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_DBF_PAIR_LUT0_SHIFT           8

/* AUD_FMM_OP_CTRL :: MAI_CFG :: reserved5 [07:05] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved5_MASK                0x000000e0
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_reserved5_SHIFT               5

/* AUD_FMM_OP_CTRL :: MAI_CFG :: IGNORE_FIRST_UFLOW [04:04] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_IGNORE_FIRST_UFLOW_MASK       0x00000010
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_IGNORE_FIRST_UFLOW_SHIFT      4
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_IGNORE_FIRST_UFLOW_Ignore     1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_IGNORE_FIRST_UFLOW_Dont_ignore 0

/* AUD_FMM_OP_CTRL :: MAI_CFG :: USE_DIRECT [03:03] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_USE_DIRECT_MASK               0x00000008
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_USE_DIRECT_SHIFT              3
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_USE_DIRECT_Direct             1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_USE_DIRECT_Normal             0

/* AUD_FMM_OP_CTRL :: MAI_CFG :: HONOR_FORMAT [02:02] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_HONOR_FORMAT_MASK             0x00000004
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_HONOR_FORMAT_SHIFT            2
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_HONOR_FORMAT_Use_Format       1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_HONOR_FORMAT_Two_Channel      0

/* AUD_FMM_OP_CTRL :: MAI_CFG :: SPDIF_MODE [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_SPDIF_MODE_MASK               0x00000002
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_SPDIF_MODE_SHIFT              1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_SPDIF_MODE_SPDIF_Format       1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_SPDIF_MODE_PCM_Format         0

/* AUD_FMM_OP_CTRL :: MAI_CFG :: ENABLE_MAI [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_ENABLE_MAI_MASK               0x00000001
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_ENABLE_MAI_SHIFT              0
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_ENABLE_MAI_Enable             1
#define BCHP_AUD_FMM_OP_CTRL_MAI_CFG_ENABLE_MAI_Disable            0

/***************************************************************************
 *MAI_FORMAT - MAI format
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: RESERVED [31:29] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_RESERVED_MASK              0xe0000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_RESERVED_SHIFT             29

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: SAMPLE_WIDTH [28:24] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_MASK          0x1f000000
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_SHIFT         24
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth32    0
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth24    24
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth20    20
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth16    16

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: AUDIO_FORMAT [23:16] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_MASK          0x00ff0000
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SHIFT         16
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_Idle          0
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_2_Channel 130
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_6_Channel 134
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_8_Channel 136
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_LinearPCM 254
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_AUDIO_FORMAT_SPDIF_Compressed 255

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: SAMPLE_RATE [15:08] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_MASK           0x0000ff00
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_SHIFT          8
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Not_Indicated  0
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_32000Hz   7
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_44100Hz   8
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_48000Hz   9
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_SAMPLE_RATE_Rate_96000Hz   12

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: STREAM_ID [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_STREAM_ID_MASK             0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_STREAM_ID_SHIFT            4

/* AUD_FMM_OP_CTRL :: MAI_FORMAT :: MAI_VERSION [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_MAI_VERSION_MASK           0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MAI_FORMAT_MAI_VERSION_SHIFT          0

/***************************************************************************
 *MCLK_CFG_SPDIF0 - SPDIF 0 MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_SPDIF0 :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_reserved0_MASK        0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_reserved0_SHIFT       8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_SPDIF0 :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MASK        0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_SHIFT       4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_512fs 4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_384fs 3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_256fs 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_128fs 1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_SPDIF0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_MASK        0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_SHIFT       0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch1    0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch2    1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch3    2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL1_ch1    3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL1_ch2    4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL1_ch3    5
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_Hifidac0    6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_Hifidac1    7
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL2_ch1    8
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL2_ch2    9
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL2_ch3    10

/***************************************************************************
 *MCLK_CFG_FLEX - Flexible interface MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_FLEX :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_reserved0_MASK          0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_reserved0_SHIFT         8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_FLEX :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_MCLK_RATE_MASK          0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_MCLK_RATE_SHIFT         4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_FLEX :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_MASK          0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_SHIFT         0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL0_ch1      0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL0_ch2      1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL0_ch3      2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL1_ch1      3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL1_ch2      4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL1_ch3      5
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_Hifidac0      6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_Hifidac1      7
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL2_ch1      8
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL2_ch2      9
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FLEX_PLLCLKSEL_PLL2_ch3      10

/***************************************************************************
 *MCLK_CFG_I2S%i - I2S 0..2 MCLK configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_ARRAY_BASE              0x0063c120
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_ARRAY_START             0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_ARRAY_END               2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *MCLK_CFG_I2S%i - I2S 0..2 MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2Si :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_reserved0_MASK          0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_reserved0_SHIFT         8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2Si :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_MCLK_RATE_MASK          0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_MCLK_RATE_SHIFT         4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_I2Si :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_MASK          0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_SHIFT         0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL0_ch1      0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL0_ch2      1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL0_ch3      2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL1_ch1      3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL1_ch2      4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL1_ch3      5
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_Hifidac0      6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_Hifidac1      7
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL2_ch1      8
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL2_ch2      9
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_I2Si_PLLCLKSEL_PLL2_ch3      10


/***************************************************************************
 *MCLK_CFG_EXT%i - External MCLK 0..1 configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_ARRAY_BASE              0x0063c130
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_ARRAY_START             0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_ARRAY_END               1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *MCLK_CFG_EXT%i - External MCLK 0..1 configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_EXTi :: reserved0 [31:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_reserved0_MASK          0xfffffff0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_reserved0_SHIFT         4

/* AUD_FMM_OP_CTRL :: MCLK_CFG_EXTi :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_MASK          0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_SHIFT         0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL0_ch1      0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL0_ch2      1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL0_ch3      2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL1_ch1      3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL1_ch2      4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL1_ch3      5
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_Hifidac0      6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_Hifidac1      7
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL2_ch1      8
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL2_ch2      9
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_EXTi_PLLCLKSEL_PLL2_ch3      10


/***************************************************************************
 *MCLK_CFG_FS%i - Fs_0..1 MCLK configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_ARRAY_BASE               0x0063c140
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_ARRAY_START              0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_ARRAY_END                1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *MCLK_CFG_FS%i - Fs_0..1 MCLK configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: MCLK_CFG_FSi :: reserved0 [31:08] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_reserved0_MASK           0xffffff00
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_reserved0_SHIFT          8

/* AUD_FMM_OP_CTRL :: MCLK_CFG_FSi :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MASK           0x000000f0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_SHIFT          4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MCLK_is_512fs  4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MCLK_is_384fs  3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MCLK_is_256fs  2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_MCLK_RATE_MCLK_is_128fs  1

/* AUD_FMM_OP_CTRL :: MCLK_CFG_FSi :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_MASK           0x0000000f
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_SHIFT          0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL0_ch1       0
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL0_ch2       1
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL0_ch3       2
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL1_ch1       3
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL1_ch2       4
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL1_ch3       5
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_Hifidac0       6
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_Hifidac1       7
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL2_ch1       8
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL2_ch2       9
#define BCHP_AUD_FMM_OP_CTRL_MCLK_CFG_FSi_PLLCLKSEL_PLL2_ch3       10


/***************************************************************************
 *CRC_CFG%i - CRC_0..7 configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_ARRAY_BASE                   0x0063c150
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_ARRAY_START                  0
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_ARRAY_END                    7
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *CRC_CFG%i - CRC_0..7 configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: CRC_CFGi :: reserved0 [31:04] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_reserved0_MASK               0xfffffff0
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_reserved0_SHIFT              4

/* AUD_FMM_OP_CTRL :: CRC_CFGi :: CRC_DAT_WIDTH [03:02] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_MASK           0x0000000c
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_SHIFT          2
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_spdif_status   3
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_sample_24_bit  2
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_sample_20_bit  1
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_DAT_WIDTH_sample_16_bit  0

/* AUD_FMM_OP_CTRL :: CRC_CFGi :: CRC_INIT_POL [01:01] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_INIT_POL_MASK            0x00000002
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_INIT_POL_SHIFT           1
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_INIT_POL_all_ones        1
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_INIT_POL_all_zeroes      0

/* AUD_FMM_OP_CTRL :: CRC_CFGi :: CRC_ENA [00:00] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_ENA_MASK                 0x00000001
#define BCHP_AUD_FMM_OP_CTRL_CRC_CFGi_CRC_ENA_SHIFT                0


/***************************************************************************
 *CRC_PERIOD%i - CRC_0..7 sample period
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_ARRAY_BASE                0x0063c170
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_ARRAY_START               0
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_ARRAY_END                 7
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CRC_PERIOD%i - CRC_0..7 sample period
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: CRC_PERIODi :: SMPL_PERIOD [31:00] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_SMPL_PERIOD_MASK          0xffffffff
#define BCHP_AUD_FMM_OP_CTRL_CRC_PERIODi_SMPL_PERIOD_SHIFT         0


/***************************************************************************
 *CRC_STATUS%i - CRC_0..7 status
 ***************************************************************************/
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_ARRAY_BASE                0x0063c190
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_ARRAY_START               0
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_ARRAY_END                 7
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *CRC_STATUS%i - CRC_0..7 status
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: CRC_STATUSi :: CRC_CNTR [31:16] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_CRC_CNTR_MASK             0xffff0000
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_CRC_CNTR_SHIFT            16

/* AUD_FMM_OP_CTRL :: CRC_STATUSi :: CRC_VALUE [15:00] */
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_CRC_VALUE_MASK            0x0000ffff
#define BCHP_AUD_FMM_OP_CTRL_CRC_STATUSi_CRC_VALUE_SHIFT           0


/***************************************************************************
 *DIAG_CFG - Diagnostic output configuration
 ***************************************************************************/
/* AUD_FMM_OP_CTRL :: DIAG_CFG :: reserved0 [31:03] */
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_reserved0_MASK               0xfffffff8
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_reserved0_SHIFT              3

/* AUD_FMM_OP_CTRL :: DIAG_CFG :: SEL [02:00] */
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_MASK                     0x00000007
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_SHIFT                    0
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Quiet                    0
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_I2S0                     1
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_I2S1                     2
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_I2S2                     3
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Flex                     4
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Hifidac0                 5
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Hifidac1                 6
#define BCHP_AUD_FMM_OP_CTRL_DIAG_CFG_SEL_Fmm_op                   7

#endif /* #ifndef BCHP_AUD_FMM_OP_CTRL_H__ */

/* End of File */
