INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module storage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/auto_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/auto_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_compute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sources_1/new/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/compare_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/lab_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/coding practice/verilog/shiyan4/shiyan4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
