INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_bitonicSort64_top glbl -prj bitonicSort64.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s bitonicSort64 -debug wave 
Multi-threading is on. Using 34 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/p/piyush/work/bitonic64/bitonicSort64/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/p/piyush/work/bitonic64/bitonicSort64/solution1/sim/verilog/bitonicSort64.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_bitonicSort64_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/p/piyush/work/bitonic64/bitonicSort64/solution1/sim/verilog/bitonic32Inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitonic32Inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/p/piyush/work/bitonic64/bitonicSort64/solution1/sim/verilog/bitonic32Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitonic32Dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/p/piyush/work/bitonic64/bitonicSort64/solution1/sim/verilog/bitonicSort64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitonicSort64
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bitonic32Inc
Compiling module xil_defaultlib.bitonic32Dec
Compiling module xil_defaultlib.bitonicSort64
Compiling module xil_defaultlib.apatb_bitonicSort64_top
Compiling module work.glbl
Built simulation snapshot bitonicSort64
