#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Dec 24 00:15:34 2018
# Process ID: 17280
# Current directory: D:/FPGA/display_VGA/display_VGA.runs/clk_VGA_synth_1
# Command line: vivado.exe -log clk_VGA.vds -mode batch -messageDb vivado.pb -notrace -source clk_VGA.tcl
# Log file: D:/FPGA/display_VGA/display_VGA.runs/clk_VGA_synth_1/clk_VGA.vds
# Journal file: D:/FPGA/display_VGA/display_VGA.runs/clk_VGA_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_VGA.tcl -notrace
