# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mmu.srcs/sources_1/new/clockcontroller.vhd" \
"../../../../mmu.srcs/sim_1/new/ccSim.vhd" \

# Do not sort compile order
nosort
