<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P6-PipeLineCPUPlus.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1514306724" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1514306723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515096754" xil_pn:in_ck="8064801414317197207" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1515096754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="ControlUnit_D.v"/>
      <outfile xil_pn:name="ControlUnit_E.v"/>
      <outfile xil_pn:name="ControlUnit_M.v"/>
      <outfile xil_pn:name="ControlUnit_W.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="Decode.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Execute.v"/>
      <outfile xil_pn:name="ForwardUnit.v"/>
      <outfile xil_pn:name="HazardUnit.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="InstrDefine.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MultAndDiv.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="Res_E.v"/>
      <outfile xil_pn:name="Res_M.v"/>
      <outfile xil_pn:name="Res_W.v"/>
      <outfile xil_pn:name="StallUnit.v"/>
      <outfile xil_pn:name="WriteBack.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="tb.v"/>
      <outfile xil_pn:name="tb_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1514445382" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1514445382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514445382" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2964187670512171541" xil_pn:start_ts="1514445382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1514306826" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1310665450160362729" xil_pn:start_ts="1514306826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515096754" xil_pn:in_ck="8064801414317197207" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1515096754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="ControlUnit_D.v"/>
      <outfile xil_pn:name="ControlUnit_E.v"/>
      <outfile xil_pn:name="ControlUnit_M.v"/>
      <outfile xil_pn:name="ControlUnit_W.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="Decode.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Execute.v"/>
      <outfile xil_pn:name="ForwardUnit.v"/>
      <outfile xil_pn:name="HazardUnit.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="InstrDefine.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MultAndDiv.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="Res_E.v"/>
      <outfile xil_pn:name="Res_M.v"/>
      <outfile xil_pn:name="Res_W.v"/>
      <outfile xil_pn:name="StallUnit.v"/>
      <outfile xil_pn:name="WriteBack.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="tb.v"/>
      <outfile xil_pn:name="tb_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1515096764" xil_pn:in_ck="8064801414317197207" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6159587342810039271" xil_pn:start_ts="1515096754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515096764" xil_pn:in_ck="-8753811915286480036" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1853537267270789276" xil_pn:start_ts="1515096764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
