## ðŸ”¥100 **Days of RTL Challenge**
***

ðŸ˜ŠWelcome to my **100 Days of RTL challenge** repository!

In this project, I will be coding ðŸ’»  various **digital designs using Verilog and RTL design** techniques as part of a 100-day challenge to improve my **Hardware Description Language** (HDL) skillsðŸ˜‰
***

## **ProgressðŸ“†**

**â€¢ Day 1:** Full Adder

**â€¢ Day 2:** Carry Lookahead Adder

**â€¢ Day 3:** 16:1 Multiplexer

**â€¢ Day 4:** 3:8 Decoder

**â€¢ Day 5:** 8:3 Encoder

**â€¢ Day 6:** BCD to Excess 3 Decoder

**â€¢ Day 7:** Binary to Gray code

**â€¢ Day 8:** BCD to 7 Segment Display

**â€¢ Day 9:** SR Latch

**â€¢ Day 10:** SR Flipflop

**â€¢ Day 11:** JK Flipflop

**â€¢ Day 12:** D Flipflop

**â€¢ Day 13:** T Flipflop

**â€¢ Day 14:** Master-Slave JK Flipflop

**â€¢ Day 15:** Synchronous up counter

**â€¢ Day 16:** Synchronous down counter

**â€¢ Day 17:** Up/Down synchronous counter

**â€¢ Day 18:** Ring counter

**â€¢ Day 19:** SISO Register

**â€¢ Day 20:** SIPO Register

**â€¢ Day 21:** PIPO Register

**â€¢ Day 22:** Johnson Counter

**â€¢ Day 23:** Mod 12 Counter

**â€¢ Day 24:** 16 Bit Adder with Status flags

**â€¢ Day 25:** Moore Model (Cyclic Lamps)

**â€¢ Day 26:** N-Bit Counter(N=8)

**â€¢ Day 27:** Moore Model (Serial Parity Detector)

**â€¢ Day 28:** Clock Divider

**â€¢ Day 29:** Conversion of T to JK Flipflop

**â€¢ Day 30:** FSM Design for Traffic Light Controller

**â€¢ Day 31:** Edge Detector 

**â€¢ Day 32:** Conversion of T to SR Flipflop

**â€¢ Day 33:** NOR gate using transisitors

**â€¢ Day 34:** Octal to Binary Encoder

**â€¢ Day 35:** Comparator

**â€¢ Day 36:** Priority Encoder

**â€¢ Day 37:** 16 Bit-Xor Bitwise 

**â€¢ Day 38:** Code converter

**â€¢ Day 39:** CMOS inverter

**â€¢ Day 40:** 8 Bit Full Adder

**â€¢ Day 41:** Counter with Clock Gating 

**â€¢ Day 42:** Debouncing Circuit 

**â€¢ Day 43:** PNR Generator

**â€¢ Day 44:**  Multiplexer-Based Function Generator

**â€¢ Day 45:** Volume Level Indicator

**â€¢ Day 46:** Bitwise Rotator

**â€¢ Day 47:** Odd/Even Detector

**â€¢ Day 48:** Zero Detector

**â€¢ Day 49:** Test Pattern Generator(TPG)

**â€¢ Day 50:** Multiplication by Repeated Addition (Datapath and Controller Design)

**â€¢ Day 51:** Digital Quiz Buzzer

**â€¢ Day 52:** Linear Feedback Shift Register(LFSR) 

**â€¢ Day 53:** Pseudo-Random Noise Generator

**â€¢ Day 54:** Gaussian Noise Generator

**â€¢ Day 55:** A Simple Sign Detector

**â€¢ Day 56:** Loadable Register

**â€¢ Day 57:** Barrel Shifter

**â€¢ Day 58:** Digital Motion Alarm System

**â€¢ Day 59:** Challenge-Response Authenticator

**â€¢ Day 60:** Digital Dice Simulator

**â€¢ Day 61:** Rotating Led

**â€¢ Day 62:** Universal Shift Register

**â€¢ Day 63:** Digital Watermark Generator

**â€¢ Day 64:** Lottery System

**â€¢ Day 65:** Multiple Input Signature Register (MISR)

**â€¢ Day 66:** A Simple Timer

**â€¢ Day 67:** Random Colour Generator(RGB Light Generator)

**â€¢ Day 68:** Scrambling/Descrambling

**â€¢ Day 69:** Threshold Indicator

**â€¢ Day 70:** Voltage Monitoring System

**â€¢ Day 71:** Motion Detector System

**â€¢ Day 72:** Signal Pattern Detector

**â€¢ Day 73:** Queue Management System Display

**â€¢ Day 74:** Digital Thermostat Controller Via FSM

**â€¢ Day 75:** PWM (Pulse Width Modulation) generator

**â€¢ Day 76:** Fire or Smoke Detector

**â€¢ Day 77:** Water Quality Indicator

**â€¢ Day 78:** Digital Toll Collection System

**â€¢ Day 79:** Digital Ticketing System

**â€¢ Day 80:** Digital Coin Counter 

**â€¢ Day 81:** Single-Port RAM

**â€¢ Day 82:** Dual-Port RAM

**â€¢ Day 83:** Read Only Memory (ROM)

**â€¢ Day 84:** Gesture-Based Control System 

**â€¢ Day 85:** Energy Meter with Overload Protection

**â€¢ Day 86:** FPGA-Based Color Detection System 

**â€¢ Day 87:** 32Ã—32 Register File

**â€¢ Day 88:** Digital Potentiometer


              
â€¦.(Tasks will be added as I progress)
***

## **LicenseðŸªª**

This project is Licensed under the MIT License.**See the LICENSE file for details.**

***

## **ðŸ›  Tools and Environment**

. Vivado 2024.1


  .The designs will be synthesized and simulated using the latest version of **Xilinix Vivado(2024.1).**
  ***
