## ToDo:

### RAMs

- different RAMs
- RAM read/write rights
- external RAM

### Verilog Generator 

- create ASIC dependet hardware on generation and not with defines in verilog
- Trigger
- internal RFs
- registerfile_template Registerfunction function divide by counter register and "normal" register
- aligner are not working
	- add aligner as class in the rfg.tm
	- add aligner in the addressing scheme
- rewrite checker
- hw_clear
- sw_write_clear
- hierarchical RF's multiple instances of one RF... (Attribute filename, seperate through groups)

### Unit Tests 
- add unit-test for RF_Wrapper
- add unit-test for RF.rf
- unit-test enviroment

### HTML Generator 

- html-generator rreinit source register not working 
- Groups not displayed

### rfs_to_rfg Tool 

- hw_clear
- sw_write_clear

### Generation Script 

- modify rfg script for simple usage
	- test a huge registerfile with the example script

### Documentation/ Presentation

- write presentation
- write Getting Started and HowTo's
- find place for this and the project (github.io?, redmine)