############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline -II 1 "lab4_z1/L1"
set_directive_pipeline -off "lab4_z1/L2"
set_directive_top -name lab4_z1 "lab4_z1"
