static T_1 F_1 ( T_2 V_1 )\r\n{\r\nif ( V_1 >= V_2 && V_1 < ( V_2 + V_3 ) )\r\nreturn V_1 - V_2 + V_4 ;\r\nelse\r\nreturn V_1 ;\r\n}\r\nstatic T_2 F_2 ( T_1 V_5 )\r\n{\r\nif ( V_5 >= V_4 )\r\nreturn V_5 + V_2 - V_4 ;\r\nelse\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_3 ( struct V_6 * V_7 , T_2 V_1 )\r\n{\r\nif ( V_1 >= 0x410000000ull && V_1 < 0x420000000ull )\r\nV_1 -= 0x400000000ull ;\r\nreturn F_1 ( V_1 ) ;\r\n}\r\nstatic T_2 F_4 ( struct V_6 * V_7 , T_1 V_5 )\r\n{\r\nV_5 = F_2 ( V_5 ) ;\r\nif ( V_5 >= 0x10000000ull && V_5 < 0x20000000ull )\r\nV_5 += 0x400000000ull ;\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_5 ( struct V_6 * V_7 , T_2 V_1 )\r\n{\r\nreturn F_1 ( V_1 ) ;\r\n}\r\nstatic T_2 F_6 ( struct V_6 * V_7 , T_1 V_5 )\r\n{\r\nreturn F_2 ( V_5 ) ;\r\n}\r\nstatic T_1 F_7 ( struct V_6 * V_7 , T_2 V_1 )\r\n{\r\nif ( V_1 >= 0x410000000ull && V_1 < 0x420000000ull )\r\nV_1 -= 0x400000000ull ;\r\nif ( V_1 >= 0xf0000000ull )\r\nV_1 = V_8 + V_1 ;\r\nreturn V_1 ;\r\n}\r\nstatic T_2 F_8 ( struct V_6 * V_7 , T_1 V_5 )\r\n{\r\nif ( V_5 >= V_8 )\r\nV_5 -= V_8 ;\r\nif ( V_5 >= 0x10000000ull && V_5 < 0x20000000ull )\r\nV_5 += 0x400000000ull ;\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_9 ( struct V_6 * V_7 ,\r\nT_2 V_1 )\r\n{\r\nif ( V_1 >= 0x410000000ull && V_1 < 0x420000000ull )\r\nV_1 -= 0x400000000ull ;\r\nif ( V_1 >= V_9 && V_1 < V_9 + 0x8000000ull )\r\nV_1 = V_1 - V_9 ;\r\nelse\r\nV_1 = V_8 + V_1 ;\r\nreturn V_1 ;\r\n}\r\nstatic T_2 F_10 ( struct V_6 * V_7 ,\r\nT_1 V_5 )\r\n{\r\nif ( V_5 >= V_8 )\r\nV_5 -= V_8 ;\r\nelse\r\nV_5 += V_9 ;\r\nif ( V_5 >= 0x10000000ull && V_5 < 0x20000000ull )\r\nV_5 += 0x400000000ull ;\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_11 ( struct V_6 * V_7 , struct V_10 * V_10 ,\r\nunsigned long V_11 , T_3 V_12 , enum V_13 V_14 ,\r\nunsigned long V_15 )\r\n{\r\nT_1 V_5 = F_12 ( V_7 , V_10 , V_11 , V_12 ,\r\nV_14 , V_15 ) ;\r\nF_13 () ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_14 ( struct V_6 * V_7 , struct V_16 * V_17 ,\r\nint V_18 , enum V_13 V_14 , unsigned long V_15 )\r\n{\r\nint V_19 = F_15 ( V_7 , V_17 , V_18 , V_14 , V_15 ) ;\r\nF_13 () ;\r\nreturn V_19 ;\r\n}\r\nstatic void F_16 ( struct V_6 * V_7 ,\r\nT_1 V_20 , T_3 V_12 , enum V_13 V_14 )\r\n{\r\nF_17 ( V_7 , V_20 , V_12 , V_14 ) ;\r\nF_13 () ;\r\n}\r\nstatic void F_18 ( struct V_6 * V_7 ,\r\nstruct V_16 * V_17 , int V_21 , enum V_13 V_14 )\r\n{\r\nF_19 ( V_7 , V_17 , V_21 , V_14 ) ;\r\nF_13 () ;\r\n}\r\nstatic void * F_20 ( struct V_6 * V_7 , T_3 V_12 ,\r\nT_1 * V_20 , T_4 V_22 , unsigned long V_15 )\r\n{\r\nvoid * V_23 ;\r\nV_22 &= ~ ( V_24 | V_25 | V_26 ) ;\r\n#ifdef F_21\r\nif ( V_7 == NULL )\r\nV_22 |= V_24 ;\r\nelse if ( V_7 -> V_27 <= F_22 ( 24 ) )\r\nV_22 |= V_24 ;\r\nelse\r\n#endif\r\n#ifdef F_23\r\nif ( V_7 -> V_27 <= F_22 ( 32 ) )\r\nV_22 |= V_25 ;\r\nelse\r\n#endif\r\n;\r\nV_22 |= V_28 ;\r\nV_23 = F_24 ( V_7 , V_12 , V_20 , V_22 ) ;\r\nF_13 () ;\r\nreturn V_23 ;\r\n}\r\nstatic void F_25 ( struct V_6 * V_7 , T_3 V_12 ,\r\nvoid * V_29 , T_1 V_20 , unsigned long V_15 )\r\n{\r\nF_26 ( V_7 , V_12 , V_29 , V_20 ) ;\r\n}\r\nstatic T_1 F_27 ( struct V_6 * V_7 , T_2 V_1 )\r\n{\r\nreturn V_1 ;\r\n}\r\nstatic T_2 F_28 ( struct V_6 * V_7 , T_1 V_5 )\r\n{\r\nreturn V_5 ;\r\n}\r\nT_1 F_29 ( struct V_6 * V_7 , T_2 V_1 )\r\n{\r\nstruct V_30 * V_31 = F_30 ( F_31 ( V_7 ) ,\r\nstruct V_30 ,\r\nV_32 ) ;\r\nreturn V_31 -> F_29 ( V_7 , V_1 ) ;\r\n}\r\nT_2 F_32 ( struct V_6 * V_7 , T_1 V_5 )\r\n{\r\nstruct V_30 * V_31 = F_30 ( F_31 ( V_7 ) ,\r\nstruct V_30 ,\r\nV_32 ) ;\r\nreturn V_31 -> F_32 ( V_7 , V_5 ) ;\r\n}\r\nvoid T_5 F_33 ( void )\r\n{\r\nint V_33 ;\r\nT_2 V_34 ;\r\nT_2 V_35 ;\r\nT_3 V_36 ;\r\nunsigned long V_37 ;\r\nV_34 = 0 ;\r\nV_35 = 0 ;\r\nfor ( V_33 = 0 ; V_33 < V_38 . V_39 ; V_33 ++ ) {\r\nstruct V_40 * V_41 = & V_38 . V_42 [ V_33 ] ;\r\nif ( V_41 -> type != V_43 && V_41 -> type != V_44 )\r\ncontinue;\r\nif ( V_41 -> V_45 > 0x410000000ull && ! F_34 () )\r\ncontinue;\r\nV_35 += V_41 -> V_12 ;\r\nif ( V_34 < V_41 -> V_45 + V_41 -> V_12 )\r\nV_34 = V_41 -> V_45 + V_41 -> V_12 ;\r\n}\r\nV_36 = V_46 ;\r\n#ifdef F_35\r\nif ( F_36 ( V_47 )\r\n|| F_36 ( V_48 ) ) {\r\nV_36 = V_35 / 4 ;\r\nif ( V_36 > 64 * ( 1 << 20 ) )\r\nV_36 = 64 * ( 1 << 20 ) ;\r\n} else if ( V_34 > 0xf0000000ul ) {\r\nV_36 = 64 * ( 1 << 20 ) ;\r\n}\r\n#endif\r\n#ifdef F_37\r\nif ( F_34 () && V_34 >= 0x100000000ul )\r\nV_36 = 64 * ( 1 << 20 ) ;\r\n#endif\r\nV_37 = V_36 >> V_49 ;\r\nV_37 = F_38 ( V_37 , V_50 ) ;\r\nV_36 = V_37 << V_49 ;\r\nV_51 = F_39 ( V_36 ) ;\r\nif ( F_40 ( V_51 , V_37 , 1 ) == - V_52 )\r\nF_41 ( L_1 ) ;\r\nV_53 = & V_54 . V_32 ;\r\n}\r\nvoid T_5 F_42 ( void )\r\n{\r\nswitch ( V_55 ) {\r\ncase V_56 :\r\nV_57 . F_29 = F_5 ;\r\nV_57 . F_32 = F_6 ;\r\nbreak;\r\ncase V_58 :\r\nV_57 . F_29 = F_3 ;\r\nV_57 . F_32 = F_4 ;\r\nbreak;\r\ncase V_59 :\r\nV_57 . F_29 = F_7 ;\r\nV_57 . F_32 = F_8 ;\r\nbreak;\r\ncase V_60 :\r\nV_57 . F_29 = F_9 ;\r\nV_57 . F_32 = F_10 ;\r\nbreak;\r\ndefault:\r\nF_43 () ;\r\n}\r\nV_61 = & V_57 . V_32 ;\r\n}
