\hypertarget{struct_p_w_r___type_def}{}\doxysection{PWR\+\_\+\+Type\+Def结构体 参考}
\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


PWR Register Structure Definition  




{\ttfamily \#include $<$reg\+\_\+pwr.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_a7b10b98198000b7d97b026324120f5c5}{CR}}\\
\>\>{\em Control register, offset: 0x00 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_ac63e91454996da5a39884c42f96346f5}{CR1}}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_aef20e6a6f11aaf09270309852c79ce4d}{CSR}}\\
\>\>{\em Control Status register offset: 0x04 }\\
\>\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_a224c31d1a35717fd9f06e51753537ae9}{CSR1}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_acd78ed8a93d8e7c966917431e260840c}{CR2}}
\begin{DoxyCompactList}\small\item\em Control register 2 offset\+: 0x08 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_a7f19ff25a8b4f2e4c84af8530783e99f}{CR3}}
\begin{DoxyCompactList}\small\item\em Control register 3 offset\+: 0x0C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_a9ec28d5d2fb168dfa40cd7b29da7a19d}{CR4}}
\begin{DoxyCompactList}\small\item\em Control register 4 offset\+: 0x10 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_ad2d0fb32c153753341a245a3c41dcf1b}{CR5}}
\begin{DoxyCompactList}\small\item\em Control register 5 offset\+: 0x14 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_a4ece18c3d17dc3afecf9d210dade0c6d}{CR6}}
\begin{DoxyCompactList}\small\item\em Control register 6 offset\+: 0x18 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_a91f4cc6d5ee29f659652674d0ad87ed2}{SR}}
\begin{DoxyCompactList}\small\item\em Status register offset\+: 0x1C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_affb79a2338d598efa2eb6f41b35d4f4a}{SCR}}
\begin{DoxyCompactList}\small\item\em clear status register offset\+: 0x20 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_p_w_r___type_def_a9ee5d5159e34bb89c0a4650a30a289fc}{CFGR}}
\begin{DoxyCompactList}\small\item\em Configuration register offset\+: 0x24 \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
PWR Register Structure Definition 

在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00056}{56}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_p_w_r___type_def_a963ad7048d8a84192875d5e43d3339a6}\label{struct_p_w_r___type_def_a963ad7048d8a84192875d5e43d3339a6}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  PWR\+\_\+\+Type\+Def\+::@195}

\mbox{\Hypertarget{struct_p_w_r___type_def_abcb5b6c1c71fcad67a087c2cdbb1dd06}\label{struct_p_w_r___type_def_abcb5b6c1c71fcad67a087c2cdbb1dd06}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  PWR\+\_\+\+Type\+Def\+::@197}

\mbox{\Hypertarget{struct_p_w_r___type_def_a9ee5d5159e34bb89c0a4650a30a289fc}\label{struct_p_w_r___type_def_a9ee5d5159e34bb89c0a4650a30a289fc}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CFGR}



Configuration register offset\+: 0x24 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00072}{72}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_a7b10b98198000b7d97b026324120f5c5}\label{struct_p_w_r___type_def_a7b10b98198000b7d97b026324120f5c5}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR@{CR}}
\index{CR@{CR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CR}



Control register, offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00058}{58}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_ac63e91454996da5a39884c42f96346f5}\label{struct_p_w_r___type_def_ac63e91454996da5a39884c42f96346f5}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CR1}



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00059}{59}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_acd78ed8a93d8e7c966917431e260840c}\label{struct_p_w_r___type_def_acd78ed8a93d8e7c966917431e260840c}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CR2}



Control register 2 offset\+: 0x08 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00065}{65}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_a7f19ff25a8b4f2e4c84af8530783e99f}\label{struct_p_w_r___type_def_a7f19ff25a8b4f2e4c84af8530783e99f}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CR3}



Control register 3 offset\+: 0x0C 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00066}{66}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_a9ec28d5d2fb168dfa40cd7b29da7a19d}\label{struct_p_w_r___type_def_a9ec28d5d2fb168dfa40cd7b29da7a19d}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR4@{CR4}}
\index{CR4@{CR4}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR4}{CR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CR4}



Control register 4 offset\+: 0x10 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00067}{67}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_ad2d0fb32c153753341a245a3c41dcf1b}\label{struct_p_w_r___type_def_ad2d0fb32c153753341a245a3c41dcf1b}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR5@{CR5}}
\index{CR5@{CR5}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR5}{CR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CR5}



Control register 5 offset\+: 0x14 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00068}{68}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_a4ece18c3d17dc3afecf9d210dade0c6d}\label{struct_p_w_r___type_def_a4ece18c3d17dc3afecf9d210dade0c6d}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR6@{CR6}}
\index{CR6@{CR6}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR6}{CR6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CR6}



Control register 6 offset\+: 0x18 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00069}{69}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_aef20e6a6f11aaf09270309852c79ce4d}\label{struct_p_w_r___type_def_aef20e6a6f11aaf09270309852c79ce4d}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CSR}



Control Status register offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00062}{62}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_a224c31d1a35717fd9f06e51753537ae9}\label{struct_p_w_r___type_def_a224c31d1a35717fd9f06e51753537ae9}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR1@{CSR1}}
\index{CSR1@{CSR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR1}{CSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+CSR1}



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00063}{63}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_affb79a2338d598efa2eb6f41b35d4f4a}\label{struct_p_w_r___type_def_affb79a2338d598efa2eb6f41b35d4f4a}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+SCR}



clear status register offset\+: 0x20 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00071}{71}} 行定义.

\mbox{\Hypertarget{struct_p_w_r___type_def_a91f4cc6d5ee29f659652674d0ad87ed2}\label{struct_p_w_r___type_def_a91f4cc6d5ee29f659652674d0ad87ed2}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SR@{SR}}
\index{SR@{SR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} PWR\+\_\+\+Type\+Def\+::\+SR}



Status register offset\+: 0x1C 



在文件 \mbox{\hyperlink{reg__pwr_8h_source}{reg\+\_\+pwr.\+h}} 第 \mbox{\hyperlink{reg__pwr_8h_source_l00070}{70}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__pwr_8h}{reg\+\_\+pwr.\+h}}\end{DoxyCompactItemize}
