// Seed: 1172459482
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input tri id_4
    , id_7,
    input wor id_5
);
  always @(negedge 1'd0);
  assign #id_8 id_7 = id_2;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri id_7,
    input wire id_8,
    output wire id_9
);
  wire id_11;
  ;
  string id_12 = "";
  id_13 :
  assert property (@(posedge (id_5)) 1 & id_12)
  else $signed(38);
  ;
  integer [1 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_3,
      id_5,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
