module top(clk, reset, WriteData, DataAdr, MemWrite);

	//PORTS
	input logic clk, reset,
	output logic [31:0] WriteData, DataAdr,
	output logic MemWrite

	//SIGNAL
	logic [31:0] PC, Instr, ReadData;
	
	// instantiate processor and memories
	arm arm(clk, reset, PC, Instr, MemWrite, DataAdr,WriteData, ReadData);
	
	imem imem(PC, Instr);
	
	dmem dmem(clk, MemWrite, DataAdr, WriteData, ReadData);

endmodule