package dongjiang.frontend.decode

import chisel3._
import chisel3.experimental.SourceInfo
import chisel3.experimental.hierarchy.{Definition, Instance, instantiable, public}
import chisel3.util._
import dongjiang.{DJBundle, bundle}
import org.chipsalliance.cde.config.Parameters
import zhujiang.chi._
import dongjiang.bundle._
import xs.utils.ParallelLookUp
import dongjiang.frontend.decode.DecodeCHI._
import math.max
import dongjiang.bundle.ChiChannel._
import xs.utils.debug._
import dongjiang.data._

class ChiInst extends Bundle {

    val valid      = Bool()
    val channel    = UInt(ChiChannel.width.W)
    val fromLAN    = Bool()
    val toLAN      = Bool()
    val opcode     = UInt(ReqOpcode.width.max(SnpOpcode.width).W)
    val expCompAck = Bool()
    val allocate   = Bool()
    val ewa        = Bool()
    val order      = UInt(Order.width.W)
    val fullSize   = Bool()

    override def toPrintable: Printable = {
        var pa = cf""
        elements.toSeq.reverse.foreach { case (name, value) =>
            pa = pa + cf"$name -> $value "
        }
        pa
    }
}

class StateInst extends Bundle {
    val valid    = Bool()
    val srcHit   = Bool()
    val othHit   = Bool()
    val llcState = UInt(ChiState.width.W)

    override def toPrintable: Printable = {
        var pa = cf""
        elements.toSeq.reverse.foreach { case (name, value) =>
            pa = pa + cf"$name -> $value "
        }
        pa
    }
}

class TaskInst extends Bundle {

    val valid    = Bool()
    val fwdValid = Bool()
    val channel  = UInt(ChiChannel.width.W)
    val opcode   = UInt(RspOpcode.width.max(DatOpcode.width).W)
    val resp     = UInt(ChiResp.width.W)
    val fwdResp  = UInt(ChiResp.width.W)

    val getXCBResp = Bool()
    val xCBResp    = UInt(ChiResp.width.W)

    override def toPrintable: Printable = {
        var pa = cf""
        elements.toSeq.reverse.foreach { case (name, value) =>
            pa = pa + cf"$name -> $value "
        }
        pa
    }
}

trait HasPackTaskInst { this: Bundle =>
    val taskInst = new TaskInst()
}

object CMID {
    lazy val SNP  = 0
    lazy val WRI  = 1
    lazy val READ = 2
    lazy val DL   = 3
}

trait HasOperations { this: Bundle =>
    val snoop    = Bool()
    val read     = Bool()
    val dataless = Bool()
    val write    = Bool()
    def opsIsValid = snoop | read | dataless | write
}

class Operations extends Bundle with HasOperations

object SnpTgt {
    val width = 2
    val ALL   = "b01".U
    val ONE   = "b10".U
    val OTH   = "b11".U
}

trait HasTaskCode { this: Bundle with HasOperations with HasPackDataOp =>

    val opcode = UInt(ReqOpcode.width.max(SnpOpcode.width).W)
    val needDB = Bool()

    val returnDBID = Bool()

    val expCompAck = Bool()
    val doDMT      = Bool()

    val retToSrc = Bool()
    val snpTgt   = UInt(SnpTgt.width.W)
    def snpIsAll = snpTgt === SnpTgt.ALL
    def snpIsOne = snpTgt === SnpTgt.ONE
    def snpIsOth = snpTgt === SnpTgt.OTH

    val fullSize = Bool()

    def isValid: Bool = opsIsValid | returnDBID
}

class TaskCode extends Bundle with HasOperations with HasPackDataOp with HasTaskCode

trait HasPackTaskCode { this: Bundle =>
    val task = new TaskCode()
}

trait HasWriDirCode { this: Bundle =>

    val wriSRC   = Bool()
    val wriSNP   = Bool()
    val wriLLC   = Bool()
    val srcValid = Bool()
    val snpValid = Bool()
    val llcState = UInt(ChiState.width.W)

    def isWriSF = wriSRC | wriSNP
    def isWriDir = isWriSF | wriLLC
}

trait HasCommitCode { this: Bundle with HasWriDirCode with HasPackDataOp =>
    val waitSecDone = Bool()

    val sendResp    = Bool()
    val sendfwdResp = Bool()
    val channel     = UInt(ChiChannel.width.W)
    val opcode      = UInt(RspOpcode.width.max(DatOpcode.width).W)
    val resp        = UInt(ChiResp.width.W)
    val fwdResp     = UInt(ChiResp.width.W)

    val fullSize = Bool()

    def isValid = sendResp | isWriDir | dataOp.isValid
}

class CommitCode extends Bundle with HasWriDirCode with HasPackDataOp with HasCommitCode

trait HasPackCmtCode { this: Bundle =>
    val cmt = new CommitCode()
}

object DecodeCHI {
    val width = ChiResp.width

    val I  = "b000".U(width.W)
    val SC = "b001".U(width.W)
    val UC = "b010".U(width.W)
    val UD = "b011".U(width.W)

    val I_PD  = "b100".U(width.W)
    val SC_PD = "b101".U(width.W)
    val UC_PD = "b110".U(width.W)
    val UD_PD = "b110".U(width.W)
    val SD_PD = "b111".U(width.W)

    def toResp(x: UInt): UInt = {
        val result = WireInit(0.U(ChiResp.width.W))
        when(x === UD) {
            result := ChiResp.SD
        }.otherwise {
            result := x
        }
        result
    }

    def toState(x: UInt): UInt = {
        val result = WireInit(0.U(ChiState.width.W))
        switch(x) {
            is(I) { result := ChiState.I }
            is(SC) { result := ChiState.SC }
            is(UC) { result := ChiState.UC }
            is(UD) { result := ChiState.UD }
        }
        assert(!(x & ChiResp.PassDirty).orR)
        result
    }
}

object Inst {

    def chiValid: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.valid := true.B; temp.asUInt }
    def isReq: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.channel := REQ; temp.asUInt | chiValid }
    def isSnp: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.channel := SNP; temp.asUInt | chiValid }
    def fromLAN: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.fromLAN := true.B; temp.asUInt }
    def fromBBN: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.fromLAN := false.B; temp.asUInt }
    def toLAN: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.toLAN := true.B; temp.asUInt }
    def toBBN: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.toLAN := false.B; temp.asUInt }
    def reqIs(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.opcode := x; require(x.getWidth == ReqOpcode.width); temp.asUInt | isReq }
    def snpIs(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.opcode := x; require(x.getWidth == RspOpcode.width); temp.asUInt | isSnp }
    def expCompAck: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.expCompAck := true.B; temp.asUInt }
    def allocate: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.allocate := true.B; temp.asUInt }
    def ewa: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.ewa := true.B; temp.asUInt }
    def noOrder: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.order := Order.None; temp.asUInt }
    def isEO: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.order := Order.EndpointOrder; temp.asUInt }
    def isRO: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.order := Order.RequestOrder; temp.asUInt }
    def isOWO: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.order := Order.OWO; temp.asUInt | expCompAck }
    def isFullSize: UInt = { val temp = WireInit(0.U.asTypeOf(new ChiInst())); temp.fullSize := true.B; temp.asUInt }

    def stateValid: UInt = { val temp = WireInit(0.U.asTypeOf(new StateInst())); temp.valid := true.B; temp.asUInt }
    def srcHit: UInt = { val temp = WireInit(0.U.asTypeOf(new StateInst())); temp.srcHit := true.B; temp.asUInt | stateValid }
    def srcMiss: UInt = { val temp = WireInit(0.U.asTypeOf(new StateInst())); temp.srcHit := false.B; temp.asUInt | stateValid }
    def othHit: UInt = { val temp = WireInit(0.U.asTypeOf(new StateInst())); temp.othHit := true.B; temp.asUInt | stateValid }
    def othMiss: UInt = { val temp = WireInit(0.U.asTypeOf(new StateInst())); temp.othHit := false.B; temp.asUInt | stateValid }
    def sfHit: UInt = srcHit | othHit
    def sfMiss: UInt = srcMiss | othMiss
    def llcIs(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new StateInst())); temp.llcState := toState(x); require(x.getWidth == DecodeCHI.width); temp.asUInt | stateValid }

    def taskValid: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.valid := true.B; temp.asUInt }

    def fwdValid: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.fwdValid := true.B; temp.asUInt }
    def isRsp: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.channel := RSP; temp.asUInt | taskValid }
    def isDat: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.channel := DAT; temp.asUInt | taskValid }
    def rspIs(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.opcode := x; require(x.getWidth == RspOpcode.width); temp.asUInt | isRsp }
    def datIs(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.opcode := x; require(x.getWidth == DatOpcode.width); temp.asUInt | isDat }
    def respIs(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.resp := toResp(x); require(x.getWidth == DecodeCHI.width); temp.asUInt }
    def fwdIs(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.fwdResp := toResp(x); require(x.getWidth == DecodeCHI.width); temp.asUInt | fwdValid }

    def getXCBWrData: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.getXCBResp := true.B; temp.asUInt | taskValid }
    def CBRespIs(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.xCBResp := toResp(x); require(x.getWidth == DecodeCHI.width); temp.asUInt | getXCBWrData }
    def NCBWrData: UInt = CBRespIs(DecodeCHI.I)

    def emptyResp: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskInst())); temp.asUInt | taskValid }
}

object Code {

    def snpAll(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.opcode := x; temp.snoop := true.B; temp.snpTgt := SnpTgt.ALL; require(x.getWidth == SnpOpcode.width); temp.asUInt }
    def snpOne(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.opcode := x; temp.snoop := true.B; temp.snpTgt := SnpTgt.ONE; require(x.getWidth == SnpOpcode.width); temp.asUInt }
    def snpOth(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.opcode := x; temp.snoop := true.B; temp.snpTgt := SnpTgt.OTH; require(x.getWidth == SnpOpcode.width); temp.asUInt }
    def read(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.opcode := x; temp.read := true.B; require(x.getWidth == ReqOpcode.width); temp.asUInt }
    def dataless(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.opcode := x; temp.dataless := true.B; require(x.getWidth == ReqOpcode.width); temp.asUInt }
    def write(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.opcode := x; temp.write := true.B; require(x.getWidth == ReqOpcode.width); temp.asUInt }

    def needDB: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.needDB := true.B; temp.asUInt }

    def tdop(x: String*): UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); x.foreach(name => if (name == "fullSize") temp.fullSize := true.B else temp.dataOp.elements(name) := true.B); assert(!temp.dataOp.repl); temp.asUInt }

    def returnDBID: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.returnDBID := true.B; temp.asUInt | needDB }
    def taskECA: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.expCompAck := true.B; temp.asUInt }
    def doDMT: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.doDMT := true.B; temp.asUInt }
    def retToSrc: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.retToSrc := true.B; temp.asUInt }
    def noTask: UInt = { val temp = WireInit(0.U.asTypeOf(new TaskCode())); temp.asUInt }

    def waitSecDone: UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.waitSecDone := true.B; temp.asUInt }

    def sendResp: UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.sendResp := true.B; temp.asUInt }
    def sendFwdResp: UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.sendfwdResp := true.B; temp.asUInt }
    def cmtRsp(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.channel := RSP; temp.opcode := x; require(x.getWidth == RspOpcode.width); temp.asUInt | sendResp }
    def cmtDat(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.channel := DAT; temp.opcode := x; require(x.getWidth == DatOpcode.width); temp.asUInt | sendResp }
    def resp(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.resp := toResp(x); require(x.getWidth == DecodeCHI.width); temp.asUInt }
    def fwdResp(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.fwdResp := toResp(x); require(x.getWidth == DecodeCHI.width); temp.asUInt | sendFwdResp }

    def wriSRC(x: Boolean): UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.srcValid := x.asBool; temp.wriSRC := true.B; temp.asUInt }
    def wriSNP(x: Boolean): UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.snpValid := x.asBool; temp.wriSNP := true.B; temp.asUInt }
    def wriLLC(x: UInt): UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.llcState := toState(x); temp.wriLLC := true.B; require(x.getWidth == DecodeCHI.width); temp.asUInt }

    def cdop(x: String*): UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); x.foreach(name => if (name == "fullSize") temp.fullSize := true.B else temp.dataOp.elements(name) := true.B); assert(!temp.dataOp.repl); temp.asUInt }

    def noCmt: UInt = { val temp = WireInit(0.U.asTypeOf(new CommitCode())); temp.asUInt }

    def first(commitCode: UInt): (UInt, Seq[(UInt, (UInt, Seq[(UInt, UInt)]))]) = (noTask, Seq(Inst.emptyResp -> (noTask, Seq(Inst.emptyResp -> commitCode))))

    def first(taskCode: UInt, commitCode: UInt): (UInt, Seq[(UInt, (UInt, Seq[(UInt, UInt)]))]) = (taskCode, Seq(Inst.emptyResp -> (noTask, Seq(Inst.emptyResp -> commitCode))))

    def first(taskCode: UInt, taskInst: UInt, commitCode: UInt): (UInt, Seq[(UInt, (UInt, Seq[(UInt, UInt)]))]) = (taskCode, Seq(taskInst -> (noTask, Seq(Inst.emptyResp -> commitCode))))

    def second(commitCode: UInt): (UInt, Seq[(UInt, UInt)]) = (noTask, Seq(Inst.emptyResp -> commitCode))

    def second(taskCode: UInt, commitCode: UInt): (UInt, Seq[(UInt, UInt)]) = (taskCode, Seq(Inst.emptyResp -> commitCode))

    def second(taskCode: UInt, taskInst: UInt, commitCode: UInt): (UInt, Seq[(UInt, UInt)]) = (taskCode, Seq(taskInst -> commitCode))
}

object Decode {
    type DecodeType = (UInt, Seq[(UInt, (UInt, Seq[(UInt, (UInt, Seq[(UInt, UInt)]))]))])

    private val table = Read_LAN_DCT_DMT.table ++ Dataless_LAN.table ++ Write_LAN.table

    val l_ci = table.length
    val w_ci = log2Ceil(l_ci)

    val l_si = table.map(_._2.length).max
    val w_si = log2Ceil(l_si)

    val l_ti = table.map(_._2.map(_._2._2.length).max).max
    val w_ti = log2Ceil(l_ti)

    val l_sti = table.map(_._2.map(_._2._2.map(_._2._2.length).max).max).max
    val w_sti = log2Ceil(l_sti)

    private val chiInst    = new ChiInst().getWidth
    private val stateInst  = new StateInst().getWidth
    private val taskCode   = new TaskCode().getWidth
    private val taskInst   = new TaskInst().getWidth
    private val commitCode = new CommitCode().getWidth

    def parse = {
        val chiInstVec     = WireInit(VecInit(Seq.fill(l_ci) { 0.U(chiInst.W) }))
        val stateInstVec2  = WireInit(VecInit(Seq.fill(l_ci) { VecInit(Seq.fill(l_si) { 0.U(stateInst.W) }) }))
        val taskCodeVec2   = WireInit(VecInit(Seq.fill(l_ci) { VecInit(Seq.fill(l_si) { 0.U(taskCode.W) }) }))
        val taskInstVec3   = WireInit(VecInit(Seq.fill(l_ci) { VecInit(Seq.fill(l_si) { VecInit(Seq.fill(l_ti) { 0.U(taskInst.W) }) }) }))
        val secCodeVec3    = WireInit(VecInit(Seq.fill(l_ci) { VecInit(Seq.fill(l_si) { VecInit(Seq.fill(l_ti) { 0.U(taskCode.W) }) }) }))
        val secInstVec4    = WireInit(VecInit(Seq.fill(l_ci) { VecInit(Seq.fill(l_si) { VecInit(Seq.fill(l_ti) { VecInit(Seq.fill(l_sti) { 0.U(taskInst.W) }) }) }) }))
        val commitCodeVec4 = WireInit(VecInit(Seq.fill(l_ci) { VecInit(Seq.fill(l_si) { VecInit(Seq.fill(l_ti) { VecInit(Seq.fill(l_sti) { 0.U(commitCode.W) }) }) }) }))

        val table = Read_LAN_DCT_DMT.table ++ Dataless_LAN.table ++ Write_LAN.table

        table.zipWithIndex.foreach { case (t0, i) =>
            require(t0._1.getWidth == chiInst, s"($i) Width [${t0._1.getWidth}] =/= ChiInst Width [$chiInst]")

            chiInstVec(i) := t0._1
            t0._2.zipWithIndex.foreach { case (t1, j) =>
                require(t1._1.getWidth == stateInst, s"($i, $j) Width [${t1._1.getWidth}] =/= StateInst Width [$stateInst]")
                require(t1._2._1.getWidth == taskCode, s"($i, $j) Width [${t1._2._1.getWidth}] =/= TaskCode Width [$taskCode]")

                stateInstVec2(i)(j) := t1._1
                taskCodeVec2(i)(j)  := t1._2._1
                t1._2._2.zipWithIndex.foreach { case (t2, k) =>
                    require(t2._1.getWidth == taskInst, s"($i, $j, $k) Width [${t2._1.getWidth}] =/= TaskInst Width [$taskInst]")
                    require(t2._2._1.getWidth == taskCode, s"($i, $j, $k) Width [${t2._2._1.getWidth}] =/= SecTaskCode Width [$taskCode]")

                    taskInstVec3(i)(j)(k) := t2._1
                    secCodeVec3(i)(j)(k)  := t2._2._1
                    t2._2._2.zipWithIndex.foreach { case (t3, l) =>
                        require(t3._1.getWidth == taskInst, s"($i, $j, $k, $l) Width [${t3._1.getWidth}] =/= SecTaskInst Width [$taskInst]")
                        require(t3._2.getWidth == commitCode, s"($i, $j, $k, $l) Width [${t3._2.getWidth}] =/= CommitCode Width [$commitCode]")

                        secInstVec4(i)(j)(k)(l)    := t3._1
                        commitCodeVec4(i)(j)(k)(l) := t3._2
                    }
                }
            }
        }
        ((chiInstVec, stateInstVec2, taskInstVec3, secInstVec4), (taskCodeVec2, secCodeVec3, commitCodeVec4))
    }

    def decode(instType: String, decList: MixedVec[UInt], inst: UInt, idx: UInt = 0.U)(implicit p: Parameters, s: SourceInfo): UInt = {

        require(decList.length == 4)
        require(decList(0).getWidth == w_ci)
        require(decList(1).getWidth == w_si)
        require(decList(2).getWidth == w_ti)
        require(decList(3).getWidth == w_sti)
        require(instType == "chi" | instType == "state" | instType == "task" | instType == "secTask")

        val (chiInstVec, stateInstVec2, taskInstVec3, secInstVec4) = parse._1

        if (instType == "chi") {
            require(inst.getWidth == chiInst)
            var chiInstVecCf = cf""
            val _chi = inst.asTypeOf(new ChiInst)

            chiInstVec.zipWithIndex.foreach { case (inst, i) => chiInstVecCf = chiInstVecCf + cf"[$i] -> [${inst.asTypeOf(new ChiInst)}]\n" }

            HAssert.withEn(
                PopCount(Cat(chiInstVec.map(_.asUInt === inst))) === 1.U,
                _chi.valid,
                cf"\n\nDECODE [ChiInst] ERROR In Decode\n\nChiInst:\n${_chi}\n\nAll Legal ChiInsts:\n" + chiInstVecCf + cf"\n"
            )

            PriorityEncoder(chiInstVec.map(_ === inst))

        } else if (instType == "state") {
            require(inst.getWidth == stateInst)
            var stateInstVecCf = cf""
            val stateInstVec = stateInstVec2(decList(0))
            val oriChi       = chiInstVec(decList(0)).asTypeOf(new ChiInst)
            val _state       = inst.asTypeOf(new StateInst)

            stateInstVec.zipWithIndex.foreach { case (inst, i) => stateInstVecCf = stateInstVecCf + cf"[$i] -> [${inst.asTypeOf(new StateInst)}]\n" }

            HAssert.withEn(
                PopCount(Cat(stateInstVec.map(_.asUInt === inst))) === 1.U,
                _state.valid,
                cf"\n\nDECODE [StateInst] ERROR In Decode\n\nChiInst:\n$oriChi\nStateInst Invalid:\n${_state}\n\nAll Legal StateInsts:\n" + stateInstVecCf + cf"\n"
            )

            PriorityEncoder(stateInstVec.map(_ === inst))

        } else if (instType == "task") {
            var taskInstVecCf = cf""
            val taskInstVec = taskInstVec3(decList(0))(decList(1))
            val oriChi      = chiInstVec(decList(0)).asTypeOf(new ChiInst)
            val oriState    = stateInstVec2(decList(0))(decList(1)).asTypeOf(new StateInst)
            val _task       = inst.asTypeOf(new TaskInst)

            taskInstVec.zipWithIndex.foreach { case (inst, i) => taskInstVecCf = taskInstVecCf + cf"[$i] -> [${inst.asTypeOf(new TaskInst)}]\n" }

            HAssert.withEn(
                PopCount(Cat(taskInstVec.map(_.asUInt === inst))) === 1.U,
                _task.valid,
                cf"\n\nDECODE [TaskInst] ERROR In Commit[$idx]\n\nChiInst:\n$oriChi\nStateInst:\n$oriState\nTaskInst:\n${_task}\n\nAll Legal TaskInsts:\n" + taskInstVecCf + cf"\n"
            )

            PriorityEncoder(taskInstVec.map(_ === inst))

        } else {
            require(inst.getWidth == taskInst)
            var secInstVecCf = cf""
            val secTaskInstVec = secInstVec4(decList(0))(decList(1))(decList(2))
            val oriChi         = chiInstVec(decList(0)).asTypeOf(new ChiInst)
            val oriState       = stateInstVec2(decList(0))(decList(1)).asTypeOf(new StateInst)
            val oriTask        = taskInstVec3(decList(0))(decList(1))(decList(2)).asTypeOf(new TaskInst)
            val _secTask       = inst.asTypeOf(new TaskInst)

            secTaskInstVec.zipWithIndex.foreach { case (inst, i) => secInstVecCf = secInstVecCf + cf"[$i] -> [${inst.asTypeOf(new TaskInst)}]\n" }

            HAssert.withEn(
                PopCount(Cat(secTaskInstVec.map(_.asUInt === inst))) === 1.U,
                _secTask.valid,
                cf"\n\nDECODE [SecTaskInst] ERROR In Commit[$idx]\n\nChiInst:\n$oriChi\nStateInst:\n$oriState\nTaskInst:\n$oriTask\nSecond TaskInst:\n${_secTask}\n\nAll Legal SecTaskInsts:\n" + secInstVecCf + cf"\n"
            )

            PriorityEncoder(secTaskInstVec.map(_ === inst))
        }
    }

    def listInit = MixedVecInit(0.U(w_ci.W), 0.U(w_si.W), 0.U(w_ti.W), 0.U(w_sti.W))
    def firstDec(inst: ChiInst)(implicit p: Parameters, s: SourceInfo): MixedVec[UInt] = { val list = WireInit(listInit); list(0) := decode("chi", listInit, inst.asUInt); list }
    def secondDec(decList: MixedVec[UInt], inst: StateInst)(implicit p: Parameters, s: SourceInfo): MixedVec[UInt] = { val list = WireInit(decList); list(1) := decode("state", decList, inst.asUInt); list }
    def thirdDec(decList: MixedVec[UInt], inst: TaskInst, idx: UInt)(implicit p: Parameters, s: SourceInfo): MixedVec[UInt] = { val list = WireInit(decList); list(2) := decode("task", decList, inst.asUInt, idx); list }
    def fourthDec(decList: MixedVec[UInt], inst: TaskInst, idx: UInt)(implicit p: Parameters, s: SourceInfo): MixedVec[UInt] = { val list = WireInit(decList); list(3) := decode("secTask", decList, inst.asUInt, idx); list }
}
