;redcode
;assert 1
	SPL 0, <753
	SPL 0, <653
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <1
	SUB #1, @10
	CMP #1, @10
	SUB 12, @10
	SUB #12, @700
	ADD <0, @2
	ADD <0, @2
	DAT #500, #-0
	ADD 30, 0
	ADD 30, 0
	CMP @10, 20
	SUB @0, @20
	CMP 0, 402
	CMP @10, 20
	JMP -0, <122
	JMP -0, <122
	SUB #12, @700
	SUB #12, @0
	JMZ 0, -40
	ADD 210, 30
	ADD 0, 402
	JMP 0, -40
	ADD @-30, 505
	SUB -12, @10
	ADD <0, @2
	ADD @-30, 505
	JMP 0, -40
	ADD 30, 0
	ADD 30, 0
	ADD @-30, 505
	CMP @-127, 100
	ADD #270, <1
	ADD 270, 60
	JMP -0, <122
	SUB @-127, 100
	ADD @-30, 505
	ADD 270, 60
	SUB @-127, 100
	CMP @10, 20
	ADD @-30, 505
	ADD @-30, 505
	ADD @-30, 505
	MOV -1, <-20
	JMP -0, <122
	MOV -1, <-20
	SUB @121, 106
	SUB #-515, 1
	SPL 0, <653
	SUB #-15, 1
	SUB 741, 950
	ADD -1, <-12
	ADD #30, 9
	SLT 0, 0
	CMP #121, 106
	ADD @300, 90
	ADD @300, 90
	ADD @300, 90
	ADD @300, 90
	SUB 0, 10
	CMP -207, <-120
	JMP -7, @-20
	JMP -7, @-20
	SUB #0, -65
	SPL -100, -300
	SUB @0, @2
	SUB #11, -4
	SUB #30, 9
	CMP 210, 60
	SUB #30, 9
	JMN -1, #0
	SUB 741, 950
	DAT #11, #900
	SUB @-527, 100
	SLT 301, @90
	SUB @-12, @10
	JMP 0, -65
	ADD 210, 60
	ADD 210, 60
	SUB <0, @2
	SPL 210, 30
	ADD 210, 30
	SUB #0, -65
	ADD #121, 106
	SPL 210, 30
	MOV -1, <-20
	MOV -1, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	SUB #11, -4
	MOV -7, <-20
	CMP -207, <-120
