Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 22:57:55 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                                Path #1                                                                               |                                               WorstPath from Dst                                              |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                                6.250 |                                                                                                         6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                               12.401 |                                                                                                         8.488 |
| Logic Delay               | 2.064(23%)                                                                                                    | 3.975(33%)                                                                                                                                                           | 2.089(25%)                                                                                                    |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.426(67%)                                                                                                                                                           | 6.399(75%)                                                                                                    |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                               -0.041 |                                                                                                        -0.108 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                               -6.200 |                                                                                                        -2.354 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                      |                                                                                                               |
| Bounding Box Size         | 4% x 3%                                                                                                       | 6% x 2%                                                                                                                                                              | 5% x 3%                                                                                                       |
| Clock Region Distance     | (1, 0)                                                                                                        | (1, 0)                                                                                                                                                               | (0, 0)                                                                                                        |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                                  237 |                                                                                                           141 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                  |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                            20 |
| Routes                    |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                            20 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                           |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                           |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                          |
| BRAM                      | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                          |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                                   31 |                                                                                                            34 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                              | sr_p.sr_1_14.sector_ret_130/C                                                                                 |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_14.sector_ret_130/D                                                                                                                                        | sr_p.sr_2_15.pt_ret_45/D                                                                                      |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                                Path #2                                                                               |                                                         WorstPath from Dst                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                                6.250 |                                                                                                                             6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                               12.318 |                                                                                                                            10.078 |
| Logic Delay               | 2.064(23%)                                                                                                    | 3.851(32%)                                                                                                                                                           | 2.150(22%)                                                                                                                        |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.467(68%)                                                                                                                                                           | 7.928(78%)                                                                                                                        |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                               -0.117 |                                                                                                                            -0.028 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                               -6.194 |                                                                                                                            -3.864 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                      |                                                                                                                                   |
| Bounding Box Size         | 4% x 3%                                                                                                       | 7% x 2%                                                                                                                                                              | 5% x 3%                                                                                                                           |
| Clock Region Distance     | (1, 0)                                                                                                        | (0, 0)                                                                                                                                                               | (1, 0)                                                                                                                            |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                                  225 |                                                                                                                               151 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                      |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                                                24 |
| Routes                    |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                                                24 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                                               |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                                               |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                                              |
| BRAM                      | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                                              |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                                   22 |                                                                                                                                26 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                              | sr_p.sr_1_12.pt_ret_98/C                                                                                                          |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_12.pt_ret_98/D                                                                                                                                             | sr_p.sr_2_15.pt_ret_45/D                                                                                                          |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                                Path #3                                                                               |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                                6.250 |                                                                                                                        6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                               12.314 |                                                                                                                        9.767 |
| Logic Delay               | 2.064(23%)                                                                                                    | 3.878(32%)                                                                                                                                                           | 2.122(22%)                                                                                                                   |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.436(68%)                                                                                                                                                           | 7.645(78%)                                                                                                                   |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                               -0.120 |                                                                                                                       -0.026 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                               -6.193 |                                                                                                                       -3.551 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                      |                                                                                                                              |
| Bounding Box Size         | 4% x 3%                                                                                                       | 8% x 2%                                                                                                                                                              | 6% x 2%                                                                                                                      |
| Clock Region Distance     | (1, 0)                                                                                                        | (0, 0)                                                                                                                                                               | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                                  203 |                                                                                                                          210 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                 |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                                           23 |
| Routes                    |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                                           23 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT2 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                                          |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                                          |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                                         |
| BRAM                      | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                                         |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                                   20 |                                                                                                                           32 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                              | sr_p.sr_1_15.sector_ret_1287/C                                                                                               |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_15.sector_ret_1287/D                                                                                                                                       | sr_p.sr_2_15.pt_ret_51/D                                                                                                     |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                        Path #4                                                                        |                                                         WorstPath from Dst                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                 6.250 |                                                                                                                             6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                12.309 |                                                                                                                             9.917 |
| Logic Delay               | 2.064(23%)                                                                                                    | 3.978(33%)                                                                                                                                            | 2.271(23%)                                                                                                                        |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.331(67%)                                                                                                                                            | 7.646(77%)                                                                                                                        |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                -0.124 |                                                                                                                            -0.012 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                -6.192 |                                                                                                                            -3.687 |
| Timing Exception          |                                                                                                               |                                                                                                                                                       |                                                                                                                                   |
| Bounding Box Size         | 4% x 3%                                                                                                       | 8% x 2%                                                                                                                                               | 6% x 2%                                                                                                                           |
| Clock Region Distance     | (1, 0)                                                                                                        | (0, 0)                                                                                                                                                | (1, 0)                                                                                                                            |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                   257 |                                                                                                                               217 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                          | Safely Timed                                                                                                                      |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                    28 |                                                                                                                                24 |
| Routes                    |                                                                                                            20 |                                                                                                                                                    29 |                                                                                                                                24 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                   | clk                                                                                                                               |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                   | clk                                                                                                                               |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                  | None                                                                                                                              |
| BRAM                      | None                                                                                                          | None                                                                                                                                                  | None                                                                                                                              |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                    31 |                                                                                                                                35 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                     0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                               | sr_p.sr_1_12.sector_ret_154/C                                                                                                     |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_12.sector_ret_154/D                                                                                                                         | sr_p.sr_2_15.pt_ret_51/D                                                                                                          |
+---------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                                Path #5                                                                               |   WorstPath from Dst  |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                                6.250 |                 6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                               12.422 |                 1.206 |
| Logic Delay               | 2.064(23%)                                                                                                    | 4.313(35%)                                                                                                                                                           | 0.096(8%)             |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.109(65%)                                                                                                                                                           | 1.110(92%)            |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                               -0.009 |                -0.011 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                               -6.189 |                 5.025 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                      |                       |
| Bounding Box Size         | 4% x 3%                                                                                                       | 6% x 2%                                                                                                                                                              | 0% x 0%               |
| Clock Region Distance     | (1, 0)                                                                                                        | (1, 0)                                                                                                                                                               | (0, 0)                |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                                  273 |                     1 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                         | Safely Timed          |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                                   31 |                     0 |
| Routes                    |                                                                                                            20 |                                                                                                                                                                   31 |                     1 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                                  | clk                   |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                                  | clk                   |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                                 | None                  |
| BRAM                      | None                                                                                                          | None                                                                                                                                                                 | None                  |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                                   31 |                     1 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                                    0 |                     0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                               | FDRE/C                |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                               | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                              | sr_p.sr_1_11.roi[4]/C |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_11.roi[4]/D                                                                                                                                                | sr_p.sr_2_11.roi[4]/D |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                             Path #6                                                                             |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                           6.250 |                                                                                                                        6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                          12.421 |                                                                                                                        9.272 |
| Logic Delay               | 2.064(23%)                                                                                                    | 3.765(31%)                                                                                                                                                      | 2.367(26%)                                                                                                                   |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.656(69%)                                                                                                                                                      | 6.905(74%)                                                                                                                   |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                          -0.001 |                                                                                                                       -0.164 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                          -6.180 |                                                                                                                       -3.194 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                 |                                                                                                                              |
| Bounding Box Size         | 4% x 3%                                                                                                       | 7% x 2%                                                                                                                                                         | 5% x 3%                                                                                                                      |
| Clock Region Distance     | (1, 0)                                                                                                        | (0, 0)                                                                                                                                                          | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                             224 |                                                                                                                          122 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                 |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                              30 |                                                                                                                           23 |
| Routes                    |                                                                                                            20 |                                                                                                                                                              31 |                                                                                                                           23 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                             | clk                                                                                                                          |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                             | clk                                                                                                                          |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                            | None                                                                                                                         |
| BRAM                      | None                                                                                                          | None                                                                                                                                                            | None                                                                                                                         |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                              22 |                                                                                                                           17 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                         | sr_p.sr_1_13.pt_ret_389/C                                                                                                    |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_13.pt_ret_389/D                                                                                                                                       | sr_p.sr_2_15.pt_ret_45/D                                                                                                     |
+---------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                                Path #7                                                                               |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                                6.250 |                                                                                                                        6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                               12.301 |                                                                                                                        9.630 |
| Logic Delay               | 2.064(23%)                                                                                                    | 3.915(32%)                                                                                                                                                           | 2.095(22%)                                                                                                                   |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.386(68%)                                                                                                                                                           | 7.535(78%)                                                                                                                   |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                               -0.117 |                                                                                                                       -0.033 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                               -6.176 |                                                                                                                       -3.421 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                      |                                                                                                                              |
| Bounding Box Size         | 4% x 3%                                                                                                       | 8% x 2%                                                                                                                                                              | 5% x 3%                                                                                                                      |
| Clock Region Distance     | (1, 0)                                                                                                        | (0, 0)                                                                                                                                                               | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                                  203 |                                                                                                                          143 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                 |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                                           23 |
| Routes                    |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                                           23 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT2 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                                          |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                                          |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                                         |
| BRAM                      | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                                         |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                                   20 |                                                                                                                           25 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                              | sr_p.sr_1_14.sector_ret_198/C                                                                                                |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_14.sector_ret_198/D                                                                                                                                        | sr_p.sr_2_15.pt_ret_45/D                                                                                                     |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                                Path #8                                                                               |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                                6.250 |                                                                                                                        6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                               12.294 |                                                                                                                        9.568 |
| Logic Delay               | 2.064(23%)                                                                                                    | 3.912(32%)                                                                                                                                                           | 2.099(22%)                                                                                                                   |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.382(68%)                                                                                                                                                           | 7.469(78%)                                                                                                                   |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                               -0.122 |                                                                                                                       -0.018 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                               -6.175 |                                                                                                                       -3.344 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                      |                                                                                                                              |
| Bounding Box Size         | 4% x 3%                                                                                                       | 7% x 2%                                                                                                                                                              | 6% x 2%                                                                                                                      |
| Clock Region Distance     | (1, 0)                                                                                                        | (0, 0)                                                                                                                                                               | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                                  225 |                                                                                                                          198 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                 |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                                           23 |
| Routes                    |                                                                                                            20 |                                                                                                                                                                   31 |                                                                                                                           23 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                                          |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                                  | clk                                                                                                                          |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                                         |
| BRAM                      | None                                                                                                          | None                                                                                                                                                                 | None                                                                                                                         |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                                   22 |                                                                                                                           32 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                                    0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                              | sr_p.sr_1_13.roi_ret_24/C                                                                                                    |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_13.roi_ret_24/D                                                                                                                                            | sr_p.sr_2_15.pt_ret_51/D                                                                                                     |
+---------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                             Path #9                                                                             |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                           6.250 |                                                                                                                        6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                          12.286 |                                                                                                                       10.117 |
| Logic Delay               | 2.064(23%)                                                                                                    | 4.055(34%)                                                                                                                                                      | 2.295(23%)                                                                                                                   |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.231(66%)                                                                                                                                                      | 7.822(77%)                                                                                                                   |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                          -0.126 |                                                                                                                       -0.007 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                          -6.171 |                                                                                                                       -3.882 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                 |                                                                                                                              |
| Bounding Box Size         | 4% x 3%                                                                                                       | 7% x 2%                                                                                                                                                         | 5% x 3%                                                                                                                      |
| Clock Region Distance     | (1, 0)                                                                                                        | (0, 0)                                                                                                                                                          | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                             235 |                                                                                                                          187 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                 |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                              30 |                                                                                                                           23 |
| Routes                    |                                                                                                            20 |                                                                                                                                                              30 |                                                                                                                           23 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                             | clk                                                                                                                          |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                             | clk                                                                                                                          |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                            | None                                                                                                                         |
| BRAM                      | None                                                                                                          | None                                                                                                                                                            | None                                                                                                                         |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                              31 |                                                                                                                           37 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                               0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                         | sr_p.sr_1_14.sector_ret_201/C                                                                                                |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_14.sector_ret_201/D                                                                                                                                   | sr_p.sr_2_15.pt_ret_45/D                                                                                                     |
+---------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                WorstPath to Src                                               |                                                                                    Path #10                                                                                    |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                         6.250 |                                                                                                                                                                          6.250 |                                                                                                              6.250 |
| Path Delay                |                                                                                                         9.015 |                                                                                                                                                                         12.412 |                                                                                                              9.192 |
| Logic Delay               | 2.064(23%)                                                                                                    | 4.070(33%)                                                                                                                                                                     | 2.073(23%)                                                                                                         |
| Net Delay                 | 6.951(77%)                                                                                                    | 8.342(67%)                                                                                                                                                                     | 7.119(77%)                                                                                                         |
| Clock Skew                |                                                                                                        -0.178 |                                                                                                                                                                          0.000 |                                                                                                             -0.166 |
| Slack                     |                                                                                                        -2.951 |                                                                                                                                                                         -6.170 |                                                                                                             -3.116 |
| Timing Exception          |                                                                                                               |                                                                                                                                                                                |                                                                                                                    |
| Bounding Box Size         | 4% x 3%                                                                                                       | 5% x 2%                                                                                                                                                                        | 5% x 3%                                                                                                            |
| Clock Region Distance     | (1, 0)                                                                                                        | (0, 0)                                                                                                                                                                         | (1, 0)                                                                                                             |
| Cumulative Fanout         |                                                                                                           144 |                                                                                                                                                                            228 |                                                                                                                117 |
| Fixed Loc                 |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| Fixed Route               |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| Hold Fix Detour           |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| Combined LUT Pairs        |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed                                                                                                  | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                       |
| Logic Levels              |                                                                                                            20 |                                                                                                                                                                             33 |                                                                                                                 21 |
| Routes                    |                                                                                                            20 |                                                                                                                                                                             33 |                                                                                                                 21 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                           | clk                                                                                                                                                                            | clk                                                                                                                |
| End Point Clock           | clk                                                                                                           | clk                                                                                                                                                                            | clk                                                                                                                |
| DSP Block                 | None                                                                                                          | None                                                                                                                                                                           | None                                                                                                               |
| BRAM                      | None                                                                                                          | None                                                                                                                                                                           | None                                                                                                               |
| IO Crossings              |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| SLR Crossings             |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| PBlocks                   |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| High Fanout               |                                                                                                            30 |                                                                                                                                                                             22 |                                                                                                                 17 |
| Dont Touch                |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| Mark Debug                |                                                                                                             0 |                                                                                                                                                                              0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                        | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                                                        | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_1_12.pt_ret_99/C                                                                                      | sr_p.sr_2_8.pt_ret_62/C                                                                                                                                                        | sr_p.sr_1_13.pt_ret_309/C                                                                                          |
| End Point Pin             | sr_p.sr_2_8.pt_ret_62/D                                                                                       | sr_p.sr_1_13.pt_ret_309/D                                                                                                                                                      | sr_p.sr_2_15.pt_ret_45/D                                                                                           |
+---------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 |  5 | 6 |  7 |  8 |  9 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 |
+-----------------+-------------+-----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 318 | 7 | 13 | 10 | 32 | 12 | 5 | 12 | 21 | 22 |  4 | 20 | 12 |  6 |  5 |  8 | 21 | 16 | 30 | 54 | 99 | 19 | 17 |  4 | 10 | 21 | 21 | 52 | 55 | 47 | 21 |  5 |  1 |
+-----------------+-------------+-----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                           Module                          | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                   wrapper | 0.52 |           3.38 |           11034 | 0(0.0%) | 85(1.4%) | 236(3.9%) | 697(11.6%) | 1324(22.1%) | 3656(61.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002_IORET-freq160retfan10000_rev_1 | 0.81 |           4.73 |            7021 | 0(0.0%) | 85(1.4%) | 236(4.0%) | 612(10.4%) | 1324(22.4%) | 3656(61.8%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                     shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       105% | (CLEM_X60Y449,CLEM_X64Y456)   | wrapper(100%) |            0% |       5.33929 | 99%          | 0%         |   1% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                1 |       127% | (CLEM_X57Y443,CLEL_R_X57Y444) | wrapper(100%) |            0% |        5.4375 | 100%         | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       100% | (CLEM_X56Y452,CLEM_X59Y459)   | wrapper(100%) |            0% |        5.4375 | 99%          | 0%         |  14% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                1 |       123% | (CLEL_R_X58Y458,CLEM_X59Y459) | wrapper(100%) |            0% |       5.40625 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.034% | (CLEM_X56Y454,CLEM_X59Y459) | wrapper(100%) |            0% |       5.40972 | 99%          | 0%         |  14% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.090% | (CLEM_X57Y440,CLEM_X64Y459) | wrapper(100%) |            0% |       5.23594 | 97%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.063% | (CLEM_X52Y437,CLEM_X63Y444) | wrapper(100%) |            0% |       5.27298 | 97%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.088% | (CLEM_X56Y448,CLEM_X63Y463) | wrapper(100%) |            0% |       4.88281 | 90%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.010% | (CLEM_X57Y463,CLEM_X57Y464) | wrapper(100%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.016% | (CLEM_X57Y469,CLEM_X58Y471) | wrapper(100%) |            0% |       3.79167 | 63%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.101% | (CLEM_X52Y442,CLEM_X59Y457) | wrapper(100%) |            0% |       4.66797 | 86%          | 0%         |  20% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.237% | (CLEM_X51Y436,CLEM_X66Y459) | wrapper(100%) |            0% |       4.10892 | 76%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.234% | (CLEM_X48Y436,CLEM_X63Y451) | wrapper(100%) |            0% |       3.52572 | 65%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.207% | (CLEM_X50Y442,CLEM_X65Y465) | wrapper(100%) |            0% |       3.80027 | 70%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X57Y455   | 350             | 460          | 56%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y458 | 352             | 457          | 55%                  | wrapper(100%) | Y                   |
| CLEM_X57Y456   | 350             | 459          | 55%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y456 | 352             | 459          | 54%                  | wrapper(100%) | Y                   |
| CLEM_X57Y457   | 350             | 458          | 53%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y455 | 352             | 460          | 53%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y457 | 352             | 458          | 53%                  | wrapper(100%) | Y                   |
| CLEM_X57Y458   | 350             | 457          | 52%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y459 | 352             | 456          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X56Y456   | 346             | 459          | 52%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X55Y456 | 343             | 459          | 35%                  | wrapper(100%) | N                   |
| CLEM_X60Y459   | 363             | 456          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y459 | 365             | 456          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X59Y458   | 359             | 457          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X59Y459   | 359             | 456          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X61Y458   | 368             | 457          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y458 | 365             | 457          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X56Y456   | 346             | 459          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X55Y442 | 343             | 474          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X55Y441 | 343             | 475          | 32%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


