Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 10 12:14:32 2023
| Host         : fede-Lenovo-V330-15IKB running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_top_timing_summary_routed.rpt -pb UART_top_timing_summary_routed.pb -rpx UART_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.451        0.000                      0                  158        0.152        0.000                      0                  158        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.451        0.000                      0                  158        0.152        0.000                      0                  158        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 RECEIVER/DATABYTE_TO_7SEG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.608ns (38.821%)  route 0.958ns (61.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  RECEIVER/DATABYTE_TO_7SEG_reg[1]/Q
                         net (fo=2, routed)           0.958     6.573    BINARY_TO_BCD/DATABYTE_TO_7SEG[1]
    SLICE_X59Y48         LUT4 (Prop_lut4_I0_O)        0.152     6.725 r  BINARY_TO_BCD/binary[1]_i_1/O
                         net (fo=1, routed)           0.000     6.725    BINARY_TO_BCD/binary[1]_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     9.860    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.134    
                         clock uncertainty           -0.035    10.099    
    SLICE_X59Y48         FDRE (Setup_fdre_C_D)        0.078    10.177    BINARY_TO_BCD/binary_reg[1]
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 RECEIVER/DATABYTE_TO_7SEG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.580ns (40.296%)  route 0.859ns (59.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  RECEIVER/DATABYTE_TO_7SEG_reg[0]/Q
                         net (fo=2, routed)           0.859     6.475    BINARY_TO_BCD/DATABYTE_TO_7SEG[0]
    SLICE_X59Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  BINARY_TO_BCD/binary[0]_i_1/O
                         net (fo=1, routed)           0.000     6.599    BINARY_TO_BCD/binary[0]_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     9.860    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.277    10.137    
                         clock uncertainty           -0.035    10.102    
    SLICE_X59Y48         FDRE (Setup_fdre_C_D)        0.032    10.134    BINARY_TO_BCD/binary_reg[0]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 RECEIVER/DATABYTE_TO_7SEG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.642ns (43.814%)  route 0.823ns (56.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  RECEIVER/DATABYTE_TO_7SEG_reg[2]/Q
                         net (fo=2, routed)           0.823     6.501    BINARY_TO_BCD/DATABYTE_TO_7SEG[2]
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  BINARY_TO_BCD/binary[2]_i_1/O
                         net (fo=1, routed)           0.000     6.625    BINARY_TO_BCD/binary[2]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     9.860    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.134    
                         clock uncertainty           -0.035    10.099    
    SLICE_X60Y48         FDRE (Setup_fdre_C_D)        0.084    10.183    BINARY_TO_BCD/binary_reg[2]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 RECEIVER/DATABYTE_TO_7SEG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.642ns (44.085%)  route 0.814ns (55.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  RECEIVER/DATABYTE_TO_7SEG_reg[6]/Q
                         net (fo=2, routed)           0.814     6.492    BINARY_TO_BCD/DATABYTE_TO_7SEG[6]
    SLICE_X60Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.616 r  BINARY_TO_BCD/binary[6]_i_1/O
                         net (fo=1, routed)           0.000     6.616    BINARY_TO_BCD/binary[6]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     9.860    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.134    
                         clock uncertainty           -0.035    10.099    
    SLICE_X60Y48         FDRE (Setup_fdre_C_D)        0.082    10.181    BINARY_TO_BCD/binary_reg[6]
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 RECEIVER/DATABYTE_TO_7SEG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.580ns (46.003%)  route 0.681ns (53.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  RECEIVER/DATABYTE_TO_7SEG_reg[4]/Q
                         net (fo=2, routed)           0.681     6.296    BINARY_TO_BCD/DATABYTE_TO_7SEG[4]
    SLICE_X59Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  BINARY_TO_BCD/binary[4]_i_1/O
                         net (fo=1, routed)           0.000     6.420    BINARY_TO_BCD/binary[4]_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     9.860    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.277    10.137    
                         clock uncertainty           -0.035    10.102    
    SLICE_X59Y48         FDRE (Setup_fdre_C_D)        0.034    10.136    BINARY_TO_BCD/binary_reg[4]
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 RECEIVER/DATABYTE_TO_7SEG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.580ns (47.182%)  route 0.649ns (52.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 9.860 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  RECEIVER/DATABYTE_TO_7SEG_reg[3]/Q
                         net (fo=2, routed)           0.649     6.265    BINARY_TO_BCD/DATABYTE_TO_7SEG[3]
    SLICE_X59Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  BINARY_TO_BCD/binary[3]_i_1/O
                         net (fo=1, routed)           0.000     6.389    BINARY_TO_BCD/binary[3]_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     9.860    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.134    
                         clock uncertainty           -0.035    10.099    
    SLICE_X59Y48         FDRE (Setup_fdre_C_D)        0.034    10.133    BINARY_TO_BCD/binary_reg[3]
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -6.389    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 BINARY_TO_BCD/bcds_out_reg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_CTRL/tens_digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.088ns  (logic 0.459ns (42.195%)  route 0.629ns (57.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.639    10.160    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  BINARY_TO_BCD/bcds_out_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.459    10.619 r  BINARY_TO_BCD/bcds_out_reg_reg[6]/Q
                         net (fo=1, routed)           0.629    11.248    SEVEN_SEG_CTRL/Q[6]
    SLICE_X64Y48         FDRE                                         r  SEVEN_SEG_CTRL/tens_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.520    14.861    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  SEVEN_SEG_CTRL/tens_digit_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)       -0.028    15.072    SEVEN_SEG_CTRL/tens_digit_reg[2]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 BINARY_TO_BCD/bcds_out_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_CTRL/ones_digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.988ns  (logic 0.524ns (53.029%)  route 0.464ns (46.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.639    10.160    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  BINARY_TO_BCD/bcds_out_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.524    10.684 r  BINARY_TO_BCD/bcds_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.464    11.148    SEVEN_SEG_CTRL/Q[2]
    SLICE_X65Y48         FDRE                                         r  SEVEN_SEG_CTRL/ones_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.520    14.861    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  SEVEN_SEG_CTRL/ones_digit_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)       -0.061    15.039    SEVEN_SEG_CTRL/ones_digit_reg[2]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 BINARY_TO_BCD/bcds_out_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_CTRL/ones_digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.976ns  (logic 0.459ns (47.036%)  route 0.517ns (52.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.639    10.160    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  BINARY_TO_BCD/bcds_out_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.459    10.619 r  BINARY_TO_BCD/bcds_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.517    11.136    SEVEN_SEG_CTRL/Q[0]
    SLICE_X65Y48         FDRE                                         r  SEVEN_SEG_CTRL/ones_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.520    14.861    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  SEVEN_SEG_CTRL/ones_digit_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)       -0.067    15.033    SEVEN_SEG_CTRL/ones_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 BINARY_TO_BCD/bcds_out_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_CTRL/tens_digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.997ns  (logic 0.524ns (52.564%)  route 0.473ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.639    10.160    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  BINARY_TO_BCD/bcds_out_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.524    10.684 r  BINARY_TO_BCD/bcds_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.473    11.157    SEVEN_SEG_CTRL/Q[4]
    SLICE_X64Y48         FDRE                                         r  SEVEN_SEG_CTRL/tens_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.520    14.861    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  SEVEN_SEG_CTRL/tens_digit_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)       -0.031    15.069    SEVEN_SEG_CTRL/tens_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BINARY_TO_BCD/binary_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.191ns (65.372%)  route 0.101ns (34.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     6.478    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.146     6.624 r  BINARY_TO_BCD/binary_reg[5]/Q
                         net (fo=1, routed)           0.101     6.725    BINARY_TO_BCD/in3[6]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.045     6.770 r  BINARY_TO_BCD/binary[6]_i_1/O
                         net (fo=1, routed)           0.000     6.770    BINARY_TO_BCD/binary[6]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.865     6.992    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.494    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.124     6.618    BINARY_TO_BCD/binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.618    
                         arrival time                           6.770    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SEVEN_SEG_CTRL/ones_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_CTRL/display_num_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.385%)  route 0.138ns (42.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  SEVEN_SEG_CTRL/ones_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  SEVEN_SEG_CTRL/ones_digit_reg[0]/Q
                         net (fo=7, routed)           0.138     1.758    SEVEN_SEG_CTRL/ones_digit[0]
    SLICE_X64Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  SEVEN_SEG_CTRL/display_num[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    SEVEN_SEG_CTRL/display_num[4]_i_1_n_0
    SLICE_X64Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[4]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X64Y47         FDPE (Hold_fdpe_C_D)         0.121     1.616    SEVEN_SEG_CTRL/display_num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 BINARY_TO_BCD/binary_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.371ns  (logic 0.232ns (62.570%)  route 0.139ns (37.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     6.478    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.133     6.611 r  BINARY_TO_BCD/binary_reg[1]/Q
                         net (fo=1, routed)           0.139     6.750    BINARY_TO_BCD/in3[2]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.099     6.849 r  BINARY_TO_BCD/binary[2]_i_1/O
                         net (fo=1, routed)           0.000     6.849    BINARY_TO_BCD/binary[2]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.865     6.992    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.494    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.125     6.619    BINARY_TO_BCD/binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 BINARY_TO_BCD/binary_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/binary_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.635%)  route 0.156ns (45.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     6.478    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.146     6.624 r  BINARY_TO_BCD/binary_reg[0]/Q
                         net (fo=1, routed)           0.156     6.780    BINARY_TO_BCD/in3[1]
    SLICE_X59Y48         LUT4 (Prop_lut4_I2_O)        0.042     6.822 r  BINARY_TO_BCD/binary[1]_i_1/O
                         net (fo=1, routed)           0.000     6.822    BINARY_TO_BCD/binary[1]_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.865     6.992    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  BINARY_TO_BCD/binary_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.478    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.114     6.592    BINARY_TO_BCD/binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.592    
                         arrival time                           6.822    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 BINARY_TO_BCD/bcds_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/bcds_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.194ns (53.689%)  route 0.167ns (46.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     6.479    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  BINARY_TO_BCD/bcds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.146     6.625 r  BINARY_TO_BCD/bcds_reg[0]/Q
                         net (fo=5, routed)           0.167     6.792    BINARY_TO_BCD/bcds_reg_n_0_[0]
    SLICE_X63Y49         LUT4 (Prop_lut4_I2_O)        0.048     6.840 r  BINARY_TO_BCD/bcds[3]_i_1/O
                         net (fo=1, routed)           0.000     6.840    BINARY_TO_BCD/bcds[3]_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  BINARY_TO_BCD/bcds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     6.994    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  BINARY_TO_BCD/bcds_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.495    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.114     6.609    BINARY_TO_BCD/bcds_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.609    
                         arrival time                           6.840    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 RECEIVER/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RECEIVER/DATABYTE_TO_7SEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.914%)  route 0.187ns (50.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  RECEIVER/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  RECEIVER/r_Bit_Index_reg[2]/Q
                         net (fo=11, routed)          0.187     1.805    RECEIVER/r_Bit_Index_reg_n_0_[2]
    SLICE_X60Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  RECEIVER/DATABYTE_TO_7SEG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    RECEIVER/DATABYTE_TO_7SEG[2]_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.865     1.992    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[2]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.120     1.614    RECEIVER/DATABYTE_TO_7SEG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 RECEIVER/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RECEIVER/DATABYTE_TO_7SEG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.384%)  route 0.191ns (50.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.477    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  RECEIVER/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  RECEIVER/r_Bit_Index_reg[2]/Q
                         net (fo=11, routed)          0.191     1.809    RECEIVER/r_Bit_Index_reg_n_0_[2]
    SLICE_X60Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  RECEIVER/DATABYTE_TO_7SEG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.854    RECEIVER/DATABYTE_TO_7SEG[6]_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.865     1.992    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  RECEIVER/DATABYTE_TO_7SEG_reg[6]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.121     1.615    RECEIVER/DATABYTE_TO_7SEG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 BINARY_TO_BCD/bcds_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/bcds_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.353ns  (logic 0.237ns (67.131%)  route 0.116ns (32.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     6.479    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  BINARY_TO_BCD/bcds_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.133     6.612 r  BINARY_TO_BCD/bcds_reg[4]/Q
                         net (fo=4, routed)           0.116     6.728    BINARY_TO_BCD/L[4]
    SLICE_X63Y49         LUT4 (Prop_lut4_I2_O)        0.104     6.832 r  BINARY_TO_BCD/bcds[7]_i_2/O
                         net (fo=1, routed)           0.000     6.832    BINARY_TO_BCD/bcds_reg[2]
    SLICE_X63Y49         FDRE                                         r  BINARY_TO_BCD/bcds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     6.994    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  BINARY_TO_BCD/bcds_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.479    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.114     6.593    BINARY_TO_BCD/bcds_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.832    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 BINARY_TO_BCD/FSM_onehot_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/FSM_onehot_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.065%)  route 0.117ns (31.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     6.478    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  BINARY_TO_BCD/FSM_onehot_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.151     6.629 r  BINARY_TO_BCD/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.117     6.746    BINARY_TO_BCD/bcds_out_reg_next
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.098     6.844 r  BINARY_TO_BCD/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.844    BINARY_TO_BCD/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  BINARY_TO_BCD/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.865     6.992    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  BINARY_TO_BCD/FSM_onehot_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.478    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.125     6.603    BINARY_TO_BCD/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.603    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 BINARY_TO_BCD/bcds_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BINARY_TO_BCD/bcds_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.301%)  route 0.167ns (46.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     6.479    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  BINARY_TO_BCD/bcds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.146     6.625 r  BINARY_TO_BCD/bcds_reg[0]/Q
                         net (fo=5, routed)           0.167     6.792    BINARY_TO_BCD/bcds_reg_n_0_[0]
    SLICE_X63Y49         LUT4 (Prop_lut4_I2_O)        0.045     6.837 r  BINARY_TO_BCD/bcds[1]_i_1/O
                         net (fo=1, routed)           0.000     6.837    BINARY_TO_BCD/bcds[1]_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  BINARY_TO_BCD/bcds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     6.994    BINARY_TO_BCD/clk_100MHz_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  BINARY_TO_BCD/bcds_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.495    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.098     6.593    BINARY_TO_BCD/bcds_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.837    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y48   BINARY_TO_BCD/bcds_out_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49   BINARY_TO_BCD/bcds_out_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49   BINARY_TO_BCD/bcds_out_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49   BINARY_TO_BCD/bcds_out_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49   BINARY_TO_BCD/bcds_out_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y48   BINARY_TO_BCD/bcds_out_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   BINARY_TO_BCD/bcds_out_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   BINARY_TO_BCD/bcds_out_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   BINARY_TO_BCD/bcds_out_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   BINARY_TO_BCD/bcds_out_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   BINARY_TO_BCD/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   BINARY_TO_BCD/bcds_out_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   BINARY_TO_BCD/bcds_out_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   BINARY_TO_BCD/bcds_out_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   BINARY_TO_BCD/bcds_out_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECEIVER/led0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 3.961ns (48.836%)  route 4.150ns (51.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.571     5.092    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  RECEIVER/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  RECEIVER/led0_reg/Q
                         net (fo=1, routed)           4.150     9.698    led0_idle_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.203 r  led0_idle_OBUF_inst/O
                         net (fo=0)                   0.000    13.203    led0_idle
    U16                                                               r  led0_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/led2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_databits
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 3.957ns (49.795%)  route 3.990ns (50.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.571     5.092    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  RECEIVER/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  RECEIVER/led2_reg/Q
                         net (fo=1, routed)           3.990     9.538    led2_databits_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.039 r  led2_databits_OBUF_inst/O
                         net (fo=0)                   0.000    13.039    led2_databits
    U19                                                               r  led2_databits (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/led3_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3_stopbit
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.027ns (50.900%)  route 3.885ns (49.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.571     5.092    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X54Y44         FDSE                                         r  RECEIVER/led3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDSE (Prop_fdse_C_Q)         0.518     5.610 r  RECEIVER/led3_reg/Q
                         net (fo=1, routed)           3.885     9.495    led3_stopbit_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.004 r  led3_stopbit_OBUF_inst/O
                         net (fo=0)                   0.000    13.004    led3_stopbit
    V19                                                               r  led3_stopbit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECEIVER/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_startbit
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 3.986ns (55.403%)  route 3.208ns (44.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.571     5.092    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  RECEIVER/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  RECEIVER/led1_reg/Q
                         net (fo=1, routed)           3.208     8.757    led1_startbit_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.286 r  led1_startbit_OBUF_inst/O
                         net (fo=0)                   0.000    12.286    led1_startbit
    E19                                                               r  led1_startbit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 3.987ns (58.756%)  route 2.799ns (41.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  SEVEN_SEG_CTRL/display_num_reg[0]/Q
                         net (fo=1, routed)           2.799     8.414    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.946 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.946    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 4.054ns (60.398%)  route 2.658ns (39.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.639     5.160    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  SEVEN_SEG_CTRL/display_num_reg[3]/Q
                         net (fo=1, routed)           2.658     8.336    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.872 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.872    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 3.976ns (59.537%)  route 2.702ns (40.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.639     5.160    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  SEVEN_SEG_CTRL/display_num_reg[2]/Q
                         net (fo=1, routed)           2.702     8.318    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.838 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.838    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 3.960ns (59.442%)  route 2.702ns (40.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  SEVEN_SEG_CTRL/display_num_reg[1]/Q
                         net (fo=1, routed)           2.702     8.318    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.822 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.822    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.603ns  (logic 4.172ns (63.184%)  route 2.431ns (36.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.159    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478     5.637 r  SEVEN_SEG_CTRL/anode_reg[2]/Q
                         net (fo=1, routed)           2.431     8.068    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.694    11.762 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.762    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 4.053ns (61.707%)  route 2.515ns (38.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.639     5.160    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  SEVEN_SEG_CTRL/display_num_reg[4]/Q
                         net (fo=1, routed)           2.515     8.193    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.729 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.729    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.364ns (71.714%)  route 0.538ns (28.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  SEVEN_SEG_CTRL/anode_reg[0]/Q
                         net (fo=1, routed)           0.538     2.180    anode_OBUF[0]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.381 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.381    anode[0]
    U4                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.368ns (70.579%)  route 0.570ns (29.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  SEVEN_SEG_CTRL/anode_reg[1]/Q
                         net (fo=1, routed)           0.570     2.212    anode_OBUF[1]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.416 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.416    anode[1]
    U2                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.353ns (67.486%)  route 0.652ns (32.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  SEVEN_SEG_CTRL/display_num_reg[6]/Q
                         net (fo=1, routed)           0.652     2.271    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.483 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.483    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.371ns (68.049%)  route 0.644ns (31.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  SEVEN_SEG_CTRL/display_num_reg[5]/Q
                         net (fo=1, routed)           0.644     2.263    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.493 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.493    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.425ns (68.411%)  route 0.658ns (31.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  SEVEN_SEG_CTRL/anode_reg[2]/Q
                         net (fo=1, routed)           0.658     2.284    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.561 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.561    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.400ns (66.439%)  route 0.707ns (33.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.643 r  SEVEN_SEG_CTRL/display_num_reg[4]/Q
                         net (fo=1, routed)           0.707     2.350    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.586 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.586    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.347ns (63.283%)  route 0.781ns (36.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  SEVEN_SEG_CTRL/display_num_reg[1]/Q
                         net (fo=1, routed)           0.781     2.400    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.606 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.606    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.362ns (63.551%)  route 0.781ns (36.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.620 r  SEVEN_SEG_CTRL/display_num_reg[2]/Q
                         net (fo=1, routed)           0.781     2.401    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.622 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.622    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.400ns (64.675%)  route 0.765ns (35.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.479    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.643 r  SEVEN_SEG_CTRL/display_num_reg[3]/Q
                         net (fo=1, routed)           0.765     2.408    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.644 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.644    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG_CTRL/display_num_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.373ns (61.713%)  route 0.852ns (38.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.478    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  SEVEN_SEG_CTRL/display_num_reg[0]/Q
                         net (fo=1, routed)           0.852     2.471    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.703 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.703    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_RX_Serial
                            (input port)
  Destination:            RECEIVER/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.771ns  (logic 1.450ns (38.442%)  route 2.321ns (61.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  i_RX_Serial (IN)
                         net (fo=0)                   0.000     0.000    i_RX_Serial
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  i_RX_Serial_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.771    RECEIVER/i_RX_Serial_IBUF
    SLICE_X62Y49         FDRE                                         r  RECEIVER/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.520     4.861    RECEIVER/clk_100MHz_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  RECEIVER/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.580ns (42.277%)  route 2.158ns (57.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          1.156     3.738    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X61Y48         FDCE                                         f  SEVEN_SEG_CTRL/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     4.860    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X61Y48         FDCE                                         r  SEVEN_SEG_CTRL/count_reg[0]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.580ns (42.277%)  route 2.158ns (57.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          1.156     3.738    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X61Y48         FDCE                                         f  SEVEN_SEG_CTRL/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     4.860    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X61Y48         FDCE                                         r  SEVEN_SEG_CTRL/count_reg[1]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/digit_timer_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.580ns (42.277%)  route 2.158ns (57.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          1.156     3.738    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X61Y48         FDCE                                         f  SEVEN_SEG_CTRL/digit_timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     4.860    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X61Y48         FDCE                                         r  SEVEN_SEG_CTRL/digit_timer_reg[11]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/digit_timer_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.580ns (42.277%)  route 2.158ns (57.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          1.156     3.738    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X61Y48         FDCE                                         f  SEVEN_SEG_CTRL/digit_timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     4.860    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X61Y48         FDCE                                         r  SEVEN_SEG_CTRL/digit_timer_reg[16]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/digit_timer_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 1.580ns (43.960%)  route 2.014ns (56.040%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          1.013     3.595    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X61Y46         FDCE                                         f  SEVEN_SEG_CTRL/digit_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.518     4.859    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X61Y46         FDCE                                         r  SEVEN_SEG_CTRL/digit_timer_reg[2]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/digit_timer_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.595ns  (logic 1.580ns (43.960%)  route 2.014ns (56.040%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          1.013     3.595    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X61Y46         FDCE                                         f  SEVEN_SEG_CTRL/digit_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.518     4.859    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X61Y46         FDCE                                         r  SEVEN_SEG_CTRL/digit_timer_reg[3]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/digit_timer_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.580ns (44.291%)  route 1.988ns (55.709%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.986     3.568    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X63Y46         FDCE                                         f  SEVEN_SEG_CTRL/digit_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     4.860    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X63Y46         FDCE                                         r  SEVEN_SEG_CTRL/digit_timer_reg[1]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/digit_timer_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.580ns (44.291%)  route 1.988ns (55.709%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.986     3.568    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X63Y46         FDCE                                         f  SEVEN_SEG_CTRL/digit_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     4.860    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X63Y46         FDCE                                         r  SEVEN_SEG_CTRL/digit_timer_reg[4]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/digit_timer_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.580ns (44.291%)  route 1.988ns (55.709%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           1.002     2.458    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.582 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.986     3.568    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X63Y46         FDCE                                         f  SEVEN_SEG_CTRL/digit_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.519     4.860    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X63Y46         FDCE                                         r  SEVEN_SEG_CTRL/digit_timer_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/anode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.224ns (35.646%)  route 0.405ns (64.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.405     0.629    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[0]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/anode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.224ns (35.646%)  route 0.405ns (64.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.405     0.629    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[1]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/anode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.224ns (35.646%)  route 0.405ns (64.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.405     0.629    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  SEVEN_SEG_CTRL/anode_reg[2]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/display_num_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.269ns (33.158%)  route 0.543ns (66.842%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.378     0.602    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.647 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.165     0.812    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X65Y47         FDPE                                         f  SEVEN_SEG_CTRL/display_num_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[2]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/display_num_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.269ns (33.158%)  route 0.543ns (66.842%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.378     0.602    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.647 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.165     0.812    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X64Y47         FDPE                                         f  SEVEN_SEG_CTRL/display_num_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[3]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/display_num_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.269ns (33.158%)  route 0.543ns (66.842%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.378     0.602    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.647 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.165     0.812    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X64Y47         FDPE                                         f  SEVEN_SEG_CTRL/display_num_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     1.994    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[4]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/display_num_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.269ns (31.673%)  route 0.581ns (68.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.378     0.602    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.647 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.203     0.850    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X65Y46         FDPE                                         f  SEVEN_SEG_CTRL/display_num_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[0]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/display_num_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.269ns (31.673%)  route 0.581ns (68.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.378     0.602    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.647 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.203     0.850    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X65Y46         FDPE                                         f  SEVEN_SEG_CTRL/display_num_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[1]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/display_num_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.269ns (31.673%)  route 0.581ns (68.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.378     0.602    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.647 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.203     0.850    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X65Y46         FDPE                                         f  SEVEN_SEG_CTRL/display_num_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[5]/C

Slack:                    inf
  Source:                 enableDisplay
                            (input port)
  Destination:            SEVEN_SEG_CTRL/display_num_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.269ns (31.673%)  route 0.581ns (68.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableDisplay (IN)
                         net (fo=0)                   0.000     0.000    enableDisplay
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableDisplay_IBUF_inst/O
                         net (fo=4, routed)           0.378     0.602    SEVEN_SEG_CTRL/E[0]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.647 f  SEVEN_SEG_CTRL/digit_timer[16]_i_2/O
                         net (fo=26, routed)          0.203     0.850    SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0
    SLICE_X65Y46         FDPE                                         f  SEVEN_SEG_CTRL/display_num_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     1.993    SEVEN_SEG_CTRL/clk_100MHz_IBUF_BUFG
    SLICE_X65Y46         FDPE                                         r  SEVEN_SEG_CTRL/display_num_reg[6]/C





