--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.657ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X51Y195.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y188.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y188.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y188.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.894ns logic, 0.575ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.352ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y189.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y189.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y189.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.352ns (1.822ns logic, 0.530ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y190.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X51Y190.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<5>
    SLICE_X51Y190.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (1.722ns logic, 0.575ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X51Y195.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y188.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y188.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y188.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (1.842ns logic, 0.575ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.300ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y189.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y189.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y189.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (1.770ns logic, 0.530ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y190.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X51Y190.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<5>
    SLICE_X51Y190.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y195.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.670ns logic, 0.575ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X51Y194.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y188.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y188.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y188.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.808ns logic, 0.575ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y189.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y189.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y189.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (1.736ns logic, 0.530ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.211ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y190.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X51Y190.G1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<5>
    SLICE_X51Y190.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y191.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y192.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y193.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y194.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (1.636ns logic, 0.575ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_0 (SLICE_X51Y188.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y188.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y188.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y188.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<0>
                                                       PhaseSwitch/TimingCnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.477ns logic, 0.319ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_10 (SLICE_X51Y193.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_10 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_10 to PhaseSwitch/TimingCnt/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y193.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/count_10
    SLICE_X51Y193.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<10>
    SLICE_X51Y193.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/count<10>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<10>
                                                       PhaseSwitch/TimingCnt/count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.477ns logic, 0.319ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_3 (SLICE_X51Y189.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_3 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_3 to PhaseSwitch/TimingCnt/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y189.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_3
    SLICE_X51Y189.G3     net (fanout=2)        0.386   PhaseSwitch/TimingCnt/count<3>
    SLICE_X51Y189.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<3>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<3>
                                                       PhaseSwitch/TimingCnt/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.466ns logic, 0.386ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/Sync_TRG1/CLK
  Logical resource: PhaseSwitch/Sync_TRG1/CK
  Location pin: SLICE_X50Y188.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X51Y188.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X51Y188.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    2.657|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 168 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   2.657ns{1}   (Maximum frequency: 376.364MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 24 13:48:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



