# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do wrap_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work gate_work 
# Modifying /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {wrap.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:56 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." wrap.vo 
# -- Compiling module wrap
# 
# Top level modules:
# 	wrap
# End time: 15:22:57 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/media/share/GitHub/ntt-for-hps-integration/Kyber_NTT_Final/Kyber_QuartusV2 {/media/share/GitHub/ntt-for-hps-integration/Kyber_NTT_Final/Kyber_QuartusV2/Wrap_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:57 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/media/share/GitHub/ntt-for-hps-integration/Kyber_NTT_Final/Kyber_QuartusV2" /media/share/GitHub/ntt-for-hps-integration/Kyber_NTT_Final/Kyber_QuartusV2/Wrap_tb.v 
# -- Compiling module Wrap_tb
# 
# Top level modules:
# 	Wrap_tb
# End time: 15:22:57 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  Wrap_tb
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" Wrap_tb 
# Start time: 15:22:57 on Dec 10,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: $MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=8.
# Loading work.Wrap_tb(fast)
# Loading work.wrap(fast)
# Loading cyclonev_ver.cyclonev_io_obuf(fast)
# Loading cyclonev_ver.cyclonev_io_ibuf(fast)
# Loading cyclonev_ver.cyclonev_clkena(fast)
# Loading cyclonev_ver.cyclonev_lcell_comb(fast)
# Loading cyclonev_ver.cyclonev_io_ibuf(fast__1)
# Loading altera_ver.dffeas(fast)
# Loading cyclonev_ver.cyclonev_ram_block(fast)
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k(fast)
# Loading altera_lnsim_ver.altera_lnsim_functions(fast)
# Loading altera_lnsim_ver.common_28nm_ram_block(fast)
# Loading altera_lnsim_ver.common_28nm_ram_register(fast)
# Loading altera_lnsim_ver.common_28nm_ram_register(fast__1)
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator(fast)
# Loading cyclonev_ver.cyclonev_ram_block(fast__1)
# Loading altera_lnsim_ver.generic_m10k(fast__1)
# Loading altera_lnsim_ver.common_28nm_ram_block(fast__1)
# Loading cyclonev_ver.cyclonev_ram_block(fast__2)
# Loading altera_lnsim_ver.generic_m10k(fast__2)
# Loading altera_lnsim_ver.common_28nm_ram_block(fast__2)
# Loading cyclonev_ver.cyclonev_ram_block(fast__3)
# Loading altera_lnsim_ver.generic_m10k(fast__3)
# Loading altera_lnsim_ver.common_28nm_ram_block(fast__3)
# Loading cyclonev_ver.cyclonev_ram_block(fast__4)
# Loading altera_lnsim_ver.generic_m10k(fast__4)
# Loading altera_lnsim_ver.common_28nm_ram_block(fast__4)
# Loading altera_lnsim_ver.common_28nm_ram_register(fast__2)
# Loading altera_lnsim_ver.common_28nm_ram_register(fast__3)
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator(fast__1)
# Loading cyclonev_ver.cyclonev_ram_block(fast__5)
# Loading altera_lnsim_ver.generic_m10k(fast__5)
# Loading altera_lnsim_ver.common_28nm_ram_block(fast__5)
# Loading cyclonev_ver.cyclonev_mac(fast)
# Loading cyclonev_ver.cyclonev_mac(fast__1)
# Loading cyclonev_ver.cyclonev_mac(fast__2)
# Loading cyclonev_ver.cyclonev_mac(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: wrap.vo Line: 18013
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: wrap.vo Line: 18013
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: wrap.vo Line: 18013
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: wrap.vo Line: 18013
# ** Warning: (vsim-3015) [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: wrap.vo Line: 18013
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|iMULT31|lpm_mult_component|auto_generated|Mult0~mac  File: wrap.vo Line: 18013
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~36  File: wrap.vo Line: 18849
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT62|lpm_mult_component|auto_generated|Mult0~377  File: wrap.vo Line: 18939
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\ibutterfly1|ibarrett|iMULT63|lpm_mult_component|auto_generated|Mult0~8  File: wrap.vo Line: 19609
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : /media/share/GitHub/ntt-for-hps-integration/Kyber_NTT_Final/Kyber_QuartusV2/Wrap_tb.v(1162)
#    Time: 185495 ns  Iteration: 0  Instance: /Wrap_tb
