<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PRM_CEFUSE" id="PRM_CEFUSE">
  
  
  <register acronym="PRCM_PM_CEFUSE_PWRSTCTRL" description="This register controls the CEFUSE power state to reach upon a domain sleep transition" id="PRCM_PM_CEFUSE_PWRSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="5" id="RESERVED_1" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description=" Power state change request when domain has already performed a sleep transition. [[br]]Allows going into deeper low power state without waking up the power domain. " end="4" id="LOWPOWERSTATECHANGE" rwaccess="RW" width="1">
    <bitenum description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do not request a low power state change." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" Power state control" end="0" id="POWERSTATE" rwaccess="RW" width="2">
    <bitenum description="ON State" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="RESERVED" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="RESERVED" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OFF state" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PM_CEFUSE_PWRSTST" description="This register provides a status on the current CEFUSE power domain state. [warm reset insensitive]" id="PRCM_PM_CEFUSE_PWRSTST" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Last low power state entered. [[br]]Set to 0x3 upon write of the same only. [[br]]This register is intended for debug purpose only. " end="24" id="LASTPOWERSTATEENTERED" rwaccess="RW" width="2">
    <bitenum description="Power domain was previously ON-ACTIVE" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Power domain was previously OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="21" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description=" Domain transition status" end="20" id="INTRANSITION" rwaccess="R" width="1">
    <bitenum description="Power domain transition is in progress." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No on-going transition on power domain" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="3" id="RESERVED_3" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="2" description=" Logic state status" end="2" id="LOGICSTATEST" rwaccess="R" width="1">
    <bitenum description="Logic in domain is ON" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Logic in domain is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Current power state status" end="0" id="POWERSTATEST" rwaccess="R" width="2">
    <bitenum description="Power domain is ON-ACTIVE" id="en_2_0x3" token="en_2_0x3" value="0x3"></bitenum>
    <bitenum description="Power domain is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_CEFUSE_CONTEXT" description="This register contains dedicated CEFUSE module context statuses. [warm reset insensitive]" id="PRCM_RM_CEFUSE_CONTEXT" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of CUST_EFUSE_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
