Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Mon Sep 23 11:43:03 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          SystemVerilog
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {MOD3/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 60.4317%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 8 End Points          |           Type           
-------------------------------------------------------------------
MOD3/n1__i3/D                           |           No arrival time
MOD3/n1__i2/D                           |           No arrival time
{MOD3/n1__i2/SR   MOD3/n1__i3/SR}       |           No arrival time
MOD3/n1__i0/D                           |           No arrival time
MOD3/n1__i1/D                           |           No arrival time
{MOD3/n1__i1/SR   MOD3/n1__i0/SR}       |           No arrival time
{MOD3/col_sync__i1/SR   MOD3/col_sync__i0/SR}                           
                                        |           No arrival time
{MOD3/col_sync__i2/SR   MOD3/col_sync__i3/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         8
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
reset                                   |                     input
col[3]                                  |                     input
col[2]                                  |                     input
col[1]                                  |                     input
col[0]                                  |                     input
r_sel[3]                                |                    output
r_sel[2]                                |                    output
r_sel[1]                                |                    output
r_sel[0]                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
MOD1/i37_3_lut/Z	->	MOD1.i40_3_lut/Z

++++ Loop2
MOD1/i199_3_lut/Z	->	MOD1/i14_4_lut/Z

++++ Loop3
MOD1/i202_3_lut_4_lut/D	->	MOD1/i202_3_lut_4_lut/Z

++++ Loop4
MOD1/i11_4_lut/B	->	MOD1/i11_4_lut/Z

++++ Loop5
MOD1/i22_4_lut/B	->	MOD1/i22_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {MOD3/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
MOD3/hf_osc/CLKHF (MPW)                 |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 9 End Points           |    Slack    
-------------------------------------------------------
MOD1/state__i0/D                         |   29.349 ns 
MOD1/state__i2/D                         |   30.472 ns 
MOD1/state__i1/D                         |   30.855 ns 
MOD1/state__i3/D                         |   32.032 ns 
MOD1/state__i4/D                         |   32.085 ns 
MOD3/col_sync__i2/D                      |   37.847 ns 
MOD3/col_sync__i3/D                      |   37.847 ns 
MOD3/col_sync__i1/D                      |   37.847 ns 
MOD3/col_sync__i0/D                      |   37.847 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD3/col_sync__i3/Q  (SLICE_R13C2B)
Path End         : MOD1/state__i0/D  (SLICE_R16C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.348 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD3/col_sync__i2/CK   MOD3/col_sync__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3/col_sync__i3/CK->MOD3/col_sync__i3/Q
                                          SLICE_R13C2B       CLK_TO_Q1_DELAY     1.388                  6.887  1       
MOD1/col_sync[3]                                             NET DELAY           2.141                  9.028  1       
MOD1/i3_4_lut/D->MOD1/i3_4_lut/Z          SLICE_R14C3A       A0_TO_F0_DELAY      0.449                  9.477  6       
MOD1/n16                                                     NET DELAY           2.168                 11.645  6       
MOD1/i429_2_lut/A->MOD1/i429_2_lut/Z      SLICE_R15C3D       D0_TO_F0_DELAY      0.449                 12.094  2       
MOD1/n527                                                    NET DELAY           2.168                 14.262  2       
MOD1/mux_8_Mux_1_i15_4_lut/B->MOD1/mux_8_Mux_1_i15_4_lut/Z
                                          SLICE_R15C3B       D0_TO_F0_DELAY      0.449                 14.711  2       
MOD1/n15                                                     NET DELAY           2.432                 17.143  2       
MOD1.i101_2_lut/A->MOD1.i101_2_lut/Z      SLICE_R16C3D       C1_TO_F1_DELAY      0.476                 17.619  1       
MOD1/n155                                                    NET DELAY           0.000                 17.619  1       
MOD1/state__i0/D                                             ENDPOINT            0.000                 17.619  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
{MOD1/state__i1/CK   MOD1/state__i0/CK}                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(17.618)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.348  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/col_sync__i3/Q  (SLICE_R13C2B)
Path End         : MOD1/state__i2/D  (SLICE_R15C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 70.6% (route), 29.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.471 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD3/col_sync__i2/CK   MOD3/col_sync__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3/col_sync__i3/CK->MOD3/col_sync__i3/Q
                                          SLICE_R13C2B       CLK_TO_Q1_DELAY     1.388                  6.887  1       
MOD1/col_sync[3]                                             NET DELAY           2.141                  9.028  1       
MOD1/i3_4_lut/D->MOD1/i3_4_lut/Z          SLICE_R14C3A       A0_TO_F0_DELAY      0.449                  9.477  6       
MOD1/n16                                                     NET DELAY           2.168                 11.645  6       
MOD1/i188_2_lut/A->MOD1/i188_2_lut/Z      SLICE_R14C3D       D0_TO_F0_DELAY      0.476                 12.121  1       
MOD1/n17_adj_33                                              NET DELAY           0.304                 12.425  1       
MOD1/mux_8_Mux_3_i15_4_lut/B->MOD1/mux_8_Mux_3_i15_4_lut/Z
                                          SLICE_R14C3D       C1_TO_F1_DELAY      0.449                 12.874  2       
MOD1/n15_adj_34                                              NET DELAY           3.146                 16.020  2       
MOD1.i103_2_lut/A->MOD1.i103_2_lut/Z      SLICE_R15C2C       A1_TO_F1_DELAY      0.476                 16.496  1       
MOD1/n157                                                    NET DELAY           0.000                 16.496  1       
MOD1/state__i2/D                                             ENDPOINT            0.000                 16.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
{MOD1/state__i3/CK   MOD1/state__i2/CK}                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(16.495)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   30.471  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/col_sync__i3/Q  (SLICE_R13C2B)
Path End         : MOD1/state__i1/D  (SLICE_R16C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 69.5% (route), 30.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.854 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD3/col_sync__i2/CK   MOD3/col_sync__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3/col_sync__i3/CK->MOD3/col_sync__i3/Q
                                          SLICE_R13C2B       CLK_TO_Q1_DELAY     1.388                  6.887  1       
MOD1/col_sync[3]                                             NET DELAY           2.141                  9.028  1       
MOD1/i3_4_lut/D->MOD1/i3_4_lut/Z          SLICE_R14C3A       A0_TO_F0_DELAY      0.449                  9.477  6       
MOD1/n16                                                     NET DELAY           2.763                 12.240  6       
MOD1/i1_2_lut_3_lut/B->MOD1/i1_2_lut_3_lut/Z
                                          SLICE_R16C3A       D0_TO_F0_DELAY      0.476                 12.716  1       
MOD1/n467                                                    NET DELAY           0.304                 13.020  1       
MOD1/i38_4_lut/B->MOD1/i38_4_lut/Z        SLICE_R16C3A       C1_TO_F1_DELAY      0.449                 13.469  2       
MOD1/n17                                                     NET DELAY           2.168                 15.637  2       
MOD1.i102_2_lut/A->MOD1.i102_2_lut/Z      SLICE_R16C3D       D0_TO_F0_DELAY      0.476                 16.113  1       
MOD1/n156                                                    NET DELAY           0.000                 16.113  1       
MOD1/state__i1/D                                             ENDPOINT            0.000                 16.113  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
{MOD1/state__i1/CK   MOD1/state__i0/CK}                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(16.112)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   30.854  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state__i2/Q  (SLICE_R15C2C)
Path End         : MOD1/state__i3/D  (SLICE_R15C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 70.7% (route), 29.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.031 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD1/state__i3/CK   MOD1/state__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state__i2/CK->MOD1/state__i2/Q       SLICE_R15C2C       CLK_TO_Q1_DELAY     1.388                  6.887  12      
MOD1/state[2]                                                NET DELAY           2.022                  8.909  12      
MOD1/i58_2_lut/A->MOD1/i58_2_lut/Z        SLICE_R14C2D       C0_TO_F0_DELAY      0.449                  9.358  4       
MOD1/n110                                                    NET DELAY           2.485                 11.843  4       
MOD1/i11_4_lut/D->MOD1/i11_4_lut/Z        SLICE_R14C3B       B1_TO_F1_DELAY      0.449                 12.292  2       
MOD1/nextstate[3]                                            NET DELAY           2.168                 14.460  2       
MOD1/i104_2_lut/B->MOD1/i104_2_lut/Z      SLICE_R15C2C       D0_TO_F0_DELAY      0.476                 14.936  1       
MOD1/n158                                                    NET DELAY           0.000                 14.936  1       
MOD1/state__i3/D                                             ENDPOINT            0.000                 14.936  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
{MOD1/state__i3/CK   MOD1/state__i2/CK}                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(14.935)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.031  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state__i2/Q  (SLICE_R15C2C)
Path End         : MOD1/state__i4/D  (SLICE_R15C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 70.6% (route), 29.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.084 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD1/state__i3/CK   MOD1/state__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state__i2/CK->MOD1/state__i2/Q       SLICE_R15C2C       CLK_TO_Q1_DELAY     1.388                  6.887  12      
MOD1/state[2]                                                NET DELAY           2.022                  8.909  12      
MOD1/i58_2_lut/A->MOD1/i58_2_lut/Z        SLICE_R14C2D       C0_TO_F0_DELAY      0.449                  9.358  4       
MOD1/n110                                                    NET DELAY           2.432                 11.790  4       
MOD1/i21_4_lut/A->MOD1/i21_4_lut/Z        SLICE_R15C2A       C0_TO_F0_DELAY      0.449                 12.239  2       
MOD1/nextstate[4]                                            NET DELAY           2.168                 14.407  2       
MOD1/i105_2_lut/B->MOD1/i105_2_lut/Z      SLICE_R15C2B       D1_TO_F1_DELAY      0.476                 14.883  1       
MOD1/n159                                                    NET DELAY           0.000                 14.883  1       
MOD1/state__i4/D                                             ENDPOINT            0.000                 14.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
MOD1/state__i4/CK                                            CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(14.882)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.084  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/n1__i2/Q  (SLICE_R13C2C)
Path End         : MOD3/col_sync__i2/D  (SLICE_R13C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 37.846 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD3/n1__i2/CK   MOD3/n1__i3/CK}                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3/n1__i2/CK->MOD3/n1__i2/Q             SLICE_R13C2C       CLK_TO_Q0_DELAY     1.388                  6.887  1       
MOD3/n1[2]                                                   NET DELAY           1.758                  8.645  1       
MOD3.SLICE_5/D0->MOD3.SLICE_5/F0          SLICE_R13C2B       D0_TO_F0_DELAY      0.476                  9.121  1       
MOD3.n1[2].sig_005.FeedThruLUT                               NET DELAY           0.000                  9.121  1       
MOD3/col_sync__i2/D                                          ENDPOINT            0.000                  9.121  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
{MOD3/col_sync__i2/CK   MOD3/col_sync__i3/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                         -(9.120)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   37.846  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/n1__i3/Q  (SLICE_R13C2C)
Path End         : MOD3/col_sync__i3/D  (SLICE_R13C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 37.846 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD3/n1__i2/CK   MOD3/n1__i3/CK}                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3/n1__i3/CK->MOD3/n1__i3/Q             SLICE_R13C2C       CLK_TO_Q1_DELAY     1.388                  6.887  1       
MOD3/n1[3]                                                   NET DELAY           1.758                  8.645  1       
MOD3.SLICE_5/D1->MOD3.SLICE_5/F1          SLICE_R13C2B       D1_TO_F1_DELAY      0.476                  9.121  1       
MOD3.n1[3].sig_006.FeedThruLUT                               NET DELAY           0.000                  9.121  1       
MOD3/col_sync__i3/D                                          ENDPOINT            0.000                  9.121  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
{MOD3/col_sync__i2/CK   MOD3/col_sync__i3/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                         -(9.120)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   37.846  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/n1__i1/Q  (SLICE_R14C2A)
Path End         : MOD3/col_sync__i1/D  (SLICE_R14C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 37.846 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD3/n1__i1/CK   MOD3/n1__i0/CK}                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3/n1__i1/CK->MOD3/n1__i1/Q             SLICE_R14C2A       CLK_TO_Q0_DELAY     1.388                  6.887  1       
MOD3/n1[1]                                                   NET DELAY           1.758                  8.645  1       
MOD3.SLICE_3/D0->MOD3.SLICE_3/F0          SLICE_R14C2C       D0_TO_F0_DELAY      0.476                  9.121  1       
MOD3.n1[1].sig_003.FeedThruLUT                               NET DELAY           0.000                  9.121  1       
MOD3/col_sync__i1/D                                          ENDPOINT            0.000                  9.121  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
{MOD3/col_sync__i1/CK   MOD3/col_sync__i0/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                         -(9.120)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   37.846  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/n1__i0/Q  (SLICE_R14C2A)
Path End         : MOD3/col_sync__i0/D  (SLICE_R14C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 37.846 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  8       
{MOD3/n1__i1/CK   MOD3/n1__i0/CK}                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD3/n1__i0/CK->MOD3/n1__i0/Q             SLICE_R14C2A       CLK_TO_Q1_DELAY     1.388                  6.887  1       
MOD3/n1[0]                                                   NET DELAY           1.758                  8.645  1       
MOD3.SLICE_3/D1->MOD3.SLICE_3/F1          SLICE_R14C2C       D1_TO_F1_DELAY      0.476                  9.121  1       
MOD3.n1[0].sig_007.FeedThruLUT                               NET DELAY           0.000                  9.121  1       
MOD3/col_sync__i0/D                                          ENDPOINT            0.000                  9.121  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  8       
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  8       
{MOD3/col_sync__i1/CK   MOD3/col_sync__i0/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                         -(9.120)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   37.846  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 9 End Points           |    Slack    
-------------------------------------------------------
MOD3/col_sync__i2/D                      |    1.743 ns 
MOD3/col_sync__i3/D                      |    1.743 ns 
MOD3/col_sync__i1/D                      |    1.743 ns 
MOD3/col_sync__i0/D                      |    1.743 ns 
MOD1/state__i0/D                         |    1.943 ns 
MOD1/state__i2/D                         |    1.943 ns 
MOD1/state__i1/D                         |    1.973 ns 
MOD1/state__i4/D                         |    3.143 ns 
MOD1/state__i3/D                         |    3.173 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD3/n1__i2/Q  (SLICE_R13C2C)
Path End         : MOD3/col_sync__i2/D  (SLICE_R13C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD3/n1__i2/CK   MOD3/n1__i3/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3/n1__i2/CK->MOD3/n1__i2/Q             SLICE_R13C2C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD3/n1[2]                                                   NET DELAY        0.712                  4.575  1       
MOD3.SLICE_5/D0->MOD3.SLICE_5/F0          SLICE_R13C2B       D0_TO_F0_DELAY   0.252                  4.827  1       
MOD3.n1[2].sig_005.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
MOD3/col_sync__i2/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD3/col_sync__i2/CK   MOD3/col_sync__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/n1__i3/Q  (SLICE_R13C2C)
Path End         : MOD3/col_sync__i3/D  (SLICE_R13C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD3/n1__i2/CK   MOD3/n1__i3/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3/n1__i3/CK->MOD3/n1__i3/Q             SLICE_R13C2C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD3/n1[3]                                                   NET DELAY        0.712                  4.575  1       
MOD3.SLICE_5/D1->MOD3.SLICE_5/F1          SLICE_R13C2B       D1_TO_F1_DELAY   0.252                  4.827  1       
MOD3.n1[3].sig_006.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
MOD3/col_sync__i3/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD3/col_sync__i2/CK   MOD3/col_sync__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/n1__i1/Q  (SLICE_R14C2A)
Path End         : MOD3/col_sync__i1/D  (SLICE_R14C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD3/n1__i1/CK   MOD3/n1__i0/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3/n1__i1/CK->MOD3/n1__i1/Q             SLICE_R14C2A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD3/n1[1]                                                   NET DELAY        0.712                  4.575  1       
MOD3.SLICE_3/D0->MOD3.SLICE_3/F0          SLICE_R14C2C       D0_TO_F0_DELAY   0.252                  4.827  1       
MOD3.n1[1].sig_003.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
MOD3/col_sync__i1/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD3/col_sync__i1/CK   MOD3/col_sync__i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/n1__i0/Q  (SLICE_R14C2A)
Path End         : MOD3/col_sync__i0/D  (SLICE_R14C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD3/n1__i1/CK   MOD3/n1__i0/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3/n1__i0/CK->MOD3/n1__i0/Q             SLICE_R14C2A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD3/n1[0]                                                   NET DELAY        0.712                  4.575  1       
MOD3.SLICE_3/D1->MOD3.SLICE_3/F1          SLICE_R14C2C       D1_TO_F1_DELAY   0.252                  4.827  1       
MOD3.n1[0].sig_007.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
MOD3/col_sync__i0/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD3/col_sync__i1/CK   MOD3/col_sync__i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state__i4/Q  (SLICE_R15C2B)
Path End         : MOD1/state__i0/D  (SLICE_R16C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
MOD1/state__i4/CK                                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state__i4/CK->MOD1/state__i4/Q       SLICE_R15C2B       CLK_TO_Q1_DELAY  0.779                  3.863  11      
MOD1/state[4]                                                NET DELAY        0.912                  4.775  11      
MOD1.i101_2_lut/C->MOD1.i101_2_lut/Z      SLICE_R16C3D       B1_TO_F1_DELAY   0.252                  5.027  1       
MOD1/n155                                                    NET DELAY        0.000                  5.027  1       
MOD1/state__i0/D                                             ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD1/state__i1/CK   MOD1/state__i0/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state__i4/Q  (SLICE_R15C2B)
Path End         : MOD1/state__i2/D  (SLICE_R15C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
MOD1/state__i4/CK                                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state__i4/CK->MOD1/state__i4/Q       SLICE_R15C2B       CLK_TO_Q1_DELAY  0.779                  3.863  11      
MOD1/state[4]                                                NET DELAY        0.912                  4.775  11      
MOD1.i103_2_lut/C->MOD1.i103_2_lut/Z      SLICE_R15C2C       B1_TO_F1_DELAY   0.252                  5.027  1       
MOD1/n157                                                    NET DELAY        0.000                  5.027  1       
MOD1/state__i2/D                                             ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD1/state__i3/CK   MOD1/state__i2/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state__i4/Q  (SLICE_R15C2B)
Path End         : MOD1/state__i1/D  (SLICE_R16C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.973 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
MOD1/state__i4/CK                                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state__i4/CK->MOD1/state__i4/Q       SLICE_R15C2B       CLK_TO_Q1_DELAY  0.779                  3.863  11      
MOD1/state[4]                                                NET DELAY        0.942                  4.805  11      
MOD1.i102_2_lut/C->MOD1.i102_2_lut/Z      SLICE_R16C3D       A0_TO_F0_DELAY   0.252                  5.057  1       
MOD1/n156                                                    NET DELAY        0.000                  5.057  1       
MOD1/state__i1/D                                             ENDPOINT         0.000                  5.057  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD1/state__i1/CK   MOD1/state__i0/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.057  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.973  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state__i4/Q  (SLICE_R15C2B)
Path End         : MOD1/state__i4/D  (SLICE_R15C2B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.7% (route), 41.3% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
MOD1/state__i4/CK                                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state__i4/CK->MOD1/state__i4/Q       SLICE_R15C2B       CLK_TO_Q1_DELAY  0.779                  3.863  11      
MOD1/state[4]                                                NET DELAY        0.912                  4.775  11      
MOD1/i21_4_lut/C->MOD1/i21_4_lut/Z        SLICE_R15C2A       B0_TO_F0_DELAY   0.266                  5.041  2       
MOD1/nextstate[4]                                            NET DELAY        0.934                  5.975  2       
MOD1/i105_2_lut/B->MOD1/i105_2_lut/Z      SLICE_R15C2B       D1_TO_F1_DELAY   0.252                  6.227  1       
MOD1/n159                                                    NET DELAY        0.000                  6.227  1       
MOD1/state__i4/D                                             ENDPOINT         0.000                  6.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
MOD1/state__i4/CK                                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.227  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.143  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state__i4/Q  (SLICE_R15C2B)
Path End         : MOD1/state__i3/D  (SLICE_R15C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.173 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
MOD1/state__i4/CK                                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state__i4/CK->MOD1/state__i4/Q       SLICE_R15C2B       CLK_TO_Q1_DELAY  0.779                  3.863  11      
MOD1/state[4]                                                NET DELAY        0.942                  4.805  11      
MOD1/i11_4_lut/C->MOD1/i11_4_lut/Z        SLICE_R14C3B       A1_TO_F1_DELAY   0.266                  5.071  2       
MOD1/nextstate[3]                                            NET DELAY        0.934                  6.005  2       
MOD1/i104_2_lut/B->MOD1/i104_2_lut/Z      SLICE_R15C2C       D0_TO_F0_DELAY   0.252                  6.257  1       
MOD1/n158                                                    NET DELAY        0.000                  6.257  1       
MOD1/state__i3/D                                             ENDPOINT         0.000                  6.257  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD3.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  9       
{MOD1/state__i3/CK   MOD1/state__i2/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.173  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



