---
layout: default
title: è£œè¶³è³‡æ–™ / Appendixï¼šFinFET è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆå…¨48ã‚¹ãƒ†ãƒƒãƒ—
---

---

# ğŸ§¬ è£œè¶³è³‡æ–™ / Appendixï¼šFinFET è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆå…¨48ã‚¹ãƒ†ãƒƒãƒ—ï¼‰  
**FinFET Full Process Flow â€“ 48-Step Breakdown for Advanced Nodes**

æœ¬è³‡æ–™ã§ã¯ã€FinFETï¼ˆFinå‹ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ï¼‰ã®è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ã‚’48ã‚¹ãƒ†ãƒƒãƒ—ã«åˆ†è§£ã—ã€å„ã‚¹ãƒ†ãƒƒãƒ—ã®**ç›®çš„ãƒ»æ¡ä»¶ãƒ»æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ**ã‚’è©³ç´°ã«è§£èª¬ã—ã¾ã™ã€‚  
This document describes the full FinFET manufacturing flow, broken into **48 steps** with detailed **purpose, conditions, and key technical notes** for each.

---

## ğŸ“˜ åŸºæœ¬æƒ…å ± / Basic Information

| é …ç›® / Item | å†…å®¹ / Details |
|-------------|----------------|
| **å¯¾è±¡ãƒãƒ¼ãƒ‰ / Target Node** | 10â€“5nm ä¸–ä»£ / 10â€“5nm generation |
| **åŸºæ¿ä»•æ§˜ / Substrate** | 300mm P-type Si (100), ~10 Î©Â·cm |
| **ç›®çš„ / Objective** | ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã‚’è¶…ãˆã‚‹çŸ­ãƒãƒ£ãƒãƒ«åˆ¶å¾¡ã¨ã‚²ãƒ¼ãƒˆåˆ¶å¾¡æ€§ã®å®Ÿç¾<br>Enhanced short-channel control beyond planar CMOS |

---

## ğŸ§© ãƒ—ãƒ­ã‚»ã‚¹ã‚»ã‚°ãƒ¡ãƒ³ãƒˆæ§‹æˆ / Process Segment Structure

| ã‚»ã‚°ãƒ¡ãƒ³ãƒˆ / Segment | ã‚¹ãƒ†ãƒƒãƒ—ç¯„å›² / Step Range | å†…å®¹ / Description |
|-----------------------|----------------------------|---------------------|
| â‘  **åˆæœŸå·¥ç¨‹ / Initial Process** | Step 1â€“3 | ã‚¦ã‚§ãƒ«ãƒ»STIå½¢æˆ / Well & STI |
| â‘¡ **ã‚²ãƒ¼ãƒˆå‰å½¢æˆ / Pre-Gate Formation** | Step 4â€“6 | ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œã€ãƒãƒªSiã€ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚° |
| â‘¢ **S/Dæ§‹é€  / Source/Drain Region** | Step 7â€“9 | æ³¨å…¥ã¨ã‚¹ãƒ‘ãƒ¼ã‚µå½¢æˆ / Implant & Spacer |
| â‘£ **ã‚·ãƒªã‚µã‚¤ãƒ‰ / Silicide** | Step 10 | Ni/Coç³»ä½æŠµæŠ—ã‚³ãƒ³ã‚¿ã‚¯ãƒˆ |
| â‘¤ **ILDãƒ»ã‚³ãƒ³ã‚¿ã‚¯ãƒˆ / Contact** | Step 11â€“15 | çµ¶ç¸è†œã€ãƒ“ã‚¢ã€Cué…ç·šå½¢æˆ |
| â‘¥ **M1å±¤ / Metal-1** | Step 16â€“21 | ç¬¬1å±¤é…ç·šãƒ—ãƒ­ã‚»ã‚¹ |
| â‘¦ **ä¸Šä½ãƒ¡ã‚¿ãƒ« / Upper Metals** | Step 22â€“26 | M2ã€œMxå¤šå±¤å½¢æˆ |
| â‘§ **ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³ / Passivation** | Step 27â€“30 | Capå±¤ãƒ»UBMå½¢æˆ |
| â‘¨ **3Då®Ÿè£…å¯¾å¿œ / 3D Integration** | Step 31â€“35 | TSVã€ãƒãƒ³ãƒ—ã€ä¸Šå±¤ILDç­‰ |
| â‘© **ãƒ†ã‚¹ãƒˆãƒ»å®Ÿè£… / Final Steps** | Step 36â€“48 | RCæŠ½å‡ºã€UBMå†å½¢æˆã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°ç­‰ |

---

## ğŸ¯ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã®ç›®çš„ / Document Objective

- **æ•™è‚²ç›®çš„**ã§FinFETã®ãƒ—ãƒ­ã‚»ã‚¹å…¨ä½“åƒã‚’æŠŠæ¡ã™ã‚‹  
  To provide **educational insight** into the full FinFET process.
- å„å·¥ç¨‹ã®**è£…ç½®ãƒ»ææ–™ãƒ»ãƒ—ãƒ­ã‚»ã‚¹è¨­è¨ˆä¸Šã®è«–ç‚¹**ã‚’æ•´ç†  
  Summarize **equipment, materials, and key process issues** at each step.
- GAAãƒ—ãƒ­ã‚»ã‚¹ã¨ã®æ¯”è¼ƒãƒ»æ•™æãƒªãƒ³ã‚¯ã«é€£æº  
  Link with GAA flow comparison and teaching materials.

---

## ğŸ“ é–¢é€£è³‡æ–™ / Related Files

- [`appendixf1_02_gaaflow.md`](./appendixf1_02_gaaflow.md)ï¼šGAAç‰ˆãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼  
- [`f1_2_finfet.md`](./f1_2_finfet.md)ï¼šFinFETæ§‹é€ ã¨å‹•ä½œè§£èª¬  
- [`appendixf1_03_finfet_vs_gaa.md`](./appendixf1_03_finfet_vs_gaa.md)ï¼šFinFETã¨GAAã®æ¯”è¼ƒ

---

## ğŸ–¼ï¸ å›³ç‰ˆäºˆå®š / Planned Figures

- `images/finfet_process_overview.png`ï¼šå…¨ä½“ãƒ•ãƒ­ãƒ¼å›³  
- `images/finfet_metallization_stack.png`ï¼šé…ç·šå±¤æ§‹æˆæ–­é¢å›³  
- `images/finfet_final_test_packaging.png`ï¼šå¾Œå·¥ç¨‹ã¨ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æ§‹é€ 

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / Author & License

| é …ç›® / Item | å†…å®¹ / Details |
|-------------|----------------|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | MIT License |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |

---

â¬‡ï¸ ä»¥ä¸‹ã€å„ã‚¹ãƒ†ãƒƒãƒ—ã®è©³ç´°è§£èª¬ã¸ç¶šãã¾ã™ã€‚  
â¬‡ï¸ Proceed to detailed descriptions of each step below.

---

## ğŸ”¹ Step 1ï¼šåŸºæ¿æº–å‚™ / Substrate Preparation

**ç›®çš„ / Purpose**ï¼š  
é«˜ç´”åº¦ã‚·ãƒªã‚³ãƒ³åŸºæ¿ã‚’æº–å‚™ã—ã€å¾®ç´°åŠ å·¥ã«å‚™ãˆãŸè¡¨é¢æ¸…æµ„åº¦ã‚’ç¢ºä¿  
Prepare high-purity Si wafers and ensure surface cleanliness for fine processing

**æ¡ä»¶ / Conditions**ï¼š  
- På‹ Si (100)ã€æŠµæŠ—ç‡ ~10 Î©Â·cm  
- RCAæ´—æµ„ â†’ 150Â°C è„±æ°´ãƒ™ãƒ¼ã‚¯  
- P-type Si (100), ~10 Î©Â·cm  
- RCA clean â†’ 150Â°C dehydration bake

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- å¾®ç´°Finå½¢æˆã«å‘ã‘ãŸ**è¡¨é¢å¹³å¦æ€§ã¨é‡‘å±æ®‹æ¸£é™¤å»**ãŒæ¥µã‚ã¦é‡è¦  
- Critical to ensure **surface smoothness** and **removal of metal contaminants** for Fin formation

---

## ğŸ”¹ Step 2ï¼šSTIï¼ˆæµ…æºçµ¶ç¸ï¼‰å½¢æˆ / Shallow Trench Isolation (STI)

**ç›®çš„ / Purpose**ï¼š  
éš£æ¥ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿é–“ã‚’é›»æ°—çš„ã«åˆ†é›¢ã™ã‚‹çµ¶ç¸æºã‚’å½¢æˆ  
Form isolation trenches to electrically separate adjacent devices

**æ¡ä»¶ / Conditions**ï¼š  
- ArFæµ¸æ½¤ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ â†’ ãƒ•ãƒƒç´ ç³»RIE â†’ TEOS CVD â†’ CMP  
- ArF immersion lithography â†’ Fluorine-based RIE â†’ TEOS CVD â†’ CMP

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒˆãƒ¬ãƒ³ãƒæ·±ã• â‰’ 200 nm  
- STIã‚¹ãƒˆãƒ¬ã‚¹ã«ã‚ˆã‚‹**ã—ãã„å€¤ã‚·ãƒ•ãƒˆï¼ˆVth Shiftï¼‰**ã¸ã®å½±éŸ¿ã«æ³¨æ„  
- STI depth â‰ˆ 200 nm  
- Attention to **Vth shift due to STI-induced stress**

---

## ğŸ”¹ Step 3ï¼šã‚¦ã‚§ãƒ«ãƒ»ãƒãƒ£ãƒãƒ«å½¢æˆ / Well and Channel Implantation

**ç›®çš„ / Purpose**ï¼š  
n/pã‚¦ã‚§ãƒ«ã®å®šç¾©ã¨ã—ãã„å€¤èª¿æ•´ãƒãƒ£ãƒãƒ«ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ã®å°å…¥  
Define n/p wells and implant channel dopants for Vth adjustment

**æ¡ä»¶ / Conditions**ï¼š  
- B (p-well), As/P (n-well)ï¼š10Â¹Â²ã€œ10Â¹Â³ cmâ»Â²ã€30ã€œ80 keV  
- Rapid Thermal Annealing (RTA) ã«ã‚ˆã‚‹æ´»æ€§åŒ–  
- B (p-well), As/P (n-well): 10Â¹Â²â€“10Â¹Â³ cmâ»Â², 30â€“80 keV  
- Activation by RTA

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ã‚¦ã‚§ãƒ«åˆ†å¸ƒã®ã°ã‚‰ã¤ããŒ**Vthå‡ä¸€æ€§**ã«å½±éŸ¿  
- Variation in well doping affects **Vth uniformity**

---

## ğŸ”¹ Step 4ï¼šã‚²ãƒ¼ãƒˆé…¸åŒ–è†œå½¢æˆ / Gate Oxide Growth

**ç›®çš„ / Purpose**ï¼š  
ã‚²ãƒ¼ãƒˆçµ¶ç¸è†œã¨ã—ã¦é«˜å“è³ªãªé…¸åŒ–è†œã‚’å½¢æˆ  
Form high-quality oxide as gate insulator

**æ¡ä»¶ / Conditions**ï¼š  
- ä¹¾å¼é…¸åŒ–ï¼š800â€“900Â°Cã€åšã• 1.5â€“2.0 nm  
- Dry oxidation at 800â€“900Â°C, thickness 1.5â€“2.0 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ç•Œé¢æº–ä½å¯†åº¦ï¼ˆDitï¼‰**ã‚’æŠ‘ãˆã‚‹ã“ã¨ãŒãƒªãƒ¼ã‚¯ãƒ»ä¿¡é ¼æ€§ã«é‡è¦  
- Reducing **interface trap density (Dit)** is crucial for leakage and reliability

---

## ğŸ”¹ Step 5ï¼šãƒãƒªSiå †ç©ãƒ»ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚° / Poly-Si Deposition and Doping

**ç›®çš„ / Purpose**ï¼š  
ã‚²ãƒ¼ãƒˆé›»æ¥µã¨ãªã‚‹ãƒãƒªã‚·ãƒªã‚³ãƒ³ã‚’å½¢æˆã—ã€å°é›»æ€§ã‚’ç¢ºä¿  
Deposit doped polysilicon for gate electrode to ensure conductivity

**æ¡ä»¶ / Conditions**ï¼š  
- LPCVDï¼ˆ~100 nmï¼‰  
- In-situ P/Asãƒ‰ãƒ¼ãƒ— ã¾ãŸã¯ ã‚¤ã‚ªãƒ³æ³¨å…¥å¾Œã‚¢ãƒ‹ãƒ¼ãƒ«  
- LPCVD (~100 nm), In-situ P/As doping or post-implant annealing

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒãƒªSiã®**ç²’ç•Œä¼å°**ã¨ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°å‡ä¸€æ€§ãŒã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°æ€§èƒ½ã«å½±éŸ¿  
- **Grain boundary conduction** and doping uniformity are key for switching behavior

---

## ğŸ”¹ Step 6ï¼šã‚²ãƒ¼ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚° / Gate Patterning

**ç›®çš„ / Purpose**ï¼š  
å¾®ç´°ã‚²ãƒ¼ãƒˆå¯¸æ³•ï¼ˆCDï¼‰ã‚’å®šç¾©  
Define critical gate dimensions (CD) via lithography and etch

**æ¡ä»¶ / Conditions**ï¼š  
- 193nm ArF immersionã€HBr/Clâ‚‚ãƒ™ãƒ¼ã‚¹ã®RIE  
- CD â‰’ 30 nmï¼ˆãƒãƒ¼ãƒ‰ã«ä¾å­˜ï¼‰  
- 193nm ArF immersion lithography, HBr/Clâ‚‚-based RIE, CD ~30 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- CDã®ã°ã‚‰ã¤ããŒ**Vthãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³é›»æµ**ã®ã°ã‚‰ã¤ãè¦å› ã¨ãªã‚‹  
- CD variation causes fluctuation in **Vth and drain current**

---

## ğŸ”¹ Step 7ï¼šS/Dæ‹¡å¼µæ³¨å…¥ / S/D Extension Implantation

**ç›®çš„ / Purpose**ï¼š  
çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœæŠ‘åˆ¶ã®ãŸã‚ã®ãƒãƒ£ãƒãƒ«ç«¯è»½åº¦ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°  
Light doping at channel edge to suppress short-channel effects

**æ¡ä»¶ / Conditions**ï¼š  
- Bã¾ãŸã¯Asã€10Â¹Â³â€“10Â¹â´ cmâ»Â²ã€5â€“20 keV  
- ã‚¹ãƒ‘ã‚¤ã‚¯RTAã§æ´»æ€§åŒ–  
- B or As: 10Â¹Â³â€“10Â¹â´ cmâ»Â², 5â€“20 keV, activated by spike RTA

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- æµ…ã„æ¥åˆã§**ãƒªãƒ¼ã‚¯é›»æµã¨æŠµæŠ—ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•**ã‚’æœ€é©åŒ–  
- Optimize **leakage vs resistance** via shallow junction depth

---

## ğŸ”¹ Step 8ï¼šã‚¹ãƒšãƒ¼ã‚µå½¢æˆ / Spacer Formation

**ç›®çš„ / Purpose**ï¼š  
S/Dæœ¬æ³¨å…¥ç¯„å›²ã‚’å®šç¾©ã™ã‚‹ã‚¹ãƒšãƒ¼ã‚µï¼ˆã‚µã‚¤ãƒ‰ã‚¦ã‚©ãƒ¼ãƒ«ï¼‰ã®å½¢æˆ  
Form sidewall spacers to define main S/D implant region

**æ¡ä»¶ / Conditions**ï¼š  
- LPCVD Siâ‚ƒNâ‚„ã¾ãŸã¯SiOâ‚‚ï¼ˆ10â€“20 nmï¼‰  
- ç•°æ–¹æ€§RIEã«ã‚ˆã‚‹ã‚¨ãƒƒãƒãƒãƒƒã‚¯  
- LPCVD Siâ‚ƒNâ‚„ or SiOâ‚‚ (10â€“20 nm), anisotropic RIE etchback

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ã‚¹ãƒšãƒ¼ã‚µå¹…ã®ã°ã‚‰ã¤ããŒ**SDEé•·ã¨R_on**ã«å½±éŸ¿  
- Spacer width variation affects **SDE length and R_on**

---

## ğŸ”¹ Step 9ï¼šS/Dæœ¬æ³¨å…¥ / S/D Main Implant

**ç›®çš„ / Purpose**ï¼š  
ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³é ˜åŸŸã«é«˜æ¿ƒåº¦ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ã‚’æ–½ã—ã€ä½æŠµæŠ—åŒ–  
Heavily dope S/D regions to reduce series resistance

**æ¡ä»¶ / Conditions**ï¼š  
- Asã¾ãŸã¯Bï¼š~10Â¹âµ cmâ»Â²ã€30â€“80 keV  
- RTAã§æ´»æ€§åŒ–  
- As or B: ~10Â¹âµ cmâ»Â², 30â€“80 keV, activated by RTA

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- æ·±ã™ãã‚‹ã¨**çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœå¢—åŠ **ã€æµ…ã™ãã‚‹ã¨**æŠµæŠ—ä¸Šæ˜‡**  
- Too deep increases **SCE**, too shallow increases **series resistance**

---

## ğŸ”¹ Step 10ï¼šã‚·ãƒªã‚µã‚¤ãƒ‰å½¢æˆ / Silicide Formation

**ç›®çš„ / Purpose**ï¼š  
ã‚²ãƒ¼ãƒˆãƒ»S/Dé ˜åŸŸã«ä½æŠµæŠ—é‡‘å±ã‚·ãƒªã‚µã‚¤ãƒ‰ã‚’å½¢æˆ  
Form low-resistance silicide at gate and S/D

**æ¡ä»¶ / Conditions**ï¼š  
- PVD Niã¾ãŸã¯Co â†’ Rapid Annealï¼ˆ400â€“600Â°Cï¼‰â†’ æœªåå¿œé‡‘å±é™¤å»  
- PVD Ni or Co â†’ RTA (400â€“600Â°C) â†’ remove unreacted metal

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚ªãƒ¼ãƒãƒ¼ã‚·ãƒªã‚µã‚¤ãƒ‰ï¼ˆãƒªãƒ¼ã‚»ãƒƒã‚·ãƒ§ãƒ³ï¼‰**ã‚„**çŸ­çµ¡**ã‚’é˜²æ­¢  
- Prevent **excess silicide recession** and **shorts**

---

## ğŸ”¹ Step 11ï¼šå±¤é–“çµ¶ç¸è†œï¼ˆILDï¼‰å½¢æˆ / Interlayer Dielectric (ILD) Deposition

**ç›®çš„ / Purpose**ï¼š  
é…ç·šå±¤ã¨ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã‚’çµ¶ç¸ã™ã‚‹å±¤é–“è†œã‚’å½¢æˆ  
Form interlayer dielectric to insulate interconnects from the transistor layer

**æ¡ä»¶ / Conditions**ï¼š  
- SiOâ‚‚ ã¾ãŸã¯ SiCOHï¼ˆk â‰ˆ 2.7â€“3.0ï¼‰ã€PECVDã¾ãŸã¯SACVD  
- è†œåšï¼š300â€“500 nm  
- SiOâ‚‚ or SiCOH (k â‰ˆ 2.7â€“3.0), deposited via PECVD or SACVD  
- Thickness: 300â€“500 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- å¹³å¦æ€§ãƒ»ä½å¿œåŠ›ãƒ»æ¬ é™¥ãƒ•ãƒªãƒ¼ãŒå¿…è¦  
- **Planarity**, **low mechanical stress**, and **zero defects** are critical

---

## ğŸ”¹ Step 12ï¼šã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒ›ãƒ¼ãƒ«ã‚¨ãƒƒãƒãƒ³ã‚° / Contact Hole Etch

**ç›®çš„ / Purpose**ï¼š  
S/Dã¾ãŸã¯ã‚²ãƒ¼ãƒˆé›»æ¥µã¸ã®æ¥ç¶šã®ãŸã‚ã«ã‚³ãƒ³ã‚¿ã‚¯ãƒˆå­”ã‚’å½¢æˆ  
Form contact holes to connect S/D or gate to upper metal layers

**æ¡ä»¶ / Conditions**ï¼š  
- 193nm ArFéœ²å…‰ã€CHâ‚„/Oâ‚‚ ã¾ãŸã¯ãƒ•ãƒ«ã‚ªãƒ­ã‚«ãƒ¼ãƒœãƒ³ç³»RIE  
- CDï¼ˆç·šå¹…ï¼‰ï¼š30â€“50 nm  
- 193nm ArF lithography, CHâ‚„/Oâ‚‚ or FC-based plasma RIE  
- CD: 30â€“50 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚·ãƒªã‚µã‚¤ãƒ‰éœ²å‡ºã®å®Œå…¨æ€§**ãŒæ¥ç¶šæŠµæŠ—ã«ç›´çµ  
- Full **silicide exposure** is crucial for low contact resistance

---

## ğŸ”¹ Step 13ï¼šãƒãƒªã‚¢/ã‚·ãƒ¼ãƒ‰å±¤å †ç©ï¼ˆã‚³ãƒ³ã‚¿ã‚¯ãƒˆï¼‰ / Barrier & Seed Deposition (Contact)

**ç›®çš„ / Purpose**ï¼š  
Cué›»è§£ã‚ã£ãã«å‚™ãˆã¦ãƒãƒªã‚¢å±¤ã¨å°é›»ã‚·ãƒ¼ãƒ‰å±¤ã‚’å½¢æˆ  
Form barrier and conductive seed layers for Cu electroplating

**æ¡ä»¶ / Conditions**ï¼š  
- TaN ã¾ãŸã¯ TiNï¼ˆALDï¼‰ã€Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰  
- ãƒãƒªã‚¢åšï¼š5â€“10 nmã€ã‚·ãƒ¼ãƒ‰åšï¼š~50 nm  
- TaN or TiN (ALD), Cu seed (PVD)  
- Barrier: 5â€“10 nm, Seed: ~50 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- è¢«è¦†ä¸è‰¯ã‚„ãƒœã‚¤ãƒ‰ã¯**ã‚ªãƒ¼ãƒ—ãƒ³ä¸è‰¯ã®ä¸»è¦å› **  
- Poor coverage or voids lead to **open failures**

---

## ğŸ”¹ Step 14ï¼šéŠ…é›»è§£ã‚ã£ãï¼ˆã‚³ãƒ³ã‚¿ã‚¯ãƒˆï¼‰ / Cu Electroplating for Contact

**ç›®çš„ / Purpose**ï¼š  
ã‚³ãƒ³ã‚¿ã‚¯ãƒˆå­”ã‚’éŠ…ã§å……å¡«ï¼ˆCu Fillï¼‰  
Fill contact vias with copper by electroplating

**æ¡ä»¶ / Conditions**ï¼š  
- é…¸æ€§CuSOâ‚„æµ´ã€é›»æµå¯†åº¦ï¼š10â€“30 mA/cmÂ²  
- å……å¡«åšï¼š200â€“400 nmï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«ï¼‰  
- Acidic CuSOâ‚„ bath, 10â€“30 mA/cmÂ²  
- Thickness: 200â€“400 nm (overfill)

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **æ·»åŠ å‰¤åˆ¶å¾¡**ã«ã‚ˆã‚Šå‡ä¸€ãƒ»ãƒœã‚¤ãƒ‰ãƒ¬ã‚¹åŸ‹è¾¼ãŒå¯èƒ½  
- Use of additives enables **uniform, void-free fill**

---

## ğŸ”¹ Step 15ï¼šã‚³ãƒ³ã‚¿ã‚¯ãƒˆCMP / CMP of Contacts

**ç›®çš„ / Purpose**ï¼š  
éå‰°éŠ…ã‚’ç ”ç£¨é™¤å»ã—ã€å¹³å¦ãªæ¥ç¶šé¢ã‚’å½¢æˆ  
Remove excess Cu and planarize the surface for interconnect

**æ¡ä»¶ / Conditions**ï¼š  
- Alâ‚‚Oâ‚ƒ ã¾ãŸã¯ SiOâ‚‚ ã‚¹ãƒ©ãƒªãƒ¼  
- ãƒ¢ãƒ¼ã‚¿ãƒ¼é›»æµ or å…‰å­¦ãƒ¢ãƒ‹ã‚¿ã«ã‚ˆã‚‹ã‚¨ãƒ³ãƒ‰ãƒã‚¤ãƒ³ãƒˆåˆ¶å¾¡  
- Alumina or SiOâ‚‚ slurry, endpoint detected by motor current or optical methods

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ILDãƒ€ãƒ¡ãƒ¼ã‚¸ã®æœ€å°åŒ–**ã¨**æ®‹è†œåˆ¶å¾¡ï¼ˆ<5 nmï¼‰**ãŒé‡è¦  
- Minimize **ILD damage** and control **residual film <5 nm**

---

## ğŸ”¹ Step 16ï¼šç¬¬1å±¤é…ç·šå †ç©ãƒ»ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ï¼ˆM1ï¼‰ / First Metal (M1) Deposition & Patterning

**ç›®çš„ / Purpose**ï¼š  
M1é…ç·šã¨ãƒ“ã‚¢æ§‹é€ ã‚’å½¢æˆï¼ˆé…ç·šã‚¤ãƒ³ãƒ•ãƒ©ã®åŸºç¤ï¼‰  
Form first metal layer (M1) interconnects and vias

**æ¡ä»¶ / Conditions**ï¼š  
- ArF immersionã¾ãŸã¯EUVãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£  
- Dual Damasceneæ§‹é€ ã€CDï¼š20â€“30 nm  
- ArF immersion or EUV lithography  
- Dual Damascene, CD: 20â€“30 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **RCæœ€å°åŒ–è¨­è¨ˆ**ã¨å¯„ç”ŸæŠ‘åˆ¶ãŒå¿…é ˆ  
- Requires **RC minimization** and **parasitic suppression**

---

## ğŸ”¹ Step 17ï¼šM1â€“M2å±¤é–“çµ¶ç¸è†œå †ç© / ILD Deposition (M1â€“M2)

**ç›®çš„ / Purpose**ï¼š  
M1ã¨M2é–“ã®çµ¶ç¸å±¤ã‚’å½¢æˆ  
Form ILD between M1 and M2 layers

**æ¡ä»¶ / Conditions**ï¼š  
- Low-k SiCOHï¼ˆk â‰ˆ 2.5â€“3.0ï¼‰ã€PECVD  
- è†œåšï¼š300â€“500 nm  
- Low-k SiCOH (k â‰ˆ 2.5â€“3.0), PECVD, Thickness: 300â€“500 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ä½èª˜é›»ç‡**ã¨**æ©Ÿæ¢°çš„å¼·åº¦**ã®ãƒãƒ©ãƒ³ã‚¹ãŒé‡è¦  
- Balance between **low-k** and **mechanical robustness**

---

## ğŸ”¹ Step 18ï¼šM2é…ç·š/ãƒ“ã‚¢ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚° / Lithography & Etch for M2

**ç›®çš„ / Purpose**ï¼š  
M2ã®é…ç·šãƒ‘ã‚¿ãƒ¼ãƒ³ã¨ãƒ“ã‚¢ã‚’å½¢æˆ  
Define M2 wiring and via structures

**æ¡ä»¶ / Conditions**ï¼š  
- ArF immersionã¾ãŸã¯EUV  
- ãƒ•ãƒ«ã‚ªãƒ­ã‚«ãƒ¼ãƒœãƒ³ç³»RIEã€CD â‰ˆ 20â€“30 nm  
- ArF immersion or EUV, FC-based RIE, CD: 20â€“30 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤ç²¾åº¦**ã¨å¯¸æ³•å‡ä¸€æ€§ã®ç¢ºä¿ãŒé‡è¦  
- Ensure **overlay accuracy** and **CD uniformity**

---

## ğŸ”¹ Step 19ï¼šM2 ãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰å †ç© / Barrier & Seed Deposition for M2

**ç›®çš„ / Purpose**ï¼š  
é›»è§£ã‚ã£ãç”¨ã®ãƒãƒªã‚¢å±¤ï¼‹ã‚·ãƒ¼ãƒ‰å±¤å½¢æˆ  
Form barrier and seed layers for Cu ECP

**æ¡ä»¶ / Conditions**ï¼š  
- Ta/TaNï¼ˆALDï¼‰ã€Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰  
- è†œåšï¼šåŒä¸Šï¼ˆãƒãƒªã‚¢ 5â€“10 nmã€ã‚·ãƒ¼ãƒ‰ ~50 nmï¼‰  
- Ta/TaN (ALD), Cu seed (PVD), same thickness as previous steps

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒ“ã‚¢åº•éƒ¨ã¸ã®**ã‚³ãƒ³ãƒ•ã‚©ãƒ¼ãƒãƒ«å †ç©æ€§**ãŒéµ  
- Critical to achieve **conformal deposition** at via bottom

---

## ğŸ”¹ Step 20ï¼šM2éŠ…é›»è§£ã‚ã£ã / Cu Electroplating for M2

**ç›®çš„ / Purpose**ï¼š  
M2é…ç·šå±¤ã¸ã®éŠ…å……å¡«  
Fill M2 wiring and vias with copper

**æ¡ä»¶ / Conditions**ï¼š  
- CuSOâ‚„æµ´ã€æ·»åŠ å‰¤åˆ¶å¾¡  
- åšã•ï¼š200â€“400 nmï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«ï¼‰  
- CuSOâ‚„ bath with additive control  
- Thickness: 200â€“400 nm (overfill)

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒ‘ã‚¿ãƒ¼ãƒ³å¯†åº¦ã«ã‚ˆã‚‹**å±€æ‰€é›»æµåˆ¶å¾¡**ãŒé‡è¦  
- Requires **localized current control** based on pattern density

---

## ğŸ”¹ Step 21ï¼šM2 CMPï¼ˆå¹³å¦åŒ–ï¼‰ / CMP of M2 Cu Layer

**ç›®çš„ / Purpose**ï¼š  
M2ã®è¡¨é¢ã‚’å¹³å¦åŒ–ã—ã€æ¬¡å·¥ç¨‹ã®ãƒªã‚½ç²¾åº¦ã‚’ç¢ºä¿  
Planarize M2 top surface for next lithography

**æ¡ä»¶ / Conditions**ï¼š  
- åŒæ§˜ã®CMPæ¡ä»¶ï¼ˆã‚¹ãƒ©ãƒªãƒ¼ã€åœ§åŠ›ã€é€Ÿåº¦ï¼‰  
- è¡¨é¢ç²—ã• < 0.5 nm RMS  
- Similar CMP process, surface roughness < 0.5 nm RMS

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- æ¬¡å·¥ç¨‹ã¨ã®**æ•´åˆæ€§ï¼ˆoverlayï¼‰**ç¢ºä¿ã«ç›´çµ  
- Direct impact on **overlay precision** for next litho steps

---

## ğŸ”¹ Step 22ï¼šä¸Šä½å±¤é–“çµ¶ç¸è†œï¼ˆILDï¼‰å †ç© / ILD Deposition (M2â€“Mx)

**ç›®çš„ / Purpose**ï¼š  
M2ä»¥é™ã®ä¸Šå±¤é…ç·šå±¤ã‚’çµ¶ç¸ã™ã‚‹ãŸã‚ã®å±¤é–“è†œã‚’å½¢æˆ  
Form ILD layers between upper metal layers from M2 to Mx

**æ¡ä»¶ / Conditions**ï¼š  
- Low-k SiCOHï¼ˆk â‰ˆ 2.5â€“3.0ï¼‰ã€PECVDæ³•  
- åšã•ï¼š300â€“500 nm  
- Low-k SiCOH (k â‰ˆ 2.5â€“3.0), deposited via PECVD  
- Thickness: 300â€“500 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ä½èª˜é›»ç‡**ã¨**æ©Ÿæ¢°çš„å¼·åº¦**ã®ä¸¡ç«‹ãŒå¿…é ˆ  
- Must balance **low dielectric constant** and **mechanical robustness**

---

## ğŸ”¹ Step 23ï¼šMxé…ç·šãƒ»ãƒ“ã‚¢å½¢æˆ / Lithography & Etching for Mx

**ç›®çš„ / Purpose**ï¼š  
Mxå±¤ã®é…ç·šãƒ‘ã‚¿ãƒ¼ãƒ³ãŠã‚ˆã³ãƒ“ã‚¢ãƒ›ãƒ¼ãƒ«ã®å½¢æˆ  
Define metal patterns and vias for Mx layer

**æ¡ä»¶ / Conditions**ï¼š  
- ArF immersion ã¾ãŸã¯ EUV  
- ãƒ•ãƒ«ã‚ªãƒ­ã‚«ãƒ¼ãƒœãƒ³ç³»RIEã€Dual Damasceneæ§‹é€   
- ArF immersion or EUV, FC-based RIE, Dual Damascene

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **é«˜ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”Viaã®å½¢æˆ**ãŠã‚ˆã³CDå‡ä¸€æ€§ãŒé‡è¦  
- Ensure **high aspect ratio vias** and **critical dimension uniformity**

---

## ğŸ”¹ Step 24ï¼šMxãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰å †ç© / Barrier & Seed Deposition (Mx)

**ç›®çš„ / Purpose**ï¼š  
Mxã®CuåŸ‹è¾¼å‰ã«ãƒãƒªã‚¢å±¤ã¨ã‚·ãƒ¼ãƒ‰å±¤ã‚’å½¢æˆ  
Form barrier and seed layers prior to Cu fill for Mx

**æ¡ä»¶ / Conditions**ï¼š  
- Ta/TaNï¼ˆALDï¼‰ã€Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰  
- è†œåšï¼šãƒãƒªã‚¢5â€“10 nmã€ã‚·ãƒ¼ãƒ‰~50 nm  
- Ta/TaN (ALD), Cu seed (PVD), Barrier: 5â€“10 nm, Seed: ~50 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- Viaåº•éƒ¨ã‚„é…ç·šå£é¢ã¸ã®**ã‚³ãƒ³ãƒ•ã‚©ãƒ¼ãƒãƒ«å †ç©æ€§**ãŒéµ  
- **Conformal coverage** on via bottom and trench walls is critical

---

## ğŸ”¹ Step 25ï¼šMxéŠ…é›»è§£ã‚ã£ã / Cu Electroplating (Mx)

**ç›®çš„ / Purpose**ï¼š  
Mxå±¤é…ç·šãŠã‚ˆã³ãƒ“ã‚¢ã‚’Cuã§å……å¡«  
Fill metal lines and vias of Mx layer with Cu

**æ¡ä»¶ / Conditions**ï¼š  
- æ·»åŠ å‰¤åˆ¶å¾¡ä»˜ãé…¸æ€§CuSOâ‚„æµ´  
- åšã•ï¼š200â€“400 nmï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«ï¼‰  
- Acidic CuSOâ‚„ bath with additives, Thickness: 200â€“400 nm (overfill)

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- ãƒ‘ã‚¿ãƒ¼ãƒ³å¯†åº¦ã«å¿œã˜ãŸ**é›»æµåˆ¶å¾¡**ãŒå¿…è¦  
- Requires **current tuning** based on pattern density

---

## ğŸ”¹ Step 26ï¼šMxå±¤CMP / CMP of Mx Layers

**ç›®çš„ / Purpose**ï¼š  
Mxå±¤ã®Cuã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«ã‚’é™¤å»ã—ã€å¹³å¦é¢ã‚’å½¢æˆ  
Remove Cu overfill and planarize the surface for next layers

**æ¡ä»¶ / Conditions**ï¼š  
- ã‚¢ãƒ«ãƒŸãƒŠ/SiOâ‚‚ã‚¹ãƒ©ãƒªãƒ¼ã€ãƒ‡ã‚£ãƒƒã‚·ãƒ³ã‚°/ã‚¨ãƒ­ãƒ¼ã‚¸ãƒ§ãƒ³æŠ‘åˆ¶è¨­è¨ˆ  
- Alumina/SiOâ‚‚ slurry, Dishing/Erosion suppression techniques

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ãƒ©ã‚¤ãƒ³ã‚¨ãƒƒã‚¸ä¿è­·**ãŠã‚ˆã³**å¾®ç´°æ§‹é€ ä¿æŒ**ãŒé‡è¦  
- Critical to **protect line edges** and **preserve fine structures**

---

## ğŸ”¹ Step 27ï¼šã‚­ãƒ£ãƒƒãƒ—å±¤å †ç© / Cap Layer Deposition

**ç›®çš„ / Purpose**ï¼š  
Cuã®æ‹¡æ•£é˜²æ­¢ã¨æ©Ÿæ¢°çš„ä¿è­·å±¤ï¼ˆSiNã€SiCNãªã©ï¼‰ã‚’å½¢æˆ  
Form Cu diffusion barrier and mechanical cap layer (e.g., SiN, SiCN)

**æ¡ä»¶ / Conditions**ï¼š  
- PECVDã¾ãŸã¯LPCVDã€åšã•ï¼š20â€“50 nm  
- PECVD or LPCVD, Thickness: 20â€“50 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚¹ãƒˆãƒ¬ã‚¹ä½æ¸›**ã«ã‚ˆã‚Šã‚¦ã‚§ãƒ¼ãƒåã‚Šã‚’æŠ‘åˆ¶  
- Low-stress films to suppress **wafer warpage**

---

## ğŸ”¹ Step 28ï¼šãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³å±¤å½¢æˆ / Passivation Layer Deposition

**ç›®çš„ / Purpose**ï¼š  
ã‚¦ã‚§ãƒ¼ãƒå…¨ä½“ã‚’ä¿è­·ã™ã‚‹æœ€çµ‚çµ¶ç¸è†œï¼ˆSiNã€SiOâ‚‚ãªã©ï¼‰  
Form final passivation layer for chip protection (e.g., SiN, SiOâ‚‚)

**æ¡ä»¶ / Conditions**ï¼š  
- PECVDã€åšã•ï¼š0.5â€“1.0 Âµmã€ãƒ”ãƒ³ãƒ›ãƒ¼ãƒ«ç„¡ã—  
- PECVD, Thickness: 0.5â€“1.0 Âµm, Pinhole-free

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **å¯†ç€æ€§ã¨é˜²æ¹¿æ€§**ãŒæœ€é‡è¦ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿  
- Key parameters: **adhesion** and **moisture barrier**

---

## ğŸ”¹ Step 29ï¼šãƒ‘ãƒƒãƒ‰é–‹å£ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼†ã‚¨ãƒƒãƒ / Pad Opening Lithography and Etch

**ç›®çš„ / Purpose**ï¼š  
UBMå½¢æˆã®ãŸã‚ãƒ‘ãƒƒãƒ‰éƒ¨åˆ†ã‚’éœ²å‡º  
Open passivation above pad for UBM (Under Bump Metallization)

**æ¡ä»¶ / Conditions**ï¼š  
- ArFéœ²å…‰ + Fç³»RIEã€UBMä¸Šå±¤ã¸ã®å½±éŸ¿æœ€å°åŒ–  
- ArF lithography + F-based RIE, Minimize damage to UBM

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚¨ãƒƒãƒãƒ³ã‚°éå‰°ã§UBMæå‚·**ã—ãªã„ã‚ˆã†åˆ¶å¾¡  
- **Etch depth control** to prevent UBM damage

---

## ğŸ”¹ Step 30ï¼šUBMå½¢æˆï¼ˆãƒãƒ³ãƒ—ä¸‹é‡‘å±ï¼‰ / Under Bump Metallization (UBM)

**ç›®çš„ / Purpose**ï¼š  
ãƒ•ãƒªãƒƒãƒ—ãƒãƒƒãƒ—ç”¨ã®NiV/Cu/Auå¤šå±¤UBMã‚’å½¢æˆ  
Form NiV/Cu/Au multilayer UBM for flip-chip bonding

**æ¡ä»¶ / Conditions**ï¼š  
- PVD + é›»è§£Ni/Cu/Auã€åˆè¨ˆåšã•ï¼šç´„5ã€œ10 Âµm  
- PVD + Electroplating of Ni/Cu/Au, Total thickness: ~5â€“10 Âµm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **æ¿¡ã‚Œæ€§ãƒ»ä¿¡é ¼æ€§ãƒ»è€é…¸åŒ–æ€§**ã®ãƒãƒ©ãƒ³ã‚¹è¨­è¨ˆãŒå¿…é ˆ  
- Must balance **wetting**, **reliability**, and **oxidation resistance**

---

## ğŸ”¹ Step 31ï¼šä¸Šå±¤ãƒ“ã‚¢å½¢æˆ / Via Formation for Upper Metal

**ç›®çš„ / Purpose**ï¼š  
æœ€ä¸Šå±¤é…ç·šå±¤é–“ã®å‚ç›´ãƒ“ã‚¢ã‚’å½¢æˆï¼ˆTSVã‚„ä¸Šä½é…ç·šã¨ã®æ¥ç¶šï¼‰  
Form vertical vias for top-level metal interconnection or TSV

**æ¡ä»¶ / Conditions**ï¼š  
- ãƒ•ãƒ«ã‚ªãƒ­ã‚«ãƒ¼ãƒœãƒ³ç³»RIEã€CDï¼š20ã€œ30 nmã€ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯” > 2  
- Fluorocarbon-based RIE, CD: 20â€“30 nm, Aspect ratio > 2

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **é«˜ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”**ã‹ã¤**ã‚¨ãƒƒãƒã‚¹ãƒˆãƒƒãƒ—å±¤ã¸ã®æ­£ç¢ºãªåˆ¶å¾¡**ãŒå¿…è¦  
- Requires **high aspect ratio** and **precise etch-stop targeting**

---

## ğŸ”¹ Step 32ï¼šãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰å †ç©ï¼ˆViaï¼‰ / Barrier & Seed Deposition (Via)

**ç›®çš„ / Purpose**ï¼š  
ãƒ“ã‚¢å†…é¢ã‚’é‡‘å±ã§ã‚³ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ã—ã€é›»è§£ã‚ã£ãã®å°å…¥æº–å‚™  
Deposit barrier and seed layers inside vias for ECP

**æ¡ä»¶ / Conditions**ï¼š  
- ãƒãƒªã‚¢ï¼šTa/TaNï¼ˆALDï¼‰ã€ã‚·ãƒ¼ãƒ‰ï¼šCuï¼ˆPVDï¼‰  
- Barrier: Ta/TaN (ALD), Seed: Cu (PVD)  
- è†œåšï¼šãƒãƒªã‚¢5â€“10 nmã€ã‚·ãƒ¼ãƒ‰ç´„50 nm  
- Thickness: 5â€“10 nm (barrier), ~50 nm (seed)

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚³ãƒ³ãƒ•ã‚©ãƒ¼ãƒãƒ«æ€§**ï¼ˆç‰¹ã«Viaåº•éƒ¨ã¸ã®è¢«è¦†æ€§ï¼‰ãŒä¿¡é ¼æ€§ã«ç›´çµ  
- **Conformal coverage** at via bottom is essential for reliability

---

## ğŸ”¹ Step 33ï¼šãƒ“ã‚¢éŠ…åŸ‹è¾¼ / Cu Electroplating (Via)

**ç›®çš„ / Purpose**ï¼š  
Viaç©ºé–“ã‚’Cuã§å……å¡«ã—ã€ä½æŠµæŠ—ãªç¸¦æ–¹å‘æ¥ç¶šã‚’æ§‹ç¯‰  
Fill via structures with Cu to enable low-resistance vertical connection

**æ¡ä»¶ / Conditions**ï¼š  
- é…¸æ€§CuSOâ‚„æµ´ã€é›»æµå¯†åº¦åˆ¶å¾¡ä»˜ãECP  
- Acidic CuSOâ‚„ bath, ECP with current control  
- åšã•ï¼š200ã€œ400 nmç¨‹åº¦ã®ã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«  
- Overfill: 200â€“400 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ç©ºéš™ï¼ˆãƒœã‚¤ãƒ‰ï¼‰é˜²æ­¢**ã¨**çµæ™¶åˆ¶å¾¡**ï¼ˆæŸ±çŠ¶çµæ™¶æŠ‘åˆ¶ï¼‰ãŒé‡è¦  
- Prevent **voiding** and control **grain structure** (avoid columnar crystals)

---

## ğŸ”¹ Step 34ï¼šãƒ“ã‚¢éƒ¨CMP / CMP of Cu Via/Wiring

**ç›®çš„ / Purpose**ï¼š  
ãƒ“ã‚¢ä¸Šéƒ¨ãŠã‚ˆã³é…ç·šéƒ¨ã®Cuéå‰°å †ç©ã‚’é™¤å»ã—å¹³å¦åŒ–  
Planarize Cu overfill in via and wiring regions for next steps

**æ¡ä»¶ / Conditions**ï¼š  
- éŠ…é¸æŠCMPã€ã‚¹ãƒ©ãƒªãƒ¼ï¼šSiOâ‚‚ã¾ãŸã¯Alâ‚‚Oâ‚ƒç³»ã€æ®‹è†œ<5 nm  
- Selective CMP for Cu, slurry: SiOâ‚‚ or Alâ‚‚Oâ‚ƒ based, Residue < 5 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ãƒ‡ã‚£ãƒƒã‚·ãƒ³ã‚°ãƒ»ã‚¨ãƒ­ãƒ¼ã‚¸ãƒ§ãƒ³**ã®æŠ‘åˆ¶ã¨**ä¸Šé¢å‡ä¸€æ€§**ãŒé‡è¦  
- Suppress **dishing/erosion** and ensure **uniform topography**

---

## ğŸ”¹ Step 35ï¼šä¸Šå±¤ILDå †ç© / Upper ILD Deposition

**ç›®çš„ / Purpose**ï¼š  
3Dæ§‹é€ ã®ä¸Šéƒ¨ä¿è­·ãƒ»çµ¶ç¸è†œã‚’å½¢æˆ  
Deposit upper ILD for protection and insulation in 3D structure

**æ¡ä»¶ / Conditions**ï¼š  
- SiCOHã¾ãŸã¯SiOâ‚‚ã€PECVDã€åšã•ï¼š300â€“500 nm  
- SiCOH or SiOâ‚‚, PECVD, Thickness: 300â€“500 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ä½èª˜é›»ç‡**ã¨**å¸æ¹¿æŠ‘åˆ¶**ã®ä¸¡ç«‹è¨­è¨ˆ  
- Balance **low-k property** and **moisture resistance**

---

## ğŸ”¹ Step 36ï¼šä¸Šå±¤é…ç·šãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ / Lithography for Upper Metal

**ç›®çš„ / Purpose**ï¼š  
ä¸Šå±¤é…ç·šï¼ˆMx+1ï¼‰å½¢æˆã®ãŸã‚ã®ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©  
Define pattern for top-level interconnect (e.g., Mx+1)

**æ¡ä»¶ / Conditions**ï¼š  
- ArF immersionã¾ãŸã¯EUVéœ²å…‰ã€CDï¼š~20â€“30 nm  
- ArF immersion or EUV lithography, CD: ~20â€“30 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **LWRï¼ˆLine Width Roughnessï¼‰ã¨Overlayèª¤å·®**ã®æœ€å°åŒ–ãŒå¿…é ˆ  
- Minimize **LWR and overlay errors** for high-density routing

---

## ğŸ”¹ Step 37ï¼šãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒã‚·ãƒ³ã‚¨ãƒƒãƒ / Dual Damascene Etch

**ç›®çš„ / Purpose**ï¼š  
ä¸Šå±¤ãƒ“ã‚¢ã¨é…ç·šæºã‚’åŒæ™‚ã«å½¢æˆ  
Etch vias and trenches simultaneously (dual damascene)

**æ¡ä»¶ / Conditions**ï¼š  
- ãƒ•ãƒƒç´ ç³»RIEã€ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«ï¼šå‚ç›´ã€é¸æŠæ¯”åˆ¶å¾¡  
- Fluorocarbon-based RIE, vertical profile, controlled selectivity

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”åˆ¶å¾¡**ã¨**éã‚¨ãƒƒãƒæŠ‘åˆ¶**ãŒé‡è¦  
- Control **aspect ratio** and avoid **over-etching**

---

## ğŸ”¹ Step 38ï¼šãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰å †ç©ï¼ˆä¸Šå±¤ï¼‰ / Barrier & Seed Deposition (Upper Metal)

**ç›®çš„ / Purpose**ï¼š  
Cu ECPç”¨ã®å°é›»ãƒ»æ‹¡æ•£é˜²æ­¢å±¤å½¢æˆ  
Form conductive and barrier layers prior to Cu electroplating

**æ¡ä»¶ / Conditions**ï¼š  
- Ta/TaNï¼ˆALDï¼‰ã€Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰  
- Ta/TaN (ALD), Cu seed (PVD)  
- ãƒãƒªã‚¢è†œåšï¼š5â€“10 nmã€ã‚·ãƒ¼ãƒ‰ï¼š~50 nm  
- Barrier: 5â€“10 nm, Seed: ~50 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **é«˜å¯†åº¦ãƒ‘ã‚¿ãƒ¼ãƒ³**ã«å¯¾ã—ã¦ã‚‚**è¢«è¦†å‡ä¸€æ€§**ã‚’ç¢ºä¿  
- Ensure **uniform coverage** even for **dense patterns**

---

## ğŸ”¹ Step 39ï¼šéŠ…é›»è§£ã‚ã£ãï¼ˆä¸Šå±¤ï¼‰ / Cu Electroplating (Upper Metal)

**ç›®çš„ / Purpose**ï¼š  
ä¸Šå±¤é…ç·šã¨ãƒ“ã‚¢ã‚’éŠ…ã§åŸ‹è¾¼ï¼ˆä½æŠµæŠ—é…ç·šï¼‰  
Fill trenches and vias with Cu for low-resistance interconnect

**æ¡ä»¶ / Conditions**ï¼š  
- é…¸æ€§CuSOâ‚„æµ´ã€æ·»åŠ å‰¤åˆ¶å¾¡ä»˜ãECP  
- Acidic CuSOâ‚„ bath with additive-controlled ECP  
- ã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«ï¼š~300â€“400 nm  
- Overfill: ~300â€“400 nm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ç©ºéš™é˜²æ­¢ï¼ˆãƒœã‚¤ãƒ‰ãƒ¬ã‚¹ï¼‰**ã¨**æŸ±çŠ¶çµæ™¶ã®æŠ‘åˆ¶**  
- Prevent **voids** and suppress **columnar crystal growth**

---

## ğŸ”¹ Step 40ï¼šä¸Šå±¤Cu CMP / CMP of Upper Metal

**ç›®çš„ / Purpose**ï¼š  
éå‰°å †ç©Cuã®é™¤å»ã¨è¡¨é¢å¹³å¦åŒ–  
Remove overfill Cu and planarize the top layer

**æ¡ä»¶ / Conditions**ï¼š  
- CMPï¼šã‚¢ãƒ«ãƒŸãƒŠã¾ãŸã¯ã‚·ãƒªã‚«ç³»ã‚¹ãƒ©ãƒªãƒ¼ã€é¸æŠCMP  
- CMP: Alumina or silica slurry, selective CMP  
- å¹³å¦åº¦ï¼š< 0.5 nm RMS  
- Planarity: < 0.5 nm RMS

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ãƒˆãƒƒãƒ—ãƒ“ãƒ¥ãƒ¼å‡ä¸€æ€§**ã¨**æ¬¡å·¥ç¨‹ã¸ã®å½±éŸ¿æœ€å°åŒ–**  
- Ensure **uniform topography** and minimize impact on next steps

---

## ğŸ”¹ Step 41ï¼šRCæŠ½å‡ºã¨å¯„ç”Ÿè©•ä¾¡ / RC Extraction and Parasitic Evaluation

**ç›®çš„ / Purpose**ï¼š  
é…ç·šã®**æŠµæŠ—ï¼ˆRï¼‰**ãƒ»**å®¹é‡ï¼ˆCï¼‰**ã‚’æŠ½å‡ºã—ã€å›è·¯æ€§èƒ½ï¼ˆé…å»¶ãƒ»ãƒã‚¤ã‚ºï¼‰ã‚’è©•ä¾¡  
Extract **resistance (R)** and **capacitance (C)** to evaluate delay and noise

**æ¡ä»¶ / Conditions**ï¼š  
- ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå¾ŒEDAãƒ„ãƒ¼ãƒ«ã«ã‚ˆã‚‹ãƒã‚¹ãƒˆãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè§£æ  
- Post-layout extraction using EDA tools

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **RC delay < 60 ps/mm** ã‚’ç›®æ¨™  
- Accurate extraction is critical for **timing sign-off**

---

## ğŸ”¹ Step 42ï¼šUBMãƒ‘ãƒƒãƒ‰é–‹å£ / Pad Opening for UBM

**ç›®çš„ / Purpose**ï¼š  
ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æ¥ç¶šç”¨ã«**UBMï¼ˆUnder Bump Metallizationï¼‰å±¤**ã‚’éœ²å‡º  
Expose **UBM layer** for external packaging (flip-chip, etc.)

**æ¡ä»¶ / Conditions**ï¼š  
- ArFã‚¹ã‚­ãƒ£ãƒŠãƒ¼ + RIEã«ã‚ˆã‚‹é–‹å£ã€ç²¾å¯†ã‚¢ãƒ©ã‚¤ãƒ¡ãƒ³ãƒˆåˆ¶å¾¡  
- ArF scanner lithography + RIE, precise alignment control

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **UBMæå‚·ã‚’å›é¿**ã™ã‚‹ãŸã‚ã€ã‚¨ãƒƒãƒãƒ³ã‚°æ·±ã•åˆ¶å¾¡ãŒå¿…é ˆ  
- Avoid **over-etching** to prevent UBM damage

---

## ğŸ”¹ Step 43ï¼šUBMå†å½¢æˆï¼ˆNiV / Cu / Auï¼‰ / Final UBM Formation (NiV / Cu / Au)

**ç›®çš„ / Purpose**ï¼š  
ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°å¼·åº¦ãƒ»æ¥ç¶šä¿¡é ¼æ€§å‘ä¸Šã®ãŸã‚**UBMé‡‘å±å±¤ã‚’è¿½åŠ å½¢æˆ**  
Enhance bump adhesion and reliability by adding UBM stack

**æ¡ä»¶ / Conditions**ï¼š  
- PVDï¼ˆNiVï¼‰ï¼‹é›»è§£Cu/Auã‚ã£ãã€åˆè¨ˆåšã¿ï¼š~10 Âµm  
- NiV by PVD + Cu/Au electroplating, total thickness ~10 Âµm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **Snãƒãƒ³ãƒ—ã¨ã®æ¿¡ã‚Œæ€§**ã‚„**ç•Œé¢æ‹¡æ•£**ã¸ã®è€æ€§ã‚’ç¢ºä¿  
- Ensure good **wetting with solder bump** and **diffusion barrier**

---

## ğŸ”¹ Step 44ï¼šã‚¦ã‚§ãƒ¼ãƒè–„åŒ– / Wafer Thinning

**ç›®çš„ / Purpose**ï¼š  
3Då®Ÿè£…ã‚„æ”¾ç†±æ€§å‘ä¸Šã®ãŸã‚ã€**ã‚¦ã‚§ãƒ¼ãƒã‚’è–„åŒ–ï¼ˆ~100 Âµmä»¥ä¸‹ï¼‰**  
Thin the wafer to **~100 Âµm or less** for better 3D stacking and thermal performance

**æ¡ä»¶ / Conditions**ï¼š  
- ãƒãƒƒã‚¯ã‚°ãƒ©ã‚¤ãƒ³ãƒ‡ã‚£ãƒ³ã‚°ï¼ˆBGï¼‰â†’ CMP  
- Back grinding followed by CMP

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **åã‚Šãƒ»å‰²ã‚Œé˜²æ­¢**ã¨åšã¿å‡ä¸€æ€§ãŒé‡è¦  
- Maintain **uniformity** and avoid **warping/cracking**

---

## ğŸ”¹ Step 45ï¼šTSV / ãƒã‚¤ã‚¯ãƒ­ãƒãƒ³ãƒ—å½¢æˆ / TSV & Micro-Bump Formation

**ç›®çš„ / Purpose**ï¼š  
3D ICå®Ÿè£…ã®ãŸã‚ã€**å‚ç›´TSVï¼ˆThrough-Silicon Viaï¼‰ã¨å¾®ç´°ãƒãƒ³ãƒ—**ã‚’å½¢æˆ  
Form **TSVs and micro-bumps** for 3D chip stacking and packaging

**æ¡ä»¶ / Conditions**ï¼š  
- TSVï¼šDRIEã‚¨ãƒƒãƒ â†’ çµ¶ç¸è†œ â†’ ãƒãƒªã‚¢/ã‚·ãƒ¼ãƒ‰ â†’ Cu ECP  
- Bumpï¼šSnAgã¾ãŸã¯Pbãƒ•ãƒªãƒ¼é›»è§£ã‚ã£ã  
- TSV: DRIE etch â†’ dielectric â†’ barrier/seed â†’ Cu ECP  
- Bump: SnAg or lead-free electroplating

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ãƒœã‚¤ãƒ‰ãƒ»å‰²ã‚Œ**ã®ãªã„å®Œå…¨åŸ‹è¾¼ã¨**æ¥ç¶šä¿¡é ¼æ€§**ãŒéµ  
- Ensure **void-free filling** and **reliable bump formation**

---

## ğŸ”¹ Step 46ï¼šæœ€çµ‚ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³ / Final Passivation

**ç›®çš„ / Purpose**ï¼š  
å®Œæˆãƒãƒƒãƒ—ã‚’**æ¹¿æ°—ãƒ»æ©Ÿæ¢°ãƒ€ãƒ¡ãƒ¼ã‚¸**ã‹ã‚‰ä¿è­·  
Protect die from **moisture and mechanical damage**

**æ¡ä»¶ / Conditions**ï¼š  
- SiNã¾ãŸã¯SiOâ‚‚ã‚’**PECVD**ã§æˆè†œã€åšã•0.5â€“1.0 Âµm  
- Deposit SiN or SiOâ‚‚ by PECVD, thickness: 0.5â€“1.0 Âµm

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ãƒ”ãƒ³ãƒ›ãƒ¼ãƒ«ãªã—**ãƒ»ä½ã‚¹ãƒˆãƒ¬ã‚¹ãŒå¿…é ˆæ¡ä»¶  
- Must ensure **no pinholes** and **low film stress**

---

## ğŸ”¹ Step 47ï¼šã‚¦ã‚§ãƒ¼ãƒãƒ†ã‚¹ãƒˆãƒ»ãƒ€ã‚¤ã‚·ãƒ³ã‚° / Wafer Test & Dicing

**ç›®çš„ / Purpose**ï¼š  
ãƒãƒƒãƒ—å˜ä½ã§**é›»æ°—ãƒ†ã‚¹ãƒˆ**ã¨**åˆ‡æ–­**ã‚’å®Ÿæ–½  
Perform **electrical testing** and **dicing** per die

**æ¡ä»¶ / Conditions**ï¼š  
- ATEã«ã‚ˆã‚‹ãƒªãƒ¼ã‚¯ãƒ»é€Ÿåº¦ãƒ»è«–ç†æ¤œæŸ» â†’ ãƒ¬ãƒ¼ã‚¶ãƒ¼ãƒ€ã‚¤ã‚·ãƒ³ã‚°ã¾ãŸã¯ã‚½ãƒ¼ã‚¤ãƒ³ã‚°  
- ATE for leakage, speed, logic â†’ laser or saw dicing

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **æ­©ç•™ã¾ã‚Šåˆ†æ**ã¨**ãƒˆãƒ¬ãƒ¼ã‚µãƒ“ãƒªãƒ†ã‚£**ä¿æŒãŒé‡è¦  
- Ensure **yield analysis** and **traceability**

---

## ğŸ”¹ Step 48ï¼šãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚° / Final Packaging

**ç›®çš„ / Purpose**ï¼š  
**å®Ÿè£…å½¢æ…‹ï¼ˆFC-CSP, FOWLPãªã©ï¼‰**ã§è£½å“åŒ–  
Package into product form: **FC-CSP, FOWLP, etc.**

**æ¡ä»¶ / Conditions**ï¼š  
- ãƒ€ã‚¤ã‚¢ã‚¿ãƒƒãƒ â†’ ãƒ¯ã‚¤ãƒ¤ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°ã¾ãŸã¯ãƒãƒ³ãƒ— â†’ ãƒ¢ãƒ¼ãƒ«ãƒ‰ â†’ ã‚¢ãƒ³ãƒ€ãƒ¼ãƒ•ã‚£ãƒ«  
- Die attach â†’ wire bond or flip-chip bump â†’ mold â†’ underfill

**æŠ€è¡“ãƒã‚¤ãƒ³ãƒˆ / Technical Notes**ï¼š  
- **ç†±ç®¡ç†ãƒ»ä¿¡é ¼æ€§ãƒ»é‡ç”£æ€§**ã®è¨­è¨ˆãƒãƒ©ãƒ³ã‚¹ãŒéµ  
- Balance **thermal design**, **reliability**, and **manufacturability**

---

[â† æˆ»ã‚‹ / Back to Special Chapter 1 Top](../f_chapter1_finfet_gaa/README.md)
