The repository contains verilog code for a RISC-V CPU that implements following instructions.

1. load word (lw)
2. add
3. branch if equal (beq) 
