#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 18 09:38:04 2023
# Process ID: 10368
# Current directory: C:/quintus/micro-computer-mips/architecture/architecture.runs/synth_1
# Command line: vivado.exe -log c_uart_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_uart_top.tcl
# Log file: C:/quintus/micro-computer-mips/architecture/architecture.runs/synth_1/c_uart_top.vds
# Journal file: C:/quintus/micro-computer-mips/architecture/architecture.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source c_uart_top.tcl -notrace
Command: synth_design -top c_uart_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1172.867 ; gain = 12.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_uart_top' [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_top.vhd:19]
INFO: [Synth 8-3491] module 'uart_clockgen' declared at 'C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/uart_clockgen.vhd:5' bound to instance 'U_CLOCK' of component 'uart_clockgen' [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'uart_clockgen' [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/uart_clockgen.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'uart_clockgen' (1#1) [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/uart_clockgen.vhd:12]
INFO: [Synth 8-3491] module 'c_uart_tx' declared at 'C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_tx.vhd:4' bound to instance 'U_TX' of component 'c_uart_tx' [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'c_uart_tx' [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_tx.vhd:15]
WARNING: [Synth 8-614] signal 'send_word' is read in the process but is not in the sensitivity list [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_tx.vhd:33]
WARNING: [Synth 8-614] signal 'word' is read in the process but is not in the sensitivity list [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_tx.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'c_uart_tx' (2#1) [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_tx.vhd:15]
INFO: [Synth 8-3491] module 'c_uart_rx' declared at 'C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_rx.vhd:4' bound to instance 'U_RX' of component 'c_uart_rx' [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'c_uart_rx' [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_rx.vhd:14]
WARNING: [Synth 8-614] signal 'word_signal' is read in the process but is not in the sensitivity list [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_rx.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'c_uart_rx' (3#1) [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_rx.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'c_uart_top' (4#1) [C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/c_uart_top.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.152 ; gain = 66.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.152 ; gain = 66.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.152 ; gain = 66.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1226.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/quintus/micro-computer-mips/architecture/architecture.srcs/constrs_1/imports/Downloads/uartConst.xdc]
Finished Parsing XDC File [C:/quintus/micro-computer-mips/architecture/architecture.srcs/constrs_1/imports/Downloads/uartConst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/quintus/micro-computer-mips/architecture/architecture.srcs/constrs_1/imports/Downloads/uartConst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/c_uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/c_uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1326.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.938 ; gain = 167.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.938 ; gain = 167.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.938 ; gain = 167.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estadoActual_reg' in module 'c_uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'estadoActual_reg' in module 'c_uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idlest |                      00000000001 |                             0000
                 startst |                      00000000010 |                             0001
                 dato0st |                      00000000100 |                             0010
                 dato1st |                      00000001000 |                             0011
                 dato2st |                      00000010000 |                             0100
                 dato3st |                      00000100000 |                             0101
                 dato4st |                      00001000000 |                             0110
                 dato5st |                      00010000000 |                             0111
                 dato6st |                      00100000000 |                             1000
                 dato7st |                      01000000000 |                             1001
                  stopst |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estadoActual_reg' using encoding 'one-hot' in module 'c_uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idlest |                       0000000001 |                             0000
                 dato0st |                       0000000010 |                             0001
                 dato1st |                       0000000100 |                             0010
                 dato2st |                       0000001000 |                             0011
                 dato3st |                       0000010000 |                             0100
                 dato4st |                       0000100000 |                             0101
                 dato5st |                       0001000000 |                             0110
                 dato6st |                       0010000000 |                             0111
                 dato7st |                       0100000000 |                             1000
                  stopst |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estadoActual_reg' using encoding 'one-hot' in module 'c_uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.938 ; gain = 167.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1326.938 ; gain = 167.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1326.938 ; gain = 167.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1339.305 ; gain = 179.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1340.051 ; gain = 180.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.891 ; gain = 185.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.891 ; gain = 185.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.891 ; gain = 185.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.891 ; gain = 185.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.891 ; gain = 185.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.891 ; gain = 185.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     3|
|4     |LUT3   |     3|
|5     |LUT4   |     8|
|6     |LUT5   |    41|
|7     |LUT6   |    13|
|8     |FDCE   |    59|
|9     |FDPE   |     2|
|10    |FDRE   |     1|
|11    |IBUF   |    12|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.891 ; gain = 185.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1344.891 ; gain = 84.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1344.891 ; gain = 185.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1356.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1356.961 ; gain = 197.070
INFO: [Common 17-1381] The checkpoint 'C:/quintus/micro-computer-mips/architecture/architecture.runs/synth_1/c_uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file c_uart_top_utilization_synth.rpt -pb c_uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 09:38:40 2023...
