#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb  9 19:46:32 2021
# Process ID: 3404
# Current directory: C:/Users/seanj/OneDrive/Documents/ChessEngine/chess
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8492 C:\Users\seanj\OneDrive\Documents\ChessEngine\chess\chess.xpr
# Log file: C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/vivado.log
# Journal file: C:/Users/seanj/OneDrive/Documents/ChessEngine/chess\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 932.625 ; gain = 328.762
update_compile_order -fileset sources_1
close [ open C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv w ]
add_files C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv
close [ open C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv w ]
add_files C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv w ]
add_files -fileset sim_1 C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv
close [ open C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv w ]
add_files -fileset sim_1 C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv
update_compile_order -fileset sim_1
set_property top gen_moves_wp_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim/xsim.dir/gen_moves_wp_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim/xsim.dir/gen_moves_wp_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 10 14:19:41 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 10 14:19:41 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gen_moves_wp_tb_behav -key {Behavioral:sim_1:Functional:gen_moves_wp_tb} -tclbatch {gen_moves_wp_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source gen_moves_wp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running Simulation...
1. passed!
$finish called at time : 40 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gen_moves_wp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1034.785 ; gain = 29.430
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.539 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. failed.
2. passed!
$finish called at time : 50 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 108
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1038.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
$finish called at time : 50 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 108
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1038.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
$finish called at time : 60 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 108
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1038.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
$finish called at time : 70 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 108
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.539 ; gain = 0.000
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
5. failed.
$finish called at time : 80 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 108
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1038.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
5. failed.
$finish called at time : 80 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 108
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
5. passed!
$finish called at time : 80 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 109
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
5. passed!
6. failed.
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 110
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
5. passed!
6. failed.
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 110
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_wp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_wp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_wp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_wp_tb_behav xil_defaultlib.gen_moves_wp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_wp.sv" Line 4. Module gen_moves_wp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_wp
Compiling module xil_defaultlib.gen_moves_wp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_wp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
5. passed!
6. passed!
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_wp_tb.sv" Line 110
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1038.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top gen_moves_bp_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_bp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_bp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" Line 4. Module gen_moves_bp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_bp
Compiling module xil_defaultlib.gen_moves_bp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_bp_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim/xsim.dir/gen_moves_bp_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim/xsim.dir/gen_moves_bp_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 10 15:35:27 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 10 15:35:27 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1054.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gen_moves_bp_tb_behav -key {Behavioral:sim_1:Functional:gen_moves_bp_tb} -tclbatch {gen_moves_bp_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source gen_moves_bp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running Simulation...
1. failed.
2. failed.
3. failed.
4. failed.
5. failed.
6. failed.
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gen_moves_bp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1054.715 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1054.715 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_bp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_bp_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. failed.
2. failed.
3. failed.
4. failed.
5. failed.
6. failed.
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" Line 110
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1054.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_bp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_bp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" Line 4. Module gen_moves_bp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_bp
Compiling module xil_defaultlib.gen_moves_bp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_bp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. failed.
2000000000000000
2. failed.
3. failed.
4. failed.
5. failed.
6. failed.
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_bp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_bp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.715 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" Line 4. Module gen_moves_bp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_bp
Compiling module xil_defaultlib.gen_moves_bp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_bp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
0000202000000000
2. passed!
3. passed!
4. failed.
5. passed!
6. passed!
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_bp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_bp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" Line 4. Module gen_moves_bp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_bp
Compiling module xil_defaultlib.gen_moves_bp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_bp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
0000000000030000
5. passed!
6. passed!
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" Line 112
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_moves_bp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_moves_bp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_moves_bp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.sim/sim_1/behav/xsim'
"xelab -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bp_tb_behav xil_defaultlib.gen_moves_bp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bp.sv" Line 4. Module gen_moves_bp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_bp
Compiling module xil_defaultlib.gen_moves_bp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_bp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Running Simulation...
1. passed!
2. passed!
3. passed!
4. passed!
5. passed!
6. passed!
$finish called at time : 90 ns : File "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sim_1/new/gen_moves_bp_tb.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 10 16:26:12 2021...
