

================================================================
== Vitis HLS Report for 'aes_addRoundKey_cpy_1'
================================================================
* Date:           Mon Oct  6 15:08:30 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.293 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cpkey   |       17|       17|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln122 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctx_read_2 = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx_read" [aes.c:122]   --->   Operation 9 'read' 'ctx_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.84ns)   --->   "%store_ln122 = store i768 %ctx_read_2, i768 %phi_ln122" [aes.c:122]   --->   Operation 10 'store' 'store_ln122' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%store_ln122 = store i4 15, i4 %i" [aes.c:122]   --->   Operation 11 'store' 'store_ln122' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln122 = br void %while.body" [aes.c:122]   --->   Operation 12 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.17>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [aes.c:122]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_ln122_load = load i768 %phi_ln122" [aes.c:122]   --->   Operation 14 'load' 'phi_ln122_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_1" [aes.c:122]   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0" [aes.c:122]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln122_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3, i2 2, i4 %i_1, i3 0" [aes.c:122]   --->   Operation 17 'bitconcatenate' 'zext_ln122_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i9 %zext_ln122_cast" [aes.c:122]   --->   Operation 18 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "%lshr_ln122 = lshr i768 %phi_ln122_load, i768 %zext_ln122" [aes.c:122]   --->   Operation 19 'lshr' 'lshr_ln122' <Predicate = true> <Delay = 2.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i768 %lshr_ln122" [aes.c:122]   --->   Operation 20 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i7 %shl_ln" [aes.c:122]   --->   Operation 21 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122)   --->   "%shl_ln122 = shl i128 255, i128 %zext_ln122_1" [aes.c:122]   --->   Operation 22 'shl' 'shl_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122)   --->   "%zext_ln122_2 = zext i128 %shl_ln122" [aes.c:122]   --->   Operation 23 'zext' 'zext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%zext_ln122_3 = zext i8 %trunc_ln122" [aes.c:122]   --->   Operation 24 'zext' 'zext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%shl_ln122_1 = shl i128 %zext_ln122_3, i128 %zext_ln122_1" [aes.c:122]   --->   Operation 25 'shl' 'shl_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.67ns) (out node of the LUT)   --->   "%xor_ln122 = xor i129 %zext_ln122_2, i129 680564733841876926926749214863536422911" [aes.c:122]   --->   Operation 26 'xor' 'xor_ln122' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i129 %xor_ln122" [aes.c:122]   --->   Operation 27 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%trunc_ln122_1 = trunc i129 %xor_ln122" [aes.c:122]   --->   Operation 28 'trunc' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%trunc_ln122_2 = trunc i768 %phi_ln122_load" [aes.c:122]   --->   Operation 29 'trunc' 'trunc_ln122_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.54ns)   --->   "%and_ln122 = and i768 %phi_ln122_load, i768 %sext_ln122" [aes.c:122]   --->   Operation 30 'and' 'and_ln122' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln122)   --->   "%and_ln122_2 = and i128 %trunc_ln122_2, i128 %trunc_ln122_1" [aes.c:122]   --->   Operation 31 'and' 'and_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.62ns) (out node of the LUT)   --->   "%or_ln122 = or i128 %and_ln122_2, i128 %shl_ln122_1" [aes.c:122]   --->   Operation 32 'or' 'or_ln122' <Predicate = true> <Delay = 1.62> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = partselect i640 @_ssdm_op_PartSelect.i640.i768.i32.i32, i768 %and_ln122, i32 128, i32 767" [aes.c:122]   --->   Operation 33 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln122_5 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln122, i32 128, i32 255" [aes.c:122]   --->   Operation 34 'partselect' 'trunc_ln122_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i640.i128, i640 %tmp_s, i128 %or_ln122" [aes.c:122]   --->   Operation 35 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [aes.c:122]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2" [aes.c:122]   --->   Operation 37 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln122_4 = zext i2 %empty" [aes.c:122]   --->   Operation 38 'zext' 'zext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 %zext_ln122_4" [aes.c:122]   --->   Operation 39 'getelementptr' 'buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.14ns)   --->   "%buf_0_load = load i2 %buf_0_addr" [aes.c:122]   --->   Operation 40 'load' 'buf_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 %zext_ln122_4" [aes.c:122]   --->   Operation 41 'getelementptr' 'buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.14ns)   --->   "%buf_1_load = load i2 %buf_1_addr" [aes.c:122]   --->   Operation 42 'load' 'buf_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %tmp, void %arrayidx41.case.0, void %arrayidx41.case.1" [aes.c:122]   --->   Operation 43 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln122_7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 1, i4 %i_1, i3 0" [aes.c:122]   --->   Operation 44 'bitconcatenate' 'zext_ln122_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%sext_ln122_2 = sext i8 %zext_ln122_7_cast" [aes.c:122]   --->   Operation 45 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%zext_ln122_12 = zext i9 %sext_ln122_2" [aes.c:122]   --->   Operation 46 'zext' 'zext_ln122_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%lshr_ln122_2 = lshr i768 %or_ln, i768 %zext_ln122_12" [aes.c:122]   --->   Operation 47 'lshr' 'lshr_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%trunc_ln122_6 = trunc i768 %lshr_ln122_2" [aes.c:122]   --->   Operation 48 'trunc' 'trunc_ln122_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln122_13 = zext i8 %zext_ln122_7_cast" [aes.c:122]   --->   Operation 49 'zext' 'zext_ln122_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_2)   --->   "%shl_ln122_2 = shl i256 255, i256 %zext_ln122_13" [aes.c:122]   --->   Operation 50 'shl' 'shl_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_2)   --->   "%zext_ln122_8 = zext i256 %shl_ln122_2" [aes.c:122]   --->   Operation 51 'zext' 'zext_ln122_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%zext_ln122_9 = zext i8 %trunc_ln122_6" [aes.c:122]   --->   Operation 52 'zext' 'zext_ln122_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%shl_ln122_3 = shl i256 %zext_ln122_9, i256 %zext_ln122_13" [aes.c:122]   --->   Operation 53 'shl' 'shl_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.67ns) (out node of the LUT)   --->   "%xor_ln122_2 = xor i257 %zext_ln122_8, i257 231584178474632390847141970017375815706539969331281128078915168015826259279871" [aes.c:122]   --->   Operation 54 'xor' 'xor_ln122_2' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i257 %xor_ln122_2" [aes.c:122]   --->   Operation 55 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%trunc_ln122_7 = trunc i257 %xor_ln122_2" [aes.c:122]   --->   Operation 56 'trunc' 'trunc_ln122_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%tmp_90 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %trunc_ln122_5, i128 %or_ln122" [aes.c:122]   --->   Operation 57 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.54ns)   --->   "%and_ln122_3 = and i768 %or_ln, i768 %sext_ln122_1" [aes.c:122]   --->   Operation 58 'and' 'and_ln122_3' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_3)   --->   "%and_ln122_4 = and i256 %tmp_90, i256 %trunc_ln122_7" [aes.c:122]   --->   Operation 59 'and' 'and_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.77ns) (out node of the LUT)   --->   "%or_ln122_3 = or i256 %and_ln122_4, i256 %shl_ln122_3" [aes.c:122]   --->   Operation 60 'or' 'or_ln122_3' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i512 @_ssdm_op_PartSelect.i512.i768.i32.i32, i768 %and_ln122_3, i32 256, i32 767" [aes.c:122]   --->   Operation 61 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln122_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i512.i256, i512 %tmp_91, i256 %or_ln122_3" [aes.c:122]   --->   Operation 62 'bitconcatenate' 'or_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.01ns)   --->   "%add_ln122 = add i4 %i_1, i4 15" [aes.c:122]   --->   Operation 63 'add' 'add_ln122' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.87ns)   --->   "%icmp_ln122 = icmp_eq  i4 %i_1, i4 0" [aes.c:122]   --->   Operation 64 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %arrayidx41.exit.while.body_crit_edge, void %while.end" [aes.c:122]   --->   Operation 65 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.84ns)   --->   "%store_ln122 = store i4 %add_ln122, i4 %i" [aes.c:122]   --->   Operation 66 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.84>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [aes.c:122]   --->   Operation 68 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%and_ln122_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_93, i3 0" [aes.c:122]   --->   Operation 69 'bitconcatenate' 'and_ln122_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.14ns)   --->   "%buf_0_load = load i2 %buf_0_addr" [aes.c:122]   --->   Operation 70 'load' 'buf_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln122_5 = zext i4 %and_ln122_1" [aes.c:122]   --->   Operation 71 'zext' 'zext_ln122_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.00ns)   --->   "%lshr_ln122_1 = lshr i16 %buf_0_load, i16 %zext_ln122_5" [aes.c:122]   --->   Operation 72 'lshr' 'lshr_ln122_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln122_3 = trunc i16 %lshr_ln122_1" [aes.c:122]   --->   Operation 73 'trunc' 'trunc_ln122_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (1.14ns)   --->   "%buf_1_load = load i2 %buf_1_addr" [aes.c:122]   --->   Operation 74 'load' 'buf_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln122_6 = zext i4 %and_ln122_1" [aes.c:122]   --->   Operation 75 'zext' 'zext_ln122_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.00ns)   --->   "%lshr_ln122_3 = lshr i16 %buf_1_load, i16 %zext_ln122_6" [aes.c:122]   --->   Operation 76 'lshr' 'lshr_ln122_3' <Predicate = true> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln122_4 = trunc i16 %lshr_ln122_3" [aes.c:122]   --->   Operation 77 'trunc' 'trunc_ln122_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.84ns)   --->   "%tmp_38 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln122_3, i8 %trunc_ln122_4, i1 %tmp" [aes.c:122]   --->   Operation 78 'mux' 'tmp_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.51ns)   --->   "%xor_ln122_1 = xor i8 %tmp_38, i8 %trunc_ln122" [aes.c:122]   --->   Operation 79 'xor' 'xor_ln122_1' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 80 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln122_7 = zext i4 %and_ln122_1" [aes.c:122]   --->   Operation 81 'zext' 'zext_ln122_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_3)   --->   "%shl_ln122_4 = shl i16 255, i16 %zext_ln122_7" [aes.c:122]   --->   Operation 82 'shl' 'shl_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.67ns) (out node of the LUT)   --->   "%xor_ln122_3 = xor i16 %shl_ln122_4, i16 65535" [aes.c:122]   --->   Operation 83 'xor' 'xor_ln122_3' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_4)   --->   "%and_ln122_6 = and i16 %buf_0_load, i16 %xor_ln122_3" [aes.c:122]   --->   Operation 84 'and' 'and_ln122_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_4)   --->   "%zext_ln122_11 = zext i8 %xor_ln122_1" [aes.c:122]   --->   Operation 85 'zext' 'zext_ln122_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_4)   --->   "%shl_ln122_6 = shl i16 %zext_ln122_11, i16 %zext_ln122_7" [aes.c:122]   --->   Operation 86 'shl' 'shl_ln122_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.62ns) (out node of the LUT)   --->   "%or_ln122_4 = or i16 %and_ln122_6, i16 %shl_ln122_6" [aes.c:122]   --->   Operation 87 'or' 'or_ln122_4' <Predicate = (!tmp)> <Delay = 1.62> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.14ns)   --->   "%store_ln122 = store i16 %or_ln122_4, i2 %buf_0_addr" [aes.c:122]   --->   Operation 88 'store' 'store_ln122' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx41.exit" [aes.c:122]   --->   Operation 89 'br' 'br_ln122' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_2)   --->   "%and_ln122_5 = and i16 %buf_1_load, i16 %xor_ln122_3" [aes.c:122]   --->   Operation 90 'and' 'and_ln122_5' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_2)   --->   "%zext_ln122_10 = zext i8 %xor_ln122_1" [aes.c:122]   --->   Operation 91 'zext' 'zext_ln122_10' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_2)   --->   "%shl_ln122_5 = shl i16 %zext_ln122_10, i16 %zext_ln122_7" [aes.c:122]   --->   Operation 92 'shl' 'shl_ln122_5' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.62ns) (out node of the LUT)   --->   "%or_ln122_2 = or i16 %and_ln122_5, i16 %shl_ln122_5" [aes.c:122]   --->   Operation 93 'or' 'or_ln122_2' <Predicate = (tmp)> <Delay = 1.62> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.14ns)   --->   "%store_ln122 = store i16 %or_ln122_2, i2 %buf_1_addr" [aes.c:122]   --->   Operation 94 'store' 'store_ln122' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx41.exit" [aes.c:122]   --->   Operation 95 'br' 'br_ln122' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.84ns)   --->   "%store_ln122 = store i768 %or_ln122_1, i768 %phi_ln122" [aes.c:122]   --->   Operation 96 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.84>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln122 = br void %while.body" [aes.c:122]   --->   Operation 97 'br' 'br_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln123 = ret i768 %or_ln122_1" [aes.c:123]   --->   Operation 98 'ret' 'ret_ln123' <Predicate = (icmp_ln122)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ctx_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0110]
phi_ln122          (alloca           ) [ 0111]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
ctx_read_2         (read             ) [ 0000]
store_ln122        (store            ) [ 0000]
store_ln122        (store            ) [ 0000]
br_ln122           (br               ) [ 0000]
i_1                (load             ) [ 0000]
phi_ln122_load     (load             ) [ 0000]
empty              (trunc            ) [ 0000]
shl_ln             (bitconcatenate   ) [ 0000]
zext_ln122_cast    (bitconcatenate   ) [ 0000]
zext_ln122         (zext             ) [ 0000]
lshr_ln122         (lshr             ) [ 0000]
trunc_ln122        (trunc            ) [ 0101]
zext_ln122_1       (zext             ) [ 0000]
shl_ln122          (shl              ) [ 0000]
zext_ln122_2       (zext             ) [ 0000]
zext_ln122_3       (zext             ) [ 0000]
shl_ln122_1        (shl              ) [ 0000]
xor_ln122          (xor              ) [ 0000]
sext_ln122         (sext             ) [ 0000]
trunc_ln122_1      (trunc            ) [ 0000]
trunc_ln122_2      (trunc            ) [ 0000]
and_ln122          (and              ) [ 0000]
and_ln122_2        (and              ) [ 0000]
or_ln122           (or               ) [ 0000]
tmp_s              (partselect       ) [ 0000]
trunc_ln122_5      (partselect       ) [ 0000]
or_ln              (bitconcatenate   ) [ 0000]
tmp                (bitselect        ) [ 0101]
tmp_93             (bitselect        ) [ 0101]
zext_ln122_4       (zext             ) [ 0000]
buf_0_addr         (getelementptr    ) [ 0101]
buf_1_addr         (getelementptr    ) [ 0101]
br_ln122           (br               ) [ 0000]
zext_ln122_7_cast  (bitconcatenate   ) [ 0000]
sext_ln122_2       (sext             ) [ 0000]
zext_ln122_12      (zext             ) [ 0000]
lshr_ln122_2       (lshr             ) [ 0000]
trunc_ln122_6      (trunc            ) [ 0000]
zext_ln122_13      (zext             ) [ 0000]
shl_ln122_2        (shl              ) [ 0000]
zext_ln122_8       (zext             ) [ 0000]
zext_ln122_9       (zext             ) [ 0000]
shl_ln122_3        (shl              ) [ 0000]
xor_ln122_2        (xor              ) [ 0000]
sext_ln122_1       (sext             ) [ 0000]
trunc_ln122_7      (trunc            ) [ 0000]
tmp_90             (bitconcatenate   ) [ 0000]
and_ln122_3        (and              ) [ 0000]
and_ln122_4        (and              ) [ 0000]
or_ln122_3         (or               ) [ 0000]
tmp_91             (partselect       ) [ 0000]
or_ln122_1         (bitconcatenate   ) [ 0101]
add_ln122          (add              ) [ 0000]
icmp_ln122         (icmp             ) [ 0111]
br_ln122           (br               ) [ 0000]
store_ln122        (store            ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
specloopname_ln122 (specloopname     ) [ 0000]
and_ln122_1        (bitconcatenate   ) [ 0000]
buf_0_load         (load             ) [ 0000]
zext_ln122_5       (zext             ) [ 0000]
lshr_ln122_1       (lshr             ) [ 0000]
trunc_ln122_3      (trunc            ) [ 0000]
buf_1_load         (load             ) [ 0000]
zext_ln122_6       (zext             ) [ 0000]
lshr_ln122_3       (lshr             ) [ 0000]
trunc_ln122_4      (trunc            ) [ 0000]
tmp_38             (mux              ) [ 0000]
xor_ln122_1        (xor              ) [ 0000]
empty_14           (speclooptripcount) [ 0000]
zext_ln122_7       (zext             ) [ 0000]
shl_ln122_4        (shl              ) [ 0000]
xor_ln122_3        (xor              ) [ 0000]
and_ln122_6        (and              ) [ 0000]
zext_ln122_11      (zext             ) [ 0000]
shl_ln122_6        (shl              ) [ 0000]
or_ln122_4         (or               ) [ 0000]
store_ln122        (store            ) [ 0000]
br_ln122           (br               ) [ 0000]
and_ln122_5        (and              ) [ 0000]
zext_ln122_10      (zext             ) [ 0000]
shl_ln122_5        (shl              ) [ 0000]
or_ln122_2         (or               ) [ 0000]
store_ln122        (store            ) [ 0000]
br_ln122           (br               ) [ 0000]
store_ln122        (store            ) [ 0000]
br_ln122           (br               ) [ 0000]
ret_ln123          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctx_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i768"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i640.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i768.i640.i128"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i512.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i768.i512.i256"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i8.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="phi_ln122_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln122/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ctx_read_2_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="768" slack="0"/>
<pin id="102" dir="0" index="1" bw="768" slack="0"/>
<pin id="103" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_read_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_0_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="2" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="1"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="121" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_load/2 store_ln122/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="buf_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="2" slack="0"/>
<pin id="127" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="1"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="138" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/2 store_ln122/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln122_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="768" slack="0"/>
<pin id="142" dir="0" index="1" bw="768" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln122_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="phi_ln122_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="768" slack="1"/>
<pin id="155" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln122_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln122_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="1" slack="0"/>
<pin id="173" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln122_cast/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln122_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lshr_ln122_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="768" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln122/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln122_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="768" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln122_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shl_ln122_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln122/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln122_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="0"/>
<pin id="204" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln122_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="shl_ln122_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln122_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln122_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="128" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln122_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="129" slack="0"/>
<pin id="224" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln122_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="129" slack="0"/>
<pin id="228" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln122_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="768" slack="0"/>
<pin id="232" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_2/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln122_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="768" slack="0"/>
<pin id="236" dir="0" index="1" bw="129" slack="0"/>
<pin id="237" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="and_ln122_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="128" slack="0"/>
<pin id="242" dir="0" index="1" bw="128" slack="0"/>
<pin id="243" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln122_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="0"/>
<pin id="248" dir="0" index="1" bw="128" slack="0"/>
<pin id="249" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="640" slack="0"/>
<pin id="254" dir="0" index="1" bw="768" slack="0"/>
<pin id="255" dir="0" index="2" bw="9" slack="0"/>
<pin id="256" dir="0" index="3" bw="11" slack="0"/>
<pin id="257" dir="1" index="4" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln122_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="0"/>
<pin id="264" dir="0" index="1" bw="768" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="0" index="3" bw="9" slack="0"/>
<pin id="267" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_5/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="768" slack="0"/>
<pin id="274" dir="0" index="1" bw="640" slack="0"/>
<pin id="275" dir="0" index="2" bw="128" slack="0"/>
<pin id="276" dir="1" index="3" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_93_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln122_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_4/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln122_7_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="0" index="3" bw="1" slack="0"/>
<pin id="307" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln122_7_cast/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln122_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln122_12_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_12/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="lshr_ln122_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="768" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln122_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln122_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="768" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_6/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln122_13_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_13/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln122_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln122_2/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln122_8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="256" slack="0"/>
<pin id="342" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_8/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln122_9_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_9/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="shl_ln122_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln122_3/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln122_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="256" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln122_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="257" slack="0"/>
<pin id="362" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln122_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="257" slack="0"/>
<pin id="366" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_7/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_90_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="256" slack="0"/>
<pin id="370" dir="0" index="1" bw="128" slack="0"/>
<pin id="371" dir="0" index="2" bw="128" slack="0"/>
<pin id="372" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln122_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="768" slack="0"/>
<pin id="378" dir="0" index="1" bw="257" slack="0"/>
<pin id="379" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_3/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="and_ln122_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="256" slack="0"/>
<pin id="384" dir="0" index="1" bw="256" slack="0"/>
<pin id="385" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_4/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln122_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="256" slack="0"/>
<pin id="390" dir="0" index="1" bw="256" slack="0"/>
<pin id="391" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_3/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_91_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="512" slack="0"/>
<pin id="396" dir="0" index="1" bw="768" slack="0"/>
<pin id="397" dir="0" index="2" bw="10" slack="0"/>
<pin id="398" dir="0" index="3" bw="11" slack="0"/>
<pin id="399" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln122_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="768" slack="0"/>
<pin id="406" dir="0" index="1" bw="512" slack="0"/>
<pin id="407" dir="0" index="2" bw="256" slack="0"/>
<pin id="408" dir="1" index="3" bw="768" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln122_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln122_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln122_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln122_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="4" slack="1"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln122_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln122_1/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln122_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_5/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="lshr_ln122_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln122_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln122_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_3/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln122_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_6/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="lshr_ln122_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln122_3/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln122_4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_4/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_38_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="8" slack="0"/>
<pin id="468" dir="0" index="3" bw="1" slack="1"/>
<pin id="469" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="xor_ln122_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="1"/>
<pin id="476" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_1/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln122_7_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_7/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="shl_ln122_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="4" slack="0"/>
<pin id="485" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln122_4/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln122_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_3/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="and_ln122_6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_6/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln122_11_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_11/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="shl_ln122_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln122_6/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln122_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_4/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln122_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_5/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln122_10_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_10/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln122_5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln122_5/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln122_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_2/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln122_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="768" slack="1"/>
<pin id="542" dir="0" index="1" bw="768" slack="2"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="551" class="1005" name="phi_ln122_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="768" slack="0"/>
<pin id="553" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln122 "/>
</bind>
</comp>

<comp id="558" class="1005" name="trunc_ln122_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="1"/>
<pin id="560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_93_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="573" class="1005" name="buf_0_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="1"/>
<pin id="575" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="buf_1_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="1"/>
<pin id="581" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="or_ln122_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="768" slack="1"/>
<pin id="587" dir="1" index="1" bw="768" slack="1"/>
</pin_list>
<bind>
<opset="or_ln122_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="icmp_ln122_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="123" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="144"><net_src comp="100" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="150" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="150" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="153" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="160" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="188" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="192" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="202" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="216" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="153" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="153" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="222" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="230" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="226" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="210" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="234" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="234" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="252" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="246" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="150" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="150" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="156" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="150" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="315"><net_src comp="302" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="272" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="302" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="326" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="330" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="340" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="262" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="246" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="272" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="360" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="368" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="364" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="348" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="64" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="376" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="66" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="409"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="394" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="388" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="150" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="150" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="412" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="80" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="24" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="113" pin="7"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="429" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="130" pin="7"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="82" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="446" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="460" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="464" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="429" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="88" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="90" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="113" pin="7"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="473" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="478" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="494" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="510" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="521"><net_src comp="130" pin="7"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="488" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="473" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="478" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="517" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="533" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="547"><net_src comp="92" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="554"><net_src comp="96" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="557"><net_src comp="551" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="561"><net_src comp="188" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="566"><net_src comp="280" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="464" pin=3"/></net>

<net id="571"><net_src comp="288" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="576"><net_src comp="106" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="582"><net_src comp="123" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="588"><net_src comp="404" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="593"><net_src comp="418" pin="2"/><net_sink comp="590" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_0 | {3 }
	Port: buf_1 | {3 }
 - Input state : 
	Port: aes_addRoundKey_cpy.1 : buf_0 | {2 3 }
	Port: aes_addRoundKey_cpy.1 : buf_1 | {2 3 }
	Port: aes_addRoundKey_cpy.1 : ctx_read | {1 }
  - Chain level:
	State 1
		store_ln122 : 1
	State 2
		empty : 1
		shl_ln : 1
		zext_ln122_cast : 1
		zext_ln122 : 2
		lshr_ln122 : 3
		trunc_ln122 : 4
		zext_ln122_1 : 2
		shl_ln122 : 3
		zext_ln122_2 : 4
		zext_ln122_3 : 5
		shl_ln122_1 : 6
		xor_ln122 : 5
		sext_ln122 : 5
		trunc_ln122_1 : 5
		trunc_ln122_2 : 1
		and_ln122 : 6
		and_ln122_2 : 6
		or_ln122 : 6
		tmp_s : 6
		trunc_ln122_5 : 6
		or_ln : 6
		tmp : 1
		tmp_93 : 1
		zext_ln122_4 : 2
		buf_0_addr : 3
		buf_0_load : 4
		buf_1_addr : 3
		buf_1_load : 4
		br_ln122 : 2
		zext_ln122_7_cast : 1
		sext_ln122_2 : 2
		zext_ln122_12 : 3
		lshr_ln122_2 : 7
		trunc_ln122_6 : 8
		zext_ln122_13 : 2
		shl_ln122_2 : 3
		zext_ln122_8 : 4
		zext_ln122_9 : 9
		shl_ln122_3 : 10
		xor_ln122_2 : 5
		sext_ln122_1 : 5
		trunc_ln122_7 : 5
		tmp_90 : 6
		and_ln122_3 : 7
		and_ln122_4 : 7
		or_ln122_3 : 11
		tmp_91 : 7
		or_ln122_1 : 11
		add_ln122 : 1
		icmp_ln122 : 1
		br_ln122 : 2
		store_ln122 : 2
	State 3
		zext_ln122_5 : 1
		lshr_ln122_1 : 2
		trunc_ln122_3 : 3
		zext_ln122_6 : 1
		lshr_ln122_3 : 2
		trunc_ln122_4 : 3
		tmp_38 : 4
		xor_ln122_1 : 5
		zext_ln122_7 : 1
		shl_ln122_4 : 2
		xor_ln122_3 : 3
		and_ln122_6 : 3
		zext_ln122_11 : 5
		shl_ln122_6 : 6
		or_ln122_4 : 7
		store_ln122 : 7
		and_ln122_5 : 3
		zext_ln122_10 : 5
		shl_ln122_5 : 6
		or_ln122_2 : 7
		store_ln122 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     lshr_ln122_fu_182    |    0    |   2171  |
|   lshr   |    lshr_ln122_2_fu_320   |    0    |   2171  |
|          |    lshr_ln122_1_fu_440   |    0    |    35   |
|          |    lshr_ln122_3_fu_454   |    0    |    35   |
|----------|--------------------------|---------|---------|
|          |     and_ln122_fu_234     |    0    |   768   |
|          |    and_ln122_2_fu_240    |    0    |   128   |
|    and   |    and_ln122_3_fu_376    |    0    |   768   |
|          |    and_ln122_4_fu_382    |    0    |   256   |
|          |    and_ln122_6_fu_494    |    0    |    16   |
|          |    and_ln122_5_fu_517    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |      or_ln122_fu_246     |    0    |   128   |
|    or    |     or_ln122_3_fu_388    |    0    |   256   |
|          |     or_ln122_4_fu_510    |    0    |    16   |
|          |     or_ln122_2_fu_533    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     xor_ln122_fu_216     |    0    |   128   |
|    xor   |    xor_ln122_2_fu_354    |    0    |   256   |
|          |    xor_ln122_1_fu_473    |    0    |    8    |
|          |    xor_ln122_3_fu_488    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     shl_ln122_fu_196     |    0    |    19   |
|          |    shl_ln122_1_fu_210    |    0    |    17   |
|          |    shl_ln122_2_fu_334    |    0    |    19   |
|    shl   |    shl_ln122_3_fu_348    |    0    |    17   |
|          |    shl_ln122_4_fu_482    |    0    |    19   |
|          |    shl_ln122_6_fu_504    |    0    |    17   |
|          |    shl_ln122_5_fu_527    |    0    |    17   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln122_fu_412     |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln122_fu_418    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    mux   |       tmp_38_fu_464      |    0    |    9    |
|----------|--------------------------|---------|---------|
|   read   |  ctx_read_2_read_fu_100  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       empty_fu_156       |    0    |    0    |
|          |    trunc_ln122_fu_188    |    0    |    0    |
|          |   trunc_ln122_1_fu_226   |    0    |    0    |
|   trunc  |   trunc_ln122_2_fu_230   |    0    |    0    |
|          |   trunc_ln122_6_fu_326   |    0    |    0    |
|          |   trunc_ln122_7_fu_364   |    0    |    0    |
|          |   trunc_ln122_3_fu_446   |    0    |    0    |
|          |   trunc_ln122_4_fu_460   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       shl_ln_fu_160      |    0    |    0    |
|          |  zext_ln122_cast_fu_168  |    0    |    0    |
|          |       or_ln_fu_272       |    0    |    0    |
|bitconcatenate| zext_ln122_7_cast_fu_302 |    0    |    0    |
|          |       tmp_90_fu_368      |    0    |    0    |
|          |     or_ln122_1_fu_404    |    0    |    0    |
|          |    and_ln122_1_fu_429    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln122_fu_178    |    0    |    0    |
|          |    zext_ln122_1_fu_192   |    0    |    0    |
|          |    zext_ln122_2_fu_202   |    0    |    0    |
|          |    zext_ln122_3_fu_206   |    0    |    0    |
|          |    zext_ln122_4_fu_296   |    0    |    0    |
|          |   zext_ln122_12_fu_316   |    0    |    0    |
|   zext   |   zext_ln122_13_fu_330   |    0    |    0    |
|          |    zext_ln122_8_fu_340   |    0    |    0    |
|          |    zext_ln122_9_fu_344   |    0    |    0    |
|          |    zext_ln122_5_fu_436   |    0    |    0    |
|          |    zext_ln122_6_fu_450   |    0    |    0    |
|          |    zext_ln122_7_fu_478   |    0    |    0    |
|          |   zext_ln122_11_fu_500   |    0    |    0    |
|          |   zext_ln122_10_fu_523   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     sext_ln122_fu_222    |    0    |    0    |
|   sext   |    sext_ln122_2_fu_312   |    0    |    0    |
|          |    sext_ln122_1_fu_360   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_252       |    0    |    0    |
|partselect|   trunc_ln122_5_fu_262   |    0    |    0    |
|          |       tmp_91_fu_394      |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_280        |    0    |    0    |
|          |       tmp_93_fu_288      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   7344  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| buf_0_addr_reg_573|    2   |
| buf_1_addr_reg_579|    2   |
|     i_reg_544     |    4   |
| icmp_ln122_reg_590|    1   |
| or_ln122_1_reg_585|   768  |
| phi_ln122_reg_551 |   768  |
|   tmp_93_reg_568  |    1   |
|    tmp_reg_563    |    1   |
|trunc_ln122_reg_558|    8   |
+-------------------+--------+
|       Total       |  1555  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.688  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  7344  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  1555  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1555  |  7362  |
+-----------+--------+--------+--------+
