
PruebaEnvioESP01S_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080ac  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08008350  08008350  00009350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087fc  080087fc  0000a1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080087fc  080087fc  000097fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008804  08008804  0000a1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008804  08008804  00009804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008808  08008808  00009808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  24000000  0800880c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  240001e0  080089ec  0000a1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240005e4  080089ec  0000a5e4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010066  00000000  00000000  0000a20e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f52  00000000  00000000  0001a274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  0001c1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c8  00000000  00000000  0001cd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a0d7  00000000  00000000  0001d608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000feba  00000000  00000000  000576df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017d164  00000000  00000000  00067599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e46fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e24  00000000  00000000  001e4740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001e8564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e0 	.word	0x240001e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008334 	.word	0x08008334

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e4 	.word	0x240001e4
 80002dc:	08008334 	.word	0x08008334

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800084c:	f000 fc9c 	bl	8001188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000850:	f000 f80a 	bl	8000868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000854:	f000 f90a 	bl	8000a6c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000858:	f000 f870 	bl	800093c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800085c:	f000 f8ba 	bl	80009d4 <MX_USART3_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop_nucleo_transmisor();
 8000860:	f000 fa80 	bl	8000d64 <loop_nucleo_transmisor>
 8000864:	e7fc      	b.n	8000860 <main+0x18>
	...

08000868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b09c      	sub	sp, #112	@ 0x70
 800086c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000872:	224c      	movs	r2, #76	@ 0x4c
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f005 fcff 	bl	800627a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800087c:	1d3b      	adds	r3, r7, #4
 800087e:	2220      	movs	r2, #32
 8000880:	2100      	movs	r1, #0
 8000882:	4618      	mov	r0, r3
 8000884:	f005 fcf9 	bl	800627a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000888:	2004      	movs	r0, #4
 800088a:	f000 ffaf 	bl	80017ec <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800088e:	2300      	movs	r3, #0
 8000890:	603b      	str	r3, [r7, #0]
 8000892:	4b28      	ldr	r3, [pc, #160]	@ (8000934 <SystemClock_Config+0xcc>)
 8000894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000896:	4a27      	ldr	r2, [pc, #156]	@ (8000934 <SystemClock_Config+0xcc>)
 8000898:	f023 0301 	bic.w	r3, r3, #1
 800089c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800089e:	4b25      	ldr	r3, [pc, #148]	@ (8000934 <SystemClock_Config+0xcc>)
 80008a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	4b23      	ldr	r3, [pc, #140]	@ (8000938 <SystemClock_Config+0xd0>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008b0:	4a21      	ldr	r2, [pc, #132]	@ (8000938 <SystemClock_Config+0xd0>)
 80008b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008b6:	6193      	str	r3, [r2, #24]
 80008b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <SystemClock_Config+0xd0>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008c0:	603b      	str	r3, [r7, #0]
 80008c2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008c4:	bf00      	nop
 80008c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000938 <SystemClock_Config+0xd0>)
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008d2:	d1f8      	bne.n	80008c6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008d4:	2302      	movs	r3, #2
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008d8:	2301      	movs	r3, #1
 80008da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008dc:	2340      	movs	r3, #64	@ 0x40
 80008de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008e0:	2300      	movs	r3, #0
 80008e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e8:	4618      	mov	r0, r3
 80008ea:	f000 ffd9 	bl	80018a0 <HAL_RCC_OscConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80008f4:	f000 fa4e 	bl	8000d94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f8:	233f      	movs	r3, #63	@ 0x3f
 80008fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008fc:	2300      	movs	r3, #0
 80008fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000904:	2300      	movs	r3, #0
 8000906:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800090c:	2340      	movs	r3, #64	@ 0x40
 800090e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000910:	2300      	movs	r3, #0
 8000912:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000914:	2300      	movs	r3, #0
 8000916:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000918:	1d3b      	adds	r3, r7, #4
 800091a:	2101      	movs	r1, #1
 800091c:	4618      	mov	r0, r3
 800091e:	f001 fc19 	bl	8002154 <HAL_RCC_ClockConfig>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000928:	f000 fa34 	bl	8000d94 <Error_Handler>
  }
}
 800092c:	bf00      	nop
 800092e:	3770      	adds	r7, #112	@ 0x70
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	58000400 	.word	0x58000400
 8000938:	58024800 	.word	0x58024800

0800093c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000940:	4b22      	ldr	r3, [pc, #136]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000942:	4a23      	ldr	r2, [pc, #140]	@ (80009d0 <MX_USART2_UART_Init+0x94>)
 8000944:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000946:	4b21      	ldr	r3, [pc, #132]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800094c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800094e:	4b1f      	ldr	r3, [pc, #124]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000954:	4b1d      	ldr	r3, [pc, #116]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800095a:	4b1c      	ldr	r3, [pc, #112]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 800095c:	2200      	movs	r2, #0
 800095e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000960:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000962:	220c      	movs	r2, #12
 8000964:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000966:	4b19      	ldr	r3, [pc, #100]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800096c:	4b17      	ldr	r3, [pc, #92]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000972:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000974:	2200      	movs	r2, #0
 8000976:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000978:	4b14      	ldr	r3, [pc, #80]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 800097a:	2200      	movs	r2, #0
 800097c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800097e:	4b13      	ldr	r3, [pc, #76]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000984:	4811      	ldr	r0, [pc, #68]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000986:	f003 fd9d 	bl	80044c4 <HAL_UART_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000990:	f000 fa00 	bl	8000d94 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000994:	2100      	movs	r1, #0
 8000996:	480d      	ldr	r0, [pc, #52]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 8000998:	f004 fe33 	bl	8005602 <HAL_UARTEx_SetTxFifoThreshold>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80009a2:	f000 f9f7 	bl	8000d94 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009a6:	2100      	movs	r1, #0
 80009a8:	4808      	ldr	r0, [pc, #32]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 80009aa:	f004 fe68 	bl	800567e <HAL_UARTEx_SetRxFifoThreshold>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80009b4:	f000 f9ee 	bl	8000d94 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009b8:	4804      	ldr	r0, [pc, #16]	@ (80009cc <MX_USART2_UART_Init+0x90>)
 80009ba:	f004 fde9 	bl	8005590 <HAL_UARTEx_DisableFifoMode>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80009c4:	f000 f9e6 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	2400035c 	.word	0x2400035c
 80009d0:	40004400 	.word	0x40004400

080009d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009d8:	4b22      	ldr	r3, [pc, #136]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009da:	4a23      	ldr	r2, [pc, #140]	@ (8000a68 <MX_USART3_UART_Init+0x94>)
 80009dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009de:	4b21      	ldr	r3, [pc, #132]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 80009fa:	220c      	movs	r2, #12
 80009fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009fe:	4b19      	ldr	r3, [pc, #100]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a04:	4b17      	ldr	r3, [pc, #92]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a0a:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a10:	4b14      	ldr	r3, [pc, #80]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a16:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a1c:	4811      	ldr	r0, [pc, #68]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a1e:	f003 fd51 	bl	80044c4 <HAL_UART_Init>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a28:	f000 f9b4 	bl	8000d94 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	480d      	ldr	r0, [pc, #52]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a30:	f004 fde7 	bl	8005602 <HAL_UARTEx_SetTxFifoThreshold>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a3a:	f000 f9ab 	bl	8000d94 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a3e:	2100      	movs	r1, #0
 8000a40:	4808      	ldr	r0, [pc, #32]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a42:	f004 fe1c 	bl	800567e <HAL_UARTEx_SetRxFifoThreshold>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a4c:	f000 f9a2 	bl	8000d94 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a50:	4804      	ldr	r0, [pc, #16]	@ (8000a64 <MX_USART3_UART_Init+0x90>)
 8000a52:	f004 fd9d 	bl	8005590 <HAL_UARTEx_DisableFifoMode>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a5c:	f000 f99a 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	240003f0 	.word	0x240003f0
 8000a68:	40004800 	.word	0x40004800

08000a6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08a      	sub	sp, #40	@ 0x28
 8000a70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
 8000a80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a82:	4b51      	ldr	r3, [pc, #324]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a88:	4a4f      	ldr	r2, [pc, #316]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000a8a:	f043 0304 	orr.w	r3, r3, #4
 8000a8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a92:	4b4d      	ldr	r3, [pc, #308]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a98:	f003 0304 	and.w	r3, r3, #4
 8000a9c:	613b      	str	r3, [r7, #16]
 8000a9e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa0:	4b49      	ldr	r3, [pc, #292]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa6:	4a48      	ldr	r2, [pc, #288]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab0:	4b45      	ldr	r3, [pc, #276]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000abe:	4b42      	ldr	r3, [pc, #264]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000ac0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac4:	4a40      	ldr	r2, [pc, #256]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000ac6:	f043 0302 	orr.w	r3, r3, #2
 8000aca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ace:	4b3e      	ldr	r3, [pc, #248]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad4:	f003 0302 	and.w	r3, r3, #2
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000adc:	4b3a      	ldr	r3, [pc, #232]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000ade:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae2:	4a39      	ldr	r2, [pc, #228]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000ae4:	f043 0308 	orr.w	r3, r3, #8
 8000ae8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aec:	4b36      	ldr	r3, [pc, #216]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af2:	f003 0308 	and.w	r3, r3, #8
 8000af6:	607b      	str	r3, [r7, #4]
 8000af8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000afa:	4b33      	ldr	r3, [pc, #204]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000afc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b00:	4a31      	ldr	r2, [pc, #196]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000b02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bc8 <MX_GPIO_Init+0x15c>)
 8000b0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b14:	603b      	str	r3, [r7, #0]
 8000b16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000b18:	2332      	movs	r3, #50	@ 0x32
 8000b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b28:	230b      	movs	r3, #11
 8000b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	4619      	mov	r1, r3
 8000b32:	4826      	ldr	r0, [pc, #152]	@ (8000bcc <MX_GPIO_Init+0x160>)
 8000b34:	f000 fcaa 	bl	800148c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000b38:	2386      	movs	r3, #134	@ 0x86
 8000b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	2300      	movs	r3, #0
 8000b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b48:	230b      	movs	r3, #11
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4c:	f107 0314 	add.w	r3, r7, #20
 8000b50:	4619      	mov	r1, r3
 8000b52:	481f      	ldr	r0, [pc, #124]	@ (8000bd0 <MX_GPIO_Init+0x164>)
 8000b54:	f000 fc9a 	bl	800148c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b58:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b66:	2300      	movs	r3, #0
 8000b68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b6a:	230b      	movs	r3, #11
 8000b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6e:	f107 0314 	add.w	r3, r7, #20
 8000b72:	4619      	mov	r1, r3
 8000b74:	4817      	ldr	r0, [pc, #92]	@ (8000bd4 <MX_GPIO_Init+0x168>)
 8000b76:	f000 fc89 	bl	800148c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000b7a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000b7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b80:	2302      	movs	r3, #2
 8000b82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	2300      	movs	r3, #0
 8000b86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000b8c:	230a      	movs	r3, #10
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	4619      	mov	r1, r3
 8000b96:	480e      	ldr	r0, [pc, #56]	@ (8000bd0 <MX_GPIO_Init+0x164>)
 8000b98:	f000 fc78 	bl	800148c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000b9c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	2300      	movs	r3, #0
 8000bac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bae:	230b      	movs	r3, #11
 8000bb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000bb2:	f107 0314 	add.w	r3, r7, #20
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4807      	ldr	r0, [pc, #28]	@ (8000bd8 <MX_GPIO_Init+0x16c>)
 8000bba:	f000 fc67 	bl	800148c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bbe:	bf00      	nop
 8000bc0:	3728      	adds	r7, #40	@ 0x28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	58024400 	.word	0x58024400
 8000bcc:	58020800 	.word	0x58020800
 8000bd0:	58020000 	.word	0x58020000
 8000bd4:	58020400 	.word	0x58020400
 8000bd8:	58021800 	.word	0x58021800
 8000bdc:	00000000 	.word	0x00000000

08000be0 <generar_datos_json_combinado>:

/* USER CODE BEGIN 4 */
void generar_datos_json_combinado() {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	@ 0x28
 8000be4:	af08      	add	r7, sp, #32
    // Simulacin de variacin de datos
    sim_temp += 0.1; if (sim_temp > 25.0) sim_temp = 24.0;
 8000be6:	4b52      	ldr	r3, [pc, #328]	@ (8000d30 <generar_datos_json_combinado+0x150>)
 8000be8:	edd3 7a00 	vldr	s15, [r3]
 8000bec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bf0:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 8000d18 <generar_datos_json_combinado+0x138>
 8000bf4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000bf8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000bfc:	4b4c      	ldr	r3, [pc, #304]	@ (8000d30 <generar_datos_json_combinado+0x150>)
 8000bfe:	edc3 7a00 	vstr	s15, [r3]
 8000c02:	4b4b      	ldr	r3, [pc, #300]	@ (8000d30 <generar_datos_json_combinado+0x150>)
 8000c04:	edd3 7a00 	vldr	s15, [r3]
 8000c08:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8000c0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c14:	dd02      	ble.n	8000c1c <generar_datos_json_combinado+0x3c>
 8000c16:	4b46      	ldr	r3, [pc, #280]	@ (8000d30 <generar_datos_json_combinado+0x150>)
 8000c18:	4a46      	ldr	r2, [pc, #280]	@ (8000d34 <generar_datos_json_combinado+0x154>)
 8000c1a:	601a      	str	r2, [r3, #0]
    sim_hum += 0.15; if (sim_hum > 56.0) sim_hum = 55.0;
 8000c1c:	4b46      	ldr	r3, [pc, #280]	@ (8000d38 <generar_datos_json_combinado+0x158>)
 8000c1e:	edd3 7a00 	vldr	s15, [r3]
 8000c22:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c26:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 8000d20 <generar_datos_json_combinado+0x140>
 8000c2a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000c2e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c32:	4b41      	ldr	r3, [pc, #260]	@ (8000d38 <generar_datos_json_combinado+0x158>)
 8000c34:	edc3 7a00 	vstr	s15, [r3]
 8000c38:	4b3f      	ldr	r3, [pc, #252]	@ (8000d38 <generar_datos_json_combinado+0x158>)
 8000c3a:	edd3 7a00 	vldr	s15, [r3]
 8000c3e:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8000d3c <generar_datos_json_combinado+0x15c>
 8000c42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c4a:	dd02      	ble.n	8000c52 <generar_datos_json_combinado+0x72>
 8000c4c:	4b3a      	ldr	r3, [pc, #232]	@ (8000d38 <generar_datos_json_combinado+0x158>)
 8000c4e:	4a3c      	ldr	r2, [pc, #240]	@ (8000d40 <generar_datos_json_combinado+0x160>)
 8000c50:	601a      	str	r2, [r3, #0]
    sim_ax = 0.01 * (contador_envio % 10);
 8000c52:	4b3c      	ldr	r3, [pc, #240]	@ (8000d44 <generar_datos_json_combinado+0x164>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	4b3c      	ldr	r3, [pc, #240]	@ (8000d48 <generar_datos_json_combinado+0x168>)
 8000c58:	fb83 1302 	smull	r1, r3, r3, r2
 8000c5c:	1099      	asrs	r1, r3, #2
 8000c5e:	17d3      	asrs	r3, r2, #31
 8000c60:	1ac9      	subs	r1, r1, r3
 8000c62:	460b      	mov	r3, r1
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	440b      	add	r3, r1
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	1ad1      	subs	r1, r2, r3
 8000c6c:	ee07 1a90 	vmov	s15, r1
 8000c70:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000c74:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8000d28 <generar_datos_json_combinado+0x148>
 8000c78:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c7c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c80:	4b32      	ldr	r3, [pc, #200]	@ (8000d4c <generar_datos_json_combinado+0x16c>)
 8000c82:	edc3 7a00 	vstr	s15, [r3]

    // Generar la cadena JSON combinada
    // Se utiliza %.1f para floats y se incluye la fecha/hora simulada
    int len = snprintf(tx_buffer, TX_BUFFER_SIZE,
 8000c86:	4b2a      	ldr	r3, [pc, #168]	@ (8000d30 <generar_datos_json_combinado+0x150>)
 8000c88:	edd3 7a00 	vldr	s15, [r3]
 8000c8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c90:	4b29      	ldr	r3, [pc, #164]	@ (8000d38 <generar_datos_json_combinado+0x158>)
 8000c92:	edd3 6a00 	vldr	s13, [r3]
 8000c96:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000c9a:	4b2c      	ldr	r3, [pc, #176]	@ (8000d4c <generar_datos_json_combinado+0x16c>)
 8000c9c:	edd3 5a00 	vldr	s11, [r3]
 8000ca0:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000ca4:	4b27      	ldr	r3, [pc, #156]	@ (8000d44 <generar_datos_json_combinado+0x164>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	4b29      	ldr	r3, [pc, #164]	@ (8000d50 <generar_datos_json_combinado+0x170>)
 8000caa:	fb83 1302 	smull	r1, r3, r3, r2
 8000cae:	4413      	add	r3, r2
 8000cb0:	1159      	asrs	r1, r3, #5
 8000cb2:	17d3      	asrs	r3, r2, #31
 8000cb4:	1ac9      	subs	r1, r1, r3
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	011b      	lsls	r3, r3, #4
 8000cba:	1a5b      	subs	r3, r3, r1
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	1ad1      	subs	r1, r2, r3
 8000cc0:	9106      	str	r1, [sp, #24]
 8000cc2:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000cc6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000cca:	ed8d 7b00 	vstr	d7, [sp]
 8000cce:	4a21      	ldr	r2, [pc, #132]	@ (8000d54 <generar_datos_json_combinado+0x174>)
 8000cd0:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8000cd4:	4820      	ldr	r0, [pc, #128]	@ (8000d58 <generar_datos_json_combinado+0x178>)
 8000cd6:	f005 fa57 	bl	8006188 <sniprintf>
 8000cda:	6078      	str	r0, [r7, #4]
        "\"aire_tvoc\":320,\"aire_eco2\":650,"
        "\"acel_x\":%.2f,\"acel_y\":-0.01,\"acel_z\":0.98,"
        "\"fecha\":\"2025-11-25 10:00:%02d\"}\r\n", // %02d para segundos con dos dgitos
        sim_temp, sim_hum, sim_ax, (contador_envio % 60));

    contador_envio++;
 8000cdc:	4b19      	ldr	r3, [pc, #100]	@ (8000d44 <generar_datos_json_combinado+0x164>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	4a18      	ldr	r2, [pc, #96]	@ (8000d44 <generar_datos_json_combinado+0x164>)
 8000ce4:	6013      	str	r3, [r2, #0]

    // Enviar el buffer a travs de UART (bloqueante)
    if (len > 0 && len < TX_BUFFER_SIZE) {
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	dd11      	ble.n	8000d10 <generar_datos_json_combinado+0x130>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8000cf2:	da0d      	bge.n	8000d10 <generar_datos_json_combinado+0x130>
        HAL_UART_Transmit(&huart2, (uint8_t*)tx_buffer, len, 100);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	b29a      	uxth	r2, r3
 8000cf8:	2364      	movs	r3, #100	@ 0x64
 8000cfa:	4917      	ldr	r1, [pc, #92]	@ (8000d58 <generar_datos_json_combinado+0x178>)
 8000cfc:	4817      	ldr	r0, [pc, #92]	@ (8000d5c <generar_datos_json_combinado+0x17c>)
 8000cfe:	f003 fc31 	bl	8004564 <HAL_UART_Transmit>
        HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, len, 100);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	2364      	movs	r3, #100	@ 0x64
 8000d08:	4913      	ldr	r1, [pc, #76]	@ (8000d58 <generar_datos_json_combinado+0x178>)
 8000d0a:	4815      	ldr	r0, [pc, #84]	@ (8000d60 <generar_datos_json_combinado+0x180>)
 8000d0c:	f003 fc2a 	bl	8004564 <HAL_UART_Transmit>
    }
}
 8000d10:	bf00      	nop
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	9999999a 	.word	0x9999999a
 8000d1c:	3fb99999 	.word	0x3fb99999
 8000d20:	33333333 	.word	0x33333333
 8000d24:	3fc33333 	.word	0x3fc33333
 8000d28:	47ae147b 	.word	0x47ae147b
 8000d2c:	3f847ae1 	.word	0x3f847ae1
 8000d30:	24000008 	.word	0x24000008
 8000d34:	41c00000 	.word	0x41c00000
 8000d38:	2400000c 	.word	0x2400000c
 8000d3c:	42600000 	.word	0x42600000
 8000d40:	425c0000 	.word	0x425c0000
 8000d44:	24000484 	.word	0x24000484
 8000d48:	66666667 	.word	0x66666667
 8000d4c:	24000488 	.word	0x24000488
 8000d50:	88888889 	.word	0x88888889
 8000d54:	08008350 	.word	0x08008350
 8000d58:	240001fc 	.word	0x240001fc
 8000d5c:	2400035c 	.word	0x2400035c
 8000d60:	240003f0 	.word	0x240003f0

08000d64 <loop_nucleo_transmisor>:

void loop_nucleo_transmisor() {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
    static uint32_t last_send_time = 0;
    uint32_t current_time = HAL_GetTick();
 8000d6a:	f000 fa93 	bl	8001294 <HAL_GetTick>
 8000d6e:	6078      	str	r0, [r7, #4]

    // Enviar el JSON combinado cada 4 segundos
    if (current_time - last_send_time >= 4000) {
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <loop_nucleo_transmisor+0x2c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000d7c:	d304      	bcc.n	8000d88 <loop_nucleo_transmisor+0x24>
        generar_datos_json_combinado();
 8000d7e:	f7ff ff2f 	bl	8000be0 <generar_datos_json_combinado>
        last_send_time = current_time;
 8000d82:	4a03      	ldr	r2, [pc, #12]	@ (8000d90 <loop_nucleo_transmisor+0x2c>)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6013      	str	r3, [r2, #0]
    }
}
 8000d88:	bf00      	nop
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	2400048c 	.word	0x2400048c

08000d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d98:	b672      	cpsid	i
}
 8000d9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <Error_Handler+0x8>

08000da0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da6:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd0 <HAL_MspInit+0x30>)
 8000da8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dac:	4a08      	ldr	r2, [pc, #32]	@ (8000dd0 <HAL_MspInit+0x30>)
 8000dae:	f043 0302 	orr.w	r3, r3, #2
 8000db2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000db6:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <HAL_MspInit+0x30>)
 8000db8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dbc:	f003 0302 	and.w	r3, r3, #2
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	58024400 	.word	0x58024400

08000dd4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b0bc      	sub	sp, #240	@ 0xf0
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dec:	f107 0318 	add.w	r3, r7, #24
 8000df0:	22c0      	movs	r2, #192	@ 0xc0
 8000df2:	2100      	movs	r1, #0
 8000df4:	4618      	mov	r0, r3
 8000df6:	f005 fa40 	bl	800627a <memset>
  if(huart->Instance==USART2)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a4d      	ldr	r2, [pc, #308]	@ (8000f34 <HAL_UART_MspInit+0x160>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d146      	bne.n	8000e92 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e04:	f04f 0202 	mov.w	r2, #2
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e10:	2300      	movs	r3, #0
 8000e12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e16:	f107 0318 	add.w	r3, r7, #24
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f001 fd26 	bl	800286c <HAL_RCCEx_PeriphCLKConfig>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e26:	f7ff ffb5 	bl	8000d94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e2a:	4b43      	ldr	r3, [pc, #268]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000e2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e30:	4a41      	ldr	r2, [pc, #260]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000e32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e36:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e3a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000e3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e48:	4b3b      	ldr	r3, [pc, #236]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4e:	4a3a      	ldr	r2, [pc, #232]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000e50:	f043 0308 	orr.w	r3, r3, #8
 8000e54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e58:	4b37      	ldr	r3, [pc, #220]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000e5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5e:	f003 0308 	and.w	r3, r3, #8
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000e66:	2360      	movs	r3, #96	@ 0x60
 8000e68:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e7e:	2307      	movs	r3, #7
 8000e80:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e84:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e88:	4619      	mov	r1, r3
 8000e8a:	482c      	ldr	r0, [pc, #176]	@ (8000f3c <HAL_UART_MspInit+0x168>)
 8000e8c:	f000 fafe 	bl	800148c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e90:	e04b      	b.n	8000f2a <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART3)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a2a      	ldr	r2, [pc, #168]	@ (8000f40 <HAL_UART_MspInit+0x16c>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d146      	bne.n	8000f2a <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e9c:	f04f 0202 	mov.w	r2, #2
 8000ea0:	f04f 0300 	mov.w	r3, #0
 8000ea4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eae:	f107 0318 	add.w	r3, r7, #24
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f001 fcda 	bl	800286c <HAL_RCCEx_PeriphCLKConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <HAL_UART_MspInit+0xee>
      Error_Handler();
 8000ebe:	f7ff ff69 	bl	8000d94 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000ec4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000eca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ece:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ed2:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000ed4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ed8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ee0:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee6:	4a14      	ldr	r2, [pc, #80]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000ee8:	f043 0308 	orr.w	r3, r3, #8
 8000eec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ef0:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <HAL_UART_MspInit+0x164>)
 8000ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef6:	f003 0308 	and.w	r3, r3, #8
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000efe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f12:	2300      	movs	r3, #0
 8000f14:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f18:	2307      	movs	r3, #7
 8000f1a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f1e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f22:	4619      	mov	r1, r3
 8000f24:	4805      	ldr	r0, [pc, #20]	@ (8000f3c <HAL_UART_MspInit+0x168>)
 8000f26:	f000 fab1 	bl	800148c <HAL_GPIO_Init>
}
 8000f2a:	bf00      	nop
 8000f2c:	37f0      	adds	r7, #240	@ 0xf0
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40004400 	.word	0x40004400
 8000f38:	58024400 	.word	0x58024400
 8000f3c:	58020c00 	.word	0x58020c00
 8000f40:	40004800 	.word	0x40004800

08000f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f48:	bf00      	nop
 8000f4a:	e7fd      	b.n	8000f48 <NMI_Handler+0x4>

08000f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <HardFault_Handler+0x4>

08000f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <MemManage_Handler+0x4>

08000f5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <BusFault_Handler+0x4>

08000f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <UsageFault_Handler+0x4>

08000f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9a:	f000 f967 	bl	800126c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  return 1;
 8000fa6:	2301      	movs	r3, #1
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <_kill>:

int _kill(int pid, int sig)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
 8000fba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000fbc:	f005 f9b0 	bl	8006320 <__errno>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2216      	movs	r2, #22
 8000fc4:	601a      	str	r2, [r3, #0]
  return -1;
 8000fc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <_exit>:

void _exit (int status)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b082      	sub	sp, #8
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fda:	f04f 31ff 	mov.w	r1, #4294967295
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f7ff ffe7 	bl	8000fb2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <_exit+0x12>

08000fe8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	e00a      	b.n	8001010 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ffa:	f3af 8000 	nop.w
 8000ffe:	4601      	mov	r1, r0
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	1c5a      	adds	r2, r3, #1
 8001004:	60ba      	str	r2, [r7, #8]
 8001006:	b2ca      	uxtb	r2, r1
 8001008:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	3301      	adds	r3, #1
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	429a      	cmp	r2, r3
 8001016:	dbf0      	blt.n	8000ffa <_read+0x12>
  }

  return len;
 8001018:	687b      	ldr	r3, [r7, #4]
}
 800101a:	4618      	mov	r0, r3
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b086      	sub	sp, #24
 8001026:	af00      	add	r7, sp, #0
 8001028:	60f8      	str	r0, [r7, #12]
 800102a:	60b9      	str	r1, [r7, #8]
 800102c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	e009      	b.n	8001048 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	1c5a      	adds	r2, r3, #1
 8001038:	60ba      	str	r2, [r7, #8]
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	3301      	adds	r3, #1
 8001046:	617b      	str	r3, [r7, #20]
 8001048:	697a      	ldr	r2, [r7, #20]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	429a      	cmp	r2, r3
 800104e:	dbf1      	blt.n	8001034 <_write+0x12>
  }
  return len;
 8001050:	687b      	ldr	r3, [r7, #4]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3718      	adds	r7, #24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <_close>:

int _close(int file)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001066:	4618      	mov	r0, r3
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
 800107a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001082:	605a      	str	r2, [r3, #4]
  return 0;
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr

08001092 <_isatty>:

int _isatty(int file)
{
 8001092:	b480      	push	{r7}
 8001094:	b083      	sub	sp, #12
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800109a:	2301      	movs	r3, #1
}
 800109c:	4618      	mov	r0, r3
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
	...

080010c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010cc:	4a14      	ldr	r2, [pc, #80]	@ (8001120 <_sbrk+0x5c>)
 80010ce:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <_sbrk+0x60>)
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d8:	4b13      	ldr	r3, [pc, #76]	@ (8001128 <_sbrk+0x64>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010e0:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <_sbrk+0x64>)
 80010e2:	4a12      	ldr	r2, [pc, #72]	@ (800112c <_sbrk+0x68>)
 80010e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010e6:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <_sbrk+0x64>)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4413      	add	r3, r2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d207      	bcs.n	8001104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f4:	f005 f914 	bl	8006320 <__errno>
 80010f8:	4603      	mov	r3, r0
 80010fa:	220c      	movs	r2, #12
 80010fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001102:	e009      	b.n	8001118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800110a:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <_sbrk+0x64>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	4a05      	ldr	r2, [pc, #20]	@ (8001128 <_sbrk+0x64>)
 8001114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001116:	68fb      	ldr	r3, [r7, #12]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	24080000 	.word	0x24080000
 8001124:	00000400 	.word	0x00000400
 8001128:	24000490 	.word	0x24000490
 800112c:	240005e8 	.word	0x240005e8

08001130 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001130:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800116c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001134:	f7ff fb70 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001138:	f7ff fac0 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800113e:	490d      	ldr	r1, [pc, #52]	@ (8001174 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001140:	4a0d      	ldr	r2, [pc, #52]	@ (8001178 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001142:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001144:	e002      	b.n	800114c <LoopCopyDataInit>

08001146 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001146:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001148:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800114a:	3304      	adds	r3, #4

0800114c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800114c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001150:	d3f9      	bcc.n	8001146 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001152:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001154:	4c0a      	ldr	r4, [pc, #40]	@ (8001180 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001156:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001158:	e001      	b.n	800115e <LoopFillZerobss>

0800115a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800115a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800115c:	3204      	adds	r2, #4

0800115e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001160:	d3fb      	bcc.n	800115a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001162:	f005 f8e3 	bl	800632c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001166:	f7ff fb6f 	bl	8000848 <main>
  bx  lr
 800116a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800116c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001170:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001174:	240001e0 	.word	0x240001e0
  ldr r2, =_sidata
 8001178:	0800880c 	.word	0x0800880c
  ldr r2, =_sbss
 800117c:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 8001180:	240005e4 	.word	0x240005e4

08001184 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001184:	e7fe      	b.n	8001184 <ADC3_IRQHandler>
	...

08001188 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800118e:	2003      	movs	r0, #3
 8001190:	f000 f94a 	bl	8001428 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001194:	f001 f994 	bl	80024c0 <HAL_RCC_GetSysClockFreq>
 8001198:	4602      	mov	r2, r0
 800119a:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_Init+0x68>)
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	0a1b      	lsrs	r3, r3, #8
 80011a0:	f003 030f 	and.w	r3, r3, #15
 80011a4:	4913      	ldr	r1, [pc, #76]	@ (80011f4 <HAL_Init+0x6c>)
 80011a6:	5ccb      	ldrb	r3, [r1, r3]
 80011a8:	f003 031f 	and.w	r3, r3, #31
 80011ac:	fa22 f303 	lsr.w	r3, r2, r3
 80011b0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80011b2:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <HAL_Init+0x68>)
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <HAL_Init+0x6c>)
 80011bc:	5cd3      	ldrb	r3, [r2, r3]
 80011be:	f003 031f 	and.w	r3, r3, #31
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	fa22 f303 	lsr.w	r3, r2, r3
 80011c8:	4a0b      	ldr	r2, [pc, #44]	@ (80011f8 <HAL_Init+0x70>)
 80011ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80011cc:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <HAL_Init+0x74>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011d2:	2000      	movs	r0, #0
 80011d4:	f000 f814 	bl	8001200 <HAL_InitTick>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e002      	b.n	80011e8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80011e2:	f7ff fddd 	bl	8000da0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011e6:	2300      	movs	r3, #0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	58024400 	.word	0x58024400
 80011f4:	0800844c 	.word	0x0800844c
 80011f8:	24000004 	.word	0x24000004
 80011fc:	24000000 	.word	0x24000000

08001200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001208:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <HAL_InitTick+0x60>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e021      	b.n	8001258 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001214:	4b13      	ldr	r3, [pc, #76]	@ (8001264 <HAL_InitTick+0x64>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4b11      	ldr	r3, [pc, #68]	@ (8001260 <HAL_InitTick+0x60>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4619      	mov	r1, r3
 800121e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001222:	fbb3 f3f1 	udiv	r3, r3, r1
 8001226:	fbb2 f3f3 	udiv	r3, r2, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f921 	bl	8001472 <HAL_SYSTICK_Config>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e00e      	b.n	8001258 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b0f      	cmp	r3, #15
 800123e:	d80a      	bhi.n	8001256 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001240:	2200      	movs	r2, #0
 8001242:	6879      	ldr	r1, [r7, #4]
 8001244:	f04f 30ff 	mov.w	r0, #4294967295
 8001248:	f000 f8f9 	bl	800143e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800124c:	4a06      	ldr	r2, [pc, #24]	@ (8001268 <HAL_InitTick+0x68>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001252:	2300      	movs	r3, #0
 8001254:	e000      	b.n	8001258 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
}
 8001258:	4618      	mov	r0, r3
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	24000014 	.word	0x24000014
 8001264:	24000000 	.word	0x24000000
 8001268:	24000010 	.word	0x24000010

0800126c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <HAL_IncTick+0x20>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <HAL_IncTick+0x24>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4413      	add	r3, r2
 800127c:	4a04      	ldr	r2, [pc, #16]	@ (8001290 <HAL_IncTick+0x24>)
 800127e:	6013      	str	r3, [r2, #0]
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	24000014 	.word	0x24000014
 8001290:	24000494 	.word	0x24000494

08001294 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  return uwTick;
 8001298:	4b03      	ldr	r3, [pc, #12]	@ (80012a8 <HAL_GetTick+0x14>)
 800129a:	681b      	ldr	r3, [r3, #0]
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	24000494 	.word	0x24000494

080012ac <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80012b0:	4b03      	ldr	r3, [pc, #12]	@ (80012c0 <HAL_GetREVID+0x14>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	0c1b      	lsrs	r3, r3, #16
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	5c001000 	.word	0x5c001000

080012c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f003 0307 	and.w	r3, r3, #7
 80012d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <__NVIC_SetPriorityGrouping+0x40>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012e0:	4013      	ands	r3, r2
 80012e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <__NVIC_SetPriorityGrouping+0x44>)
 80012ee:	4313      	orrs	r3, r2
 80012f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012f2:	4a04      	ldr	r2, [pc, #16]	@ (8001304 <__NVIC_SetPriorityGrouping+0x40>)
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	60d3      	str	r3, [r2, #12]
}
 80012f8:	bf00      	nop
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	e000ed00 	.word	0xe000ed00
 8001308:	05fa0000 	.word	0x05fa0000

0800130c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001310:	4b04      	ldr	r3, [pc, #16]	@ (8001324 <__NVIC_GetPriorityGrouping+0x18>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	0a1b      	lsrs	r3, r3, #8
 8001316:	f003 0307 	and.w	r3, r3, #7
}
 800131a:	4618      	mov	r0, r3
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	e000ed00 	.word	0xe000ed00

08001328 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	6039      	str	r1, [r7, #0]
 8001332:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001334:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001338:	2b00      	cmp	r3, #0
 800133a:	db0a      	blt.n	8001352 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	b2da      	uxtb	r2, r3
 8001340:	490c      	ldr	r1, [pc, #48]	@ (8001374 <__NVIC_SetPriority+0x4c>)
 8001342:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001346:	0112      	lsls	r2, r2, #4
 8001348:	b2d2      	uxtb	r2, r2
 800134a:	440b      	add	r3, r1
 800134c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001350:	e00a      	b.n	8001368 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	b2da      	uxtb	r2, r3
 8001356:	4908      	ldr	r1, [pc, #32]	@ (8001378 <__NVIC_SetPriority+0x50>)
 8001358:	88fb      	ldrh	r3, [r7, #6]
 800135a:	f003 030f 	and.w	r3, r3, #15
 800135e:	3b04      	subs	r3, #4
 8001360:	0112      	lsls	r2, r2, #4
 8001362:	b2d2      	uxtb	r2, r2
 8001364:	440b      	add	r3, r1
 8001366:	761a      	strb	r2, [r3, #24]
}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	e000e100 	.word	0xe000e100
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800137c:	b480      	push	{r7}
 800137e:	b089      	sub	sp, #36	@ 0x24
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f003 0307 	and.w	r3, r3, #7
 800138e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	f1c3 0307 	rsb	r3, r3, #7
 8001396:	2b04      	cmp	r3, #4
 8001398:	bf28      	it	cs
 800139a:	2304      	movcs	r3, #4
 800139c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	3304      	adds	r3, #4
 80013a2:	2b06      	cmp	r3, #6
 80013a4:	d902      	bls.n	80013ac <NVIC_EncodePriority+0x30>
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	3b03      	subs	r3, #3
 80013aa:	e000      	b.n	80013ae <NVIC_EncodePriority+0x32>
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b0:	f04f 32ff 	mov.w	r2, #4294967295
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	43da      	mvns	r2, r3
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	401a      	ands	r2, r3
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013c4:	f04f 31ff 	mov.w	r1, #4294967295
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	fa01 f303 	lsl.w	r3, r1, r3
 80013ce:	43d9      	mvns	r1, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013d4:	4313      	orrs	r3, r2
         );
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3724      	adds	r7, #36	@ 0x24
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
	...

080013e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3b01      	subs	r3, #1
 80013f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013f4:	d301      	bcc.n	80013fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013f6:	2301      	movs	r3, #1
 80013f8:	e00f      	b.n	800141a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <SysTick_Config+0x40>)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3b01      	subs	r3, #1
 8001400:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001402:	210f      	movs	r1, #15
 8001404:	f04f 30ff 	mov.w	r0, #4294967295
 8001408:	f7ff ff8e 	bl	8001328 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <SysTick_Config+0x40>)
 800140e:	2200      	movs	r2, #0
 8001410:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001412:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <SysTick_Config+0x40>)
 8001414:	2207      	movs	r2, #7
 8001416:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	e000e010 	.word	0xe000e010

08001428 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff ff47 	bl	80012c4 <__NVIC_SetPriorityGrouping>
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b086      	sub	sp, #24
 8001442:	af00      	add	r7, sp, #0
 8001444:	4603      	mov	r3, r0
 8001446:	60b9      	str	r1, [r7, #8]
 8001448:	607a      	str	r2, [r7, #4]
 800144a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800144c:	f7ff ff5e 	bl	800130c <__NVIC_GetPriorityGrouping>
 8001450:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	68b9      	ldr	r1, [r7, #8]
 8001456:	6978      	ldr	r0, [r7, #20]
 8001458:	f7ff ff90 	bl	800137c <NVIC_EncodePriority>
 800145c:	4602      	mov	r2, r0
 800145e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001462:	4611      	mov	r1, r2
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ff5f 	bl	8001328 <__NVIC_SetPriority>
}
 800146a:	bf00      	nop
 800146c:	3718      	adds	r7, #24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b082      	sub	sp, #8
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f7ff ffb2 	bl	80013e4 <SysTick_Config>
 8001480:	4603      	mov	r3, r0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800148c:	b480      	push	{r7}
 800148e:	b089      	sub	sp, #36	@ 0x24
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800149a:	4b89      	ldr	r3, [pc, #548]	@ (80016c0 <HAL_GPIO_Init+0x234>)
 800149c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800149e:	e194      	b.n	80017ca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	2101      	movs	r1, #1
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ac:	4013      	ands	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f000 8186 	beq.w	80017c4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f003 0303 	and.w	r3, r3, #3
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d005      	beq.n	80014d0 <HAL_GPIO_Init+0x44>
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f003 0303 	and.w	r3, r3, #3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d130      	bne.n	8001532 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	2203      	movs	r2, #3
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	43db      	mvns	r3, r3
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	4013      	ands	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	68da      	ldr	r2, [r3, #12]
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001506:	2201      	movs	r2, #1
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	43db      	mvns	r3, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	091b      	lsrs	r3, r3, #4
 800151c:	f003 0201 	and.w	r2, r3, #1
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f003 0303 	and.w	r3, r3, #3
 800153a:	2b03      	cmp	r3, #3
 800153c:	d017      	beq.n	800156e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68db      	ldr	r3, [r3, #12]
 8001542:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	2203      	movs	r2, #3
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	4013      	ands	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	689a      	ldr	r2, [r3, #8]
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f003 0303 	and.w	r3, r3, #3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d123      	bne.n	80015c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	08da      	lsrs	r2, r3, #3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	3208      	adds	r2, #8
 8001582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001586:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	220f      	movs	r2, #15
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43db      	mvns	r3, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4013      	ands	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	691a      	ldr	r2, [r3, #16]
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	f003 0307 	and.w	r3, r3, #7
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	08da      	lsrs	r2, r3, #3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3208      	adds	r2, #8
 80015bc:	69b9      	ldr	r1, [r7, #24]
 80015be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	2203      	movs	r2, #3
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	43db      	mvns	r3, r3
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	4013      	ands	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f003 0203 	and.w	r2, r3, #3
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ea:	69ba      	ldr	r2, [r7, #24]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	f000 80e0 	beq.w	80017c4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001604:	4b2f      	ldr	r3, [pc, #188]	@ (80016c4 <HAL_GPIO_Init+0x238>)
 8001606:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800160a:	4a2e      	ldr	r2, [pc, #184]	@ (80016c4 <HAL_GPIO_Init+0x238>)
 800160c:	f043 0302 	orr.w	r3, r3, #2
 8001610:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001614:	4b2b      	ldr	r3, [pc, #172]	@ (80016c4 <HAL_GPIO_Init+0x238>)
 8001616:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001622:	4a29      	ldr	r2, [pc, #164]	@ (80016c8 <HAL_GPIO_Init+0x23c>)
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	089b      	lsrs	r3, r3, #2
 8001628:	3302      	adds	r3, #2
 800162a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800162e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	f003 0303 	and.w	r3, r3, #3
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	220f      	movs	r2, #15
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	43db      	mvns	r3, r3
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	4013      	ands	r3, r2
 8001644:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a20      	ldr	r2, [pc, #128]	@ (80016cc <HAL_GPIO_Init+0x240>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d052      	beq.n	80016f4 <HAL_GPIO_Init+0x268>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a1f      	ldr	r2, [pc, #124]	@ (80016d0 <HAL_GPIO_Init+0x244>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d031      	beq.n	80016ba <HAL_GPIO_Init+0x22e>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a1e      	ldr	r2, [pc, #120]	@ (80016d4 <HAL_GPIO_Init+0x248>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d02b      	beq.n	80016b6 <HAL_GPIO_Init+0x22a>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a1d      	ldr	r2, [pc, #116]	@ (80016d8 <HAL_GPIO_Init+0x24c>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d025      	beq.n	80016b2 <HAL_GPIO_Init+0x226>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a1c      	ldr	r2, [pc, #112]	@ (80016dc <HAL_GPIO_Init+0x250>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d01f      	beq.n	80016ae <HAL_GPIO_Init+0x222>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a1b      	ldr	r2, [pc, #108]	@ (80016e0 <HAL_GPIO_Init+0x254>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d019      	beq.n	80016aa <HAL_GPIO_Init+0x21e>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a1a      	ldr	r2, [pc, #104]	@ (80016e4 <HAL_GPIO_Init+0x258>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d013      	beq.n	80016a6 <HAL_GPIO_Init+0x21a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a19      	ldr	r2, [pc, #100]	@ (80016e8 <HAL_GPIO_Init+0x25c>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d00d      	beq.n	80016a2 <HAL_GPIO_Init+0x216>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a18      	ldr	r2, [pc, #96]	@ (80016ec <HAL_GPIO_Init+0x260>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d007      	beq.n	800169e <HAL_GPIO_Init+0x212>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a17      	ldr	r2, [pc, #92]	@ (80016f0 <HAL_GPIO_Init+0x264>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d101      	bne.n	800169a <HAL_GPIO_Init+0x20e>
 8001696:	2309      	movs	r3, #9
 8001698:	e02d      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 800169a:	230a      	movs	r3, #10
 800169c:	e02b      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 800169e:	2308      	movs	r3, #8
 80016a0:	e029      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 80016a2:	2307      	movs	r3, #7
 80016a4:	e027      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 80016a6:	2306      	movs	r3, #6
 80016a8:	e025      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 80016aa:	2305      	movs	r3, #5
 80016ac:	e023      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 80016ae:	2304      	movs	r3, #4
 80016b0:	e021      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 80016b2:	2303      	movs	r3, #3
 80016b4:	e01f      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 80016b6:	2302      	movs	r3, #2
 80016b8:	e01d      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 80016ba:	2301      	movs	r3, #1
 80016bc:	e01b      	b.n	80016f6 <HAL_GPIO_Init+0x26a>
 80016be:	bf00      	nop
 80016c0:	58000080 	.word	0x58000080
 80016c4:	58024400 	.word	0x58024400
 80016c8:	58000400 	.word	0x58000400
 80016cc:	58020000 	.word	0x58020000
 80016d0:	58020400 	.word	0x58020400
 80016d4:	58020800 	.word	0x58020800
 80016d8:	58020c00 	.word	0x58020c00
 80016dc:	58021000 	.word	0x58021000
 80016e0:	58021400 	.word	0x58021400
 80016e4:	58021800 	.word	0x58021800
 80016e8:	58021c00 	.word	0x58021c00
 80016ec:	58022000 	.word	0x58022000
 80016f0:	58022400 	.word	0x58022400
 80016f4:	2300      	movs	r3, #0
 80016f6:	69fa      	ldr	r2, [r7, #28]
 80016f8:	f002 0203 	and.w	r2, r2, #3
 80016fc:	0092      	lsls	r2, r2, #2
 80016fe:	4093      	lsls	r3, r2
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4313      	orrs	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001706:	4938      	ldr	r1, [pc, #224]	@ (80017e8 <HAL_GPIO_Init+0x35c>)
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	089b      	lsrs	r3, r3, #2
 800170c:	3302      	adds	r3, #2
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001714:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	43db      	mvns	r3, r3
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4013      	ands	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d003      	beq.n	800173a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	4313      	orrs	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800173a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001742:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	43db      	mvns	r3, r3
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	4013      	ands	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	4313      	orrs	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001768:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	43db      	mvns	r3, r3
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4013      	ands	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d003      	beq.n	8001794 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	4313      	orrs	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	43db      	mvns	r3, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4013      	ands	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d003      	beq.n	80017be <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	3301      	adds	r3, #1
 80017c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	fa22 f303 	lsr.w	r3, r2, r3
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	f47f ae63 	bne.w	80014a0 <HAL_GPIO_Init+0x14>
  }
}
 80017da:	bf00      	nop
 80017dc:	bf00      	nop
 80017de:	3724      	adds	r7, #36	@ 0x24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	58000400 	.word	0x58000400

080017ec <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80017f4:	4b29      	ldr	r3, [pc, #164]	@ (800189c <HAL_PWREx_ConfigSupply+0xb0>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	2b06      	cmp	r3, #6
 80017fe:	d00a      	beq.n	8001816 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001800:	4b26      	ldr	r3, [pc, #152]	@ (800189c <HAL_PWREx_ConfigSupply+0xb0>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	429a      	cmp	r2, r3
 800180c:	d001      	beq.n	8001812 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e040      	b.n	8001894 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	e03e      	b.n	8001894 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001816:	4b21      	ldr	r3, [pc, #132]	@ (800189c <HAL_PWREx_ConfigSupply+0xb0>)
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800181e:	491f      	ldr	r1, [pc, #124]	@ (800189c <HAL_PWREx_ConfigSupply+0xb0>)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4313      	orrs	r3, r2
 8001824:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001826:	f7ff fd35 	bl	8001294 <HAL_GetTick>
 800182a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800182c:	e009      	b.n	8001842 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800182e:	f7ff fd31 	bl	8001294 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800183c:	d901      	bls.n	8001842 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e028      	b.n	8001894 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001842:	4b16      	ldr	r3, [pc, #88]	@ (800189c <HAL_PWREx_ConfigSupply+0xb0>)
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800184a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800184e:	d1ee      	bne.n	800182e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b1e      	cmp	r3, #30
 8001854:	d008      	beq.n	8001868 <HAL_PWREx_ConfigSupply+0x7c>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b2e      	cmp	r3, #46	@ 0x2e
 800185a:	d005      	beq.n	8001868 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b1d      	cmp	r3, #29
 8001860:	d002      	beq.n	8001868 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b2d      	cmp	r3, #45	@ 0x2d
 8001866:	d114      	bne.n	8001892 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001868:	f7ff fd14 	bl	8001294 <HAL_GetTick>
 800186c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800186e:	e009      	b.n	8001884 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001870:	f7ff fd10 	bl	8001294 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800187e:	d901      	bls.n	8001884 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e007      	b.n	8001894 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001884:	4b05      	ldr	r3, [pc, #20]	@ (800189c <HAL_PWREx_ConfigSupply+0xb0>)
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800188c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001890:	d1ee      	bne.n	8001870 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001892:	2300      	movs	r3, #0
}
 8001894:	4618      	mov	r0, r3
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	58024800 	.word	0x58024800

080018a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08c      	sub	sp, #48	@ 0x30
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d102      	bne.n	80018b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	f000 bc48 	b.w	8002144 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0301 	and.w	r3, r3, #1
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 8088 	beq.w	80019d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018c2:	4b99      	ldr	r3, [pc, #612]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018cc:	4b96      	ldr	r3, [pc, #600]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 80018ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80018d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d4:	2b10      	cmp	r3, #16
 80018d6:	d007      	beq.n	80018e8 <HAL_RCC_OscConfig+0x48>
 80018d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018da:	2b18      	cmp	r3, #24
 80018dc:	d111      	bne.n	8001902 <HAL_RCC_OscConfig+0x62>
 80018de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d10c      	bne.n	8001902 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e8:	4b8f      	ldr	r3, [pc, #572]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d06d      	beq.n	80019d0 <HAL_RCC_OscConfig+0x130>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d169      	bne.n	80019d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	f000 bc21 	b.w	8002144 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800190a:	d106      	bne.n	800191a <HAL_RCC_OscConfig+0x7a>
 800190c:	4b86      	ldr	r3, [pc, #536]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a85      	ldr	r2, [pc, #532]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001912:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	e02e      	b.n	8001978 <HAL_RCC_OscConfig+0xd8>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d10c      	bne.n	800193c <HAL_RCC_OscConfig+0x9c>
 8001922:	4b81      	ldr	r3, [pc, #516]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a80      	ldr	r2, [pc, #512]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800192c:	6013      	str	r3, [r2, #0]
 800192e:	4b7e      	ldr	r3, [pc, #504]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a7d      	ldr	r2, [pc, #500]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001934:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001938:	6013      	str	r3, [r2, #0]
 800193a:	e01d      	b.n	8001978 <HAL_RCC_OscConfig+0xd8>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001944:	d10c      	bne.n	8001960 <HAL_RCC_OscConfig+0xc0>
 8001946:	4b78      	ldr	r3, [pc, #480]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a77      	ldr	r2, [pc, #476]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 800194c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	4b75      	ldr	r3, [pc, #468]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a74      	ldr	r2, [pc, #464]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	e00b      	b.n	8001978 <HAL_RCC_OscConfig+0xd8>
 8001960:	4b71      	ldr	r3, [pc, #452]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a70      	ldr	r2, [pc, #448]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001966:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	4b6e      	ldr	r3, [pc, #440]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a6d      	ldr	r2, [pc, #436]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001972:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001976:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d013      	beq.n	80019a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001980:	f7ff fc88 	bl	8001294 <HAL_GetTick>
 8001984:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001986:	e008      	b.n	800199a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001988:	f7ff fc84 	bl	8001294 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b64      	cmp	r3, #100	@ 0x64
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e3d4      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800199a:	4b63      	ldr	r3, [pc, #396]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d0f0      	beq.n	8001988 <HAL_RCC_OscConfig+0xe8>
 80019a6:	e014      	b.n	80019d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a8:	f7ff fc74 	bl	8001294 <HAL_GetTick>
 80019ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019ae:	e008      	b.n	80019c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019b0:	f7ff fc70 	bl	8001294 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	2b64      	cmp	r3, #100	@ 0x64
 80019bc:	d901      	bls.n	80019c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e3c0      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019c2:	4b59      	ldr	r3, [pc, #356]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1f0      	bne.n	80019b0 <HAL_RCC_OscConfig+0x110>
 80019ce:	e000      	b.n	80019d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 80ca 	beq.w	8001b74 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019e0:	4b51      	ldr	r3, [pc, #324]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 80019e2:	691b      	ldr	r3, [r3, #16]
 80019e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80019e8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80019ea:	4b4f      	ldr	r3, [pc, #316]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 80019ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ee:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80019f0:	6a3b      	ldr	r3, [r7, #32]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d007      	beq.n	8001a06 <HAL_RCC_OscConfig+0x166>
 80019f6:	6a3b      	ldr	r3, [r7, #32]
 80019f8:	2b18      	cmp	r3, #24
 80019fa:	d156      	bne.n	8001aaa <HAL_RCC_OscConfig+0x20a>
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d151      	bne.n	8001aaa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a06:	4b48      	ldr	r3, [pc, #288]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d005      	beq.n	8001a1e <HAL_RCC_OscConfig+0x17e>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d101      	bne.n	8001a1e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e392      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a1e:	4b42      	ldr	r3, [pc, #264]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f023 0219 	bic.w	r2, r3, #25
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	493f      	ldr	r1, [pc, #252]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a30:	f7ff fc30 	bl	8001294 <HAL_GetTick>
 8001a34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a38:	f7ff fc2c 	bl	8001294 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e37c      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a4a:	4b37      	ldr	r3, [pc, #220]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0f0      	beq.n	8001a38 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a56:	f7ff fc29 	bl	80012ac <HAL_GetREVID>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d817      	bhi.n	8001a94 <HAL_RCC_OscConfig+0x1f4>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	691b      	ldr	r3, [r3, #16]
 8001a68:	2b40      	cmp	r3, #64	@ 0x40
 8001a6a:	d108      	bne.n	8001a7e <HAL_RCC_OscConfig+0x1de>
 8001a6c:	4b2e      	ldr	r3, [pc, #184]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001a74:	4a2c      	ldr	r2, [pc, #176]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a7a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a7c:	e07a      	b.n	8001b74 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	031b      	lsls	r3, r3, #12
 8001a8c:	4926      	ldr	r1, [pc, #152]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a92:	e06f      	b.n	8001b74 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a94:	4b24      	ldr	r3, [pc, #144]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	691b      	ldr	r3, [r3, #16]
 8001aa0:	061b      	lsls	r3, r3, #24
 8001aa2:	4921      	ldr	r1, [pc, #132]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aa8:	e064      	b.n	8001b74 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d047      	beq.n	8001b42 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f023 0219 	bic.w	r2, r3, #25
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	491a      	ldr	r1, [pc, #104]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac4:	f7ff fbe6 	bl	8001294 <HAL_GetTick>
 8001ac8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001acc:	f7ff fbe2 	bl	8001294 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e332      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ade:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d0f0      	beq.n	8001acc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aea:	f7ff fbdf 	bl	80012ac <HAL_GetREVID>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d819      	bhi.n	8001b2c <HAL_RCC_OscConfig+0x28c>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	691b      	ldr	r3, [r3, #16]
 8001afc:	2b40      	cmp	r3, #64	@ 0x40
 8001afe:	d108      	bne.n	8001b12 <HAL_RCC_OscConfig+0x272>
 8001b00:	4b09      	ldr	r3, [pc, #36]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001b08:	4a07      	ldr	r2, [pc, #28]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001b0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b0e:	6053      	str	r3, [r2, #4]
 8001b10:	e030      	b.n	8001b74 <HAL_RCC_OscConfig+0x2d4>
 8001b12:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	031b      	lsls	r3, r3, #12
 8001b20:	4901      	ldr	r1, [pc, #4]	@ (8001b28 <HAL_RCC_OscConfig+0x288>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	604b      	str	r3, [r1, #4]
 8001b26:	e025      	b.n	8001b74 <HAL_RCC_OscConfig+0x2d4>
 8001b28:	58024400 	.word	0x58024400
 8001b2c:	4b9a      	ldr	r3, [pc, #616]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	061b      	lsls	r3, r3, #24
 8001b3a:	4997      	ldr	r1, [pc, #604]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	604b      	str	r3, [r1, #4]
 8001b40:	e018      	b.n	8001b74 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b42:	4b95      	ldr	r3, [pc, #596]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a94      	ldr	r2, [pc, #592]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001b48:	f023 0301 	bic.w	r3, r3, #1
 8001b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4e:	f7ff fba1 	bl	8001294 <HAL_GetTick>
 8001b52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b56:	f7ff fb9d 	bl	8001294 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e2ed      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b68:	4b8b      	ldr	r3, [pc, #556]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1f0      	bne.n	8001b56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0310 	and.w	r3, r3, #16
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 80a9 	beq.w	8001cd4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b82:	4b85      	ldr	r3, [pc, #532]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b8a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b8c:	4b82      	ldr	r3, [pc, #520]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b90:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	2b08      	cmp	r3, #8
 8001b96:	d007      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x308>
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	2b18      	cmp	r3, #24
 8001b9c:	d13a      	bne.n	8001c14 <HAL_RCC_OscConfig+0x374>
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f003 0303 	and.w	r3, r3, #3
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d135      	bne.n	8001c14 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ba8:	4b7b      	ldr	r3, [pc, #492]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d005      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x320>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	2b80      	cmp	r3, #128	@ 0x80
 8001bba:	d001      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e2c1      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bc0:	f7ff fb74 	bl	80012ac <HAL_GetREVID>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d817      	bhi.n	8001bfe <HAL_RCC_OscConfig+0x35e>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	2b20      	cmp	r3, #32
 8001bd4:	d108      	bne.n	8001be8 <HAL_RCC_OscConfig+0x348>
 8001bd6:	4b70      	ldr	r3, [pc, #448]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001bde:	4a6e      	ldr	r2, [pc, #440]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001be0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001be4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001be6:	e075      	b.n	8001cd4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001be8:	4b6b      	ldr	r3, [pc, #428]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	069b      	lsls	r3, r3, #26
 8001bf6:	4968      	ldr	r1, [pc, #416]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001bfc:	e06a      	b.n	8001cd4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bfe:	4b66      	ldr	r3, [pc, #408]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	061b      	lsls	r3, r3, #24
 8001c0c:	4962      	ldr	r1, [pc, #392]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c12:	e05f      	b.n	8001cd4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d042      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001c1c:	4b5e      	ldr	r3, [pc, #376]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a5d      	ldr	r2, [pc, #372]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c28:	f7ff fb34 	bl	8001294 <HAL_GetTick>
 8001c2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001c30:	f7ff fb30 	bl	8001294 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e280      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c42:	4b55      	ldr	r3, [pc, #340]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d0f0      	beq.n	8001c30 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c4e:	f7ff fb2d 	bl	80012ac <HAL_GetREVID>
 8001c52:	4603      	mov	r3, r0
 8001c54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d817      	bhi.n	8001c8c <HAL_RCC_OscConfig+0x3ec>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	2b20      	cmp	r3, #32
 8001c62:	d108      	bne.n	8001c76 <HAL_RCC_OscConfig+0x3d6>
 8001c64:	4b4c      	ldr	r3, [pc, #304]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001c6c:	4a4a      	ldr	r2, [pc, #296]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001c72:	6053      	str	r3, [r2, #4]
 8001c74:	e02e      	b.n	8001cd4 <HAL_RCC_OscConfig+0x434>
 8001c76:	4b48      	ldr	r3, [pc, #288]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	069b      	lsls	r3, r3, #26
 8001c84:	4944      	ldr	r1, [pc, #272]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	604b      	str	r3, [r1, #4]
 8001c8a:	e023      	b.n	8001cd4 <HAL_RCC_OscConfig+0x434>
 8001c8c:	4b42      	ldr	r3, [pc, #264]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	061b      	lsls	r3, r3, #24
 8001c9a:	493f      	ldr	r1, [pc, #252]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	60cb      	str	r3, [r1, #12]
 8001ca0:	e018      	b.n	8001cd4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a3c      	ldr	r2, [pc, #240]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001ca8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cae:	f7ff faf1 	bl	8001294 <HAL_GetTick>
 8001cb2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001cb6:	f7ff faed 	bl	8001294 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e23d      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001cc8:	4b33      	ldr	r3, [pc, #204]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1f0      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0308 	and.w	r3, r3, #8
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d036      	beq.n	8001d4e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	695b      	ldr	r3, [r3, #20]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d019      	beq.n	8001d1c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cec:	4a2a      	ldr	r2, [pc, #168]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf4:	f7ff face 	bl	8001294 <HAL_GetTick>
 8001cf8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cfc:	f7ff faca 	bl	8001294 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e21a      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d0e:	4b22      	ldr	r3, [pc, #136]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f0      	beq.n	8001cfc <HAL_RCC_OscConfig+0x45c>
 8001d1a:	e018      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001d1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d20:	4a1d      	ldr	r2, [pc, #116]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001d22:	f023 0301 	bic.w	r3, r3, #1
 8001d26:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d28:	f7ff fab4 	bl	8001294 <HAL_GetTick>
 8001d2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d30:	f7ff fab0 	bl	8001294 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e200      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d42:	4b15      	ldr	r3, [pc, #84]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d1f0      	bne.n	8001d30 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0320 	and.w	r3, r3, #32
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d039      	beq.n	8001dce <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d01c      	beq.n	8001d9c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d62:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a0c      	ldr	r2, [pc, #48]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001d68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d6c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d6e:	f7ff fa91 	bl	8001294 <HAL_GetTick>
 8001d72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d74:	e008      	b.n	8001d88 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d76:	f7ff fa8d 	bl	8001294 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e1dd      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d88:	4b03      	ldr	r3, [pc, #12]	@ (8001d98 <HAL_RCC_OscConfig+0x4f8>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d0f0      	beq.n	8001d76 <HAL_RCC_OscConfig+0x4d6>
 8001d94:	e01b      	b.n	8001dce <HAL_RCC_OscConfig+0x52e>
 8001d96:	bf00      	nop
 8001d98:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d9c:	4b9b      	ldr	r3, [pc, #620]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a9a      	ldr	r2, [pc, #616]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001da2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001da6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001da8:	f7ff fa74 	bl	8001294 <HAL_GetTick>
 8001dac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001db0:	f7ff fa70 	bl	8001294 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e1c0      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001dc2:	4b92      	ldr	r3, [pc, #584]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1f0      	bne.n	8001db0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0304 	and.w	r3, r3, #4
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f000 8081 	beq.w	8001ede <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001ddc:	4b8c      	ldr	r3, [pc, #560]	@ (8002010 <HAL_RCC_OscConfig+0x770>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a8b      	ldr	r2, [pc, #556]	@ (8002010 <HAL_RCC_OscConfig+0x770>)
 8001de2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001de8:	f7ff fa54 	bl	8001294 <HAL_GetTick>
 8001dec:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df0:	f7ff fa50 	bl	8001294 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b64      	cmp	r3, #100	@ 0x64
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e1a0      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e02:	4b83      	ldr	r3, [pc, #524]	@ (8002010 <HAL_RCC_OscConfig+0x770>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0f0      	beq.n	8001df0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d106      	bne.n	8001e24 <HAL_RCC_OscConfig+0x584>
 8001e16:	4b7d      	ldr	r3, [pc, #500]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e1a:	4a7c      	ldr	r2, [pc, #496]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e22:	e02d      	b.n	8001e80 <HAL_RCC_OscConfig+0x5e0>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10c      	bne.n	8001e46 <HAL_RCC_OscConfig+0x5a6>
 8001e2c:	4b77      	ldr	r3, [pc, #476]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e30:	4a76      	ldr	r2, [pc, #472]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e32:	f023 0301 	bic.w	r3, r3, #1
 8001e36:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e38:	4b74      	ldr	r3, [pc, #464]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e3c:	4a73      	ldr	r2, [pc, #460]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e3e:	f023 0304 	bic.w	r3, r3, #4
 8001e42:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e44:	e01c      	b.n	8001e80 <HAL_RCC_OscConfig+0x5e0>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b05      	cmp	r3, #5
 8001e4c:	d10c      	bne.n	8001e68 <HAL_RCC_OscConfig+0x5c8>
 8001e4e:	4b6f      	ldr	r3, [pc, #444]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e52:	4a6e      	ldr	r2, [pc, #440]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e54:	f043 0304 	orr.w	r3, r3, #4
 8001e58:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e5a:	4b6c      	ldr	r3, [pc, #432]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5e:	4a6b      	ldr	r2, [pc, #428]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e66:	e00b      	b.n	8001e80 <HAL_RCC_OscConfig+0x5e0>
 8001e68:	4b68      	ldr	r3, [pc, #416]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e6c:	4a67      	ldr	r2, [pc, #412]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e6e:	f023 0301 	bic.w	r3, r3, #1
 8001e72:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e74:	4b65      	ldr	r3, [pc, #404]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e78:	4a64      	ldr	r2, [pc, #400]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001e7a:	f023 0304 	bic.w	r3, r3, #4
 8001e7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d015      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e88:	f7ff fa04 	bl	8001294 <HAL_GetTick>
 8001e8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e8e:	e00a      	b.n	8001ea6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e90:	f7ff fa00 	bl	8001294 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e14e      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ea6:	4b59      	ldr	r3, [pc, #356]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0ee      	beq.n	8001e90 <HAL_RCC_OscConfig+0x5f0>
 8001eb2:	e014      	b.n	8001ede <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb4:	f7ff f9ee 	bl	8001294 <HAL_GetTick>
 8001eb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001eba:	e00a      	b.n	8001ed2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebc:	f7ff f9ea 	bl	8001294 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e138      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ed2:	4b4e      	ldr	r3, [pc, #312]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1ee      	bne.n	8001ebc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 812d 	beq.w	8002142 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001ee8:	4b48      	ldr	r3, [pc, #288]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001ef0:	2b18      	cmp	r3, #24
 8001ef2:	f000 80bd 	beq.w	8002070 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	f040 809e 	bne.w	800203c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f00:	4b42      	ldr	r3, [pc, #264]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a41      	ldr	r2, [pc, #260]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0c:	f7ff f9c2 	bl	8001294 <HAL_GetTick>
 8001f10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f14:	f7ff f9be 	bl	8001294 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e10e      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f26:	4b39      	ldr	r3, [pc, #228]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f32:	4b36      	ldr	r3, [pc, #216]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f36:	4b37      	ldr	r3, [pc, #220]	@ (8002014 <HAL_RCC_OscConfig+0x774>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001f42:	0112      	lsls	r2, r2, #4
 8001f44:	430a      	orrs	r2, r1
 8001f46:	4931      	ldr	r1, [pc, #196]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	628b      	str	r3, [r1, #40]	@ 0x28
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f50:	3b01      	subs	r3, #1
 8001f52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	025b      	lsls	r3, r3, #9
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	431a      	orrs	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f66:	3b01      	subs	r3, #1
 8001f68:	041b      	lsls	r3, r3, #16
 8001f6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f74:	3b01      	subs	r3, #1
 8001f76:	061b      	lsls	r3, r3, #24
 8001f78:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001f7c:	4923      	ldr	r1, [pc, #140]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001f82:	4b22      	ldr	r3, [pc, #136]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f86:	4a21      	ldr	r2, [pc, #132]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f88:	f023 0301 	bic.w	r3, r3, #1
 8001f8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f92:	4b21      	ldr	r3, [pc, #132]	@ (8002018 <HAL_RCC_OscConfig+0x778>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f9a:	00d2      	lsls	r2, r2, #3
 8001f9c:	491b      	ldr	r1, [pc, #108]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa6:	f023 020c 	bic.w	r2, r3, #12
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	4917      	ldr	r1, [pc, #92]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001fb4:	4b15      	ldr	r3, [pc, #84]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb8:	f023 0202 	bic.w	r2, r3, #2
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc0:	4912      	ldr	r1, [pc, #72]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001fc6:	4b11      	ldr	r3, [pc, #68]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fca:	4a10      	ldr	r2, [pc, #64]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd6:	4a0d      	ldr	r2, [pc, #52]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001fde:	4b0b      	ldr	r3, [pc, #44]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fe8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001fea:	4b08      	ldr	r3, [pc, #32]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fee:	4a07      	ldr	r2, [pc, #28]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ff6:	4b05      	ldr	r3, [pc, #20]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a04      	ldr	r2, [pc, #16]	@ (800200c <HAL_RCC_OscConfig+0x76c>)
 8001ffc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002002:	f7ff f947 	bl	8001294 <HAL_GetTick>
 8002006:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002008:	e011      	b.n	800202e <HAL_RCC_OscConfig+0x78e>
 800200a:	bf00      	nop
 800200c:	58024400 	.word	0x58024400
 8002010:	58024800 	.word	0x58024800
 8002014:	fffffc0c 	.word	0xfffffc0c
 8002018:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800201c:	f7ff f93a 	bl	8001294 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e08a      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800202e:	4b47      	ldr	r3, [pc, #284]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f0      	beq.n	800201c <HAL_RCC_OscConfig+0x77c>
 800203a:	e082      	b.n	8002142 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203c:	4b43      	ldr	r3, [pc, #268]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a42      	ldr	r2, [pc, #264]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002042:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002046:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002048:	f7ff f924 	bl	8001294 <HAL_GetTick>
 800204c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800204e:	e008      	b.n	8002062 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002050:	f7ff f920 	bl	8001294 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e070      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002062:	4b3a      	ldr	r3, [pc, #232]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f0      	bne.n	8002050 <HAL_RCC_OscConfig+0x7b0>
 800206e:	e068      	b.n	8002142 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002070:	4b36      	ldr	r3, [pc, #216]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002074:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002076:	4b35      	ldr	r3, [pc, #212]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002080:	2b01      	cmp	r3, #1
 8002082:	d031      	beq.n	80020e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f003 0203 	and.w	r2, r3, #3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800208e:	429a      	cmp	r2, r3
 8002090:	d12a      	bne.n	80020e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	091b      	lsrs	r3, r3, #4
 8002096:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800209e:	429a      	cmp	r2, r3
 80020a0:	d122      	bne.n	80020e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d11a      	bne.n	80020e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	0a5b      	lsrs	r3, r3, #9
 80020b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020be:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d111      	bne.n	80020e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	0c1b      	lsrs	r3, r3, #16
 80020c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d108      	bne.n	80020e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	0e1b      	lsrs	r3, r3, #24
 80020da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020e2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d001      	beq.n	80020ec <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e02b      	b.n	8002144 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80020ec:	4b17      	ldr	r3, [pc, #92]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 80020ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f0:	08db      	lsrs	r3, r3, #3
 80020f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80020f6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d01f      	beq.n	8002142 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002102:	4b12      	ldr	r3, [pc, #72]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002106:	4a11      	ldr	r2, [pc, #68]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002108:	f023 0301 	bic.w	r3, r3, #1
 800210c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800210e:	f7ff f8c1 	bl	8001294 <HAL_GetTick>
 8002112:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002114:	bf00      	nop
 8002116:	f7ff f8bd 	bl	8001294 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	4293      	cmp	r3, r2
 8002120:	d0f9      	beq.n	8002116 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002122:	4b0a      	ldr	r3, [pc, #40]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002124:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002126:	4b0a      	ldr	r3, [pc, #40]	@ (8002150 <HAL_RCC_OscConfig+0x8b0>)
 8002128:	4013      	ands	r3, r2
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800212e:	00d2      	lsls	r2, r2, #3
 8002130:	4906      	ldr	r1, [pc, #24]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002132:	4313      	orrs	r3, r2
 8002134:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002136:	4b05      	ldr	r3, [pc, #20]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 8002138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800213a:	4a04      	ldr	r2, [pc, #16]	@ (800214c <HAL_RCC_OscConfig+0x8ac>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3730      	adds	r7, #48	@ 0x30
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	58024400 	.word	0x58024400
 8002150:	ffff0007 	.word	0xffff0007

08002154 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e19c      	b.n	80024a2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002168:	4b8a      	ldr	r3, [pc, #552]	@ (8002394 <HAL_RCC_ClockConfig+0x240>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 030f 	and.w	r3, r3, #15
 8002170:	683a      	ldr	r2, [r7, #0]
 8002172:	429a      	cmp	r2, r3
 8002174:	d910      	bls.n	8002198 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002176:	4b87      	ldr	r3, [pc, #540]	@ (8002394 <HAL_RCC_ClockConfig+0x240>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f023 020f 	bic.w	r2, r3, #15
 800217e:	4985      	ldr	r1, [pc, #532]	@ (8002394 <HAL_RCC_ClockConfig+0x240>)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	4313      	orrs	r3, r2
 8002184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002186:	4b83      	ldr	r3, [pc, #524]	@ (8002394 <HAL_RCC_ClockConfig+0x240>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 030f 	and.w	r3, r3, #15
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	429a      	cmp	r2, r3
 8002192:	d001      	beq.n	8002198 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e184      	b.n	80024a2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0304 	and.w	r3, r3, #4
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d010      	beq.n	80021c6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691a      	ldr	r2, [r3, #16]
 80021a8:	4b7b      	ldr	r3, [pc, #492]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d908      	bls.n	80021c6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80021b4:	4b78      	ldr	r3, [pc, #480]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	4975      	ldr	r1, [pc, #468]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0308 	and.w	r3, r3, #8
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d010      	beq.n	80021f4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	695a      	ldr	r2, [r3, #20]
 80021d6:	4b70      	ldr	r3, [pc, #448]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021de:	429a      	cmp	r2, r3
 80021e0:	d908      	bls.n	80021f4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80021e2:	4b6d      	ldr	r3, [pc, #436]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	496a      	ldr	r1, [pc, #424]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0310 	and.w	r3, r3, #16
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d010      	beq.n	8002222 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	699a      	ldr	r2, [r3, #24]
 8002204:	4b64      	ldr	r3, [pc, #400]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800220c:	429a      	cmp	r2, r3
 800220e:	d908      	bls.n	8002222 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002210:	4b61      	ldr	r3, [pc, #388]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	495e      	ldr	r1, [pc, #376]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 800221e:	4313      	orrs	r3, r2
 8002220:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0320 	and.w	r3, r3, #32
 800222a:	2b00      	cmp	r3, #0
 800222c:	d010      	beq.n	8002250 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	69da      	ldr	r2, [r3, #28]
 8002232:	4b59      	ldr	r3, [pc, #356]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002234:	6a1b      	ldr	r3, [r3, #32]
 8002236:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800223a:	429a      	cmp	r2, r3
 800223c:	d908      	bls.n	8002250 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800223e:	4b56      	ldr	r3, [pc, #344]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002240:	6a1b      	ldr	r3, [r3, #32]
 8002242:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	4953      	ldr	r1, [pc, #332]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 800224c:	4313      	orrs	r3, r2
 800224e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d010      	beq.n	800227e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68da      	ldr	r2, [r3, #12]
 8002260:	4b4d      	ldr	r3, [pc, #308]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	f003 030f 	and.w	r3, r3, #15
 8002268:	429a      	cmp	r2, r3
 800226a:	d908      	bls.n	800227e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800226c:	4b4a      	ldr	r3, [pc, #296]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	f023 020f 	bic.w	r2, r3, #15
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	4947      	ldr	r1, [pc, #284]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 800227a:	4313      	orrs	r3, r2
 800227c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d055      	beq.n	8002336 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800228a:	4b43      	ldr	r3, [pc, #268]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	4940      	ldr	r1, [pc, #256]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002298:	4313      	orrs	r3, r2
 800229a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d107      	bne.n	80022b4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d121      	bne.n	80022f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e0f6      	b.n	80024a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b03      	cmp	r3, #3
 80022ba:	d107      	bne.n	80022cc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022bc:	4b36      	ldr	r3, [pc, #216]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d115      	bne.n	80022f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0ea      	b.n	80024a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d107      	bne.n	80022e4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80022d4:	4b30      	ldr	r3, [pc, #192]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d109      	bne.n	80022f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e0de      	b.n	80024a2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0304 	and.w	r3, r3, #4
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e0d6      	b.n	80024a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022f4:	4b28      	ldr	r3, [pc, #160]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	f023 0207 	bic.w	r2, r3, #7
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	4925      	ldr	r1, [pc, #148]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002302:	4313      	orrs	r3, r2
 8002304:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002306:	f7fe ffc5 	bl	8001294 <HAL_GetTick>
 800230a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230c:	e00a      	b.n	8002324 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800230e:	f7fe ffc1 	bl	8001294 <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	f241 3288 	movw	r2, #5000	@ 0x1388
 800231c:	4293      	cmp	r3, r2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e0be      	b.n	80024a2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002324:	4b1c      	ldr	r3, [pc, #112]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	00db      	lsls	r3, r3, #3
 8002332:	429a      	cmp	r2, r3
 8002334:	d1eb      	bne.n	800230e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d010      	beq.n	8002364 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	4b14      	ldr	r3, [pc, #80]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	429a      	cmp	r2, r3
 8002350:	d208      	bcs.n	8002364 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002352:	4b11      	ldr	r3, [pc, #68]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	f023 020f 	bic.w	r2, r3, #15
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	490e      	ldr	r1, [pc, #56]	@ (8002398 <HAL_RCC_ClockConfig+0x244>)
 8002360:	4313      	orrs	r3, r2
 8002362:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002364:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <HAL_RCC_ClockConfig+0x240>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 030f 	and.w	r3, r3, #15
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	429a      	cmp	r2, r3
 8002370:	d214      	bcs.n	800239c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002372:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <HAL_RCC_ClockConfig+0x240>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f023 020f 	bic.w	r2, r3, #15
 800237a:	4906      	ldr	r1, [pc, #24]	@ (8002394 <HAL_RCC_ClockConfig+0x240>)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	4313      	orrs	r3, r2
 8002380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002382:	4b04      	ldr	r3, [pc, #16]	@ (8002394 <HAL_RCC_ClockConfig+0x240>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d005      	beq.n	800239c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e086      	b.n	80024a2 <HAL_RCC_ClockConfig+0x34e>
 8002394:	52002000 	.word	0x52002000
 8002398:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d010      	beq.n	80023ca <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	691a      	ldr	r2, [r3, #16]
 80023ac:	4b3f      	ldr	r3, [pc, #252]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d208      	bcs.n	80023ca <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80023b8:	4b3c      	ldr	r3, [pc, #240]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	4939      	ldr	r1, [pc, #228]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0308 	and.w	r3, r3, #8
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d010      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	695a      	ldr	r2, [r3, #20]
 80023da:	4b34      	ldr	r3, [pc, #208]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d208      	bcs.n	80023f8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80023e6:	4b31      	ldr	r3, [pc, #196]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	492e      	ldr	r1, [pc, #184]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0310 	and.w	r3, r3, #16
 8002400:	2b00      	cmp	r3, #0
 8002402:	d010      	beq.n	8002426 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	699a      	ldr	r2, [r3, #24]
 8002408:	4b28      	ldr	r3, [pc, #160]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 800240a:	69db      	ldr	r3, [r3, #28]
 800240c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002410:	429a      	cmp	r2, r3
 8002412:	d208      	bcs.n	8002426 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002414:	4b25      	ldr	r3, [pc, #148]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	4922      	ldr	r1, [pc, #136]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 8002422:	4313      	orrs	r3, r2
 8002424:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0320 	and.w	r3, r3, #32
 800242e:	2b00      	cmp	r3, #0
 8002430:	d010      	beq.n	8002454 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69da      	ldr	r2, [r3, #28]
 8002436:	4b1d      	ldr	r3, [pc, #116]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 8002438:	6a1b      	ldr	r3, [r3, #32]
 800243a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800243e:	429a      	cmp	r2, r3
 8002440:	d208      	bcs.n	8002454 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002442:	4b1a      	ldr	r3, [pc, #104]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	4917      	ldr	r1, [pc, #92]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 8002450:	4313      	orrs	r3, r2
 8002452:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002454:	f000 f834 	bl	80024c0 <HAL_RCC_GetSysClockFreq>
 8002458:	4602      	mov	r2, r0
 800245a:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	0a1b      	lsrs	r3, r3, #8
 8002460:	f003 030f 	and.w	r3, r3, #15
 8002464:	4912      	ldr	r1, [pc, #72]	@ (80024b0 <HAL_RCC_ClockConfig+0x35c>)
 8002466:	5ccb      	ldrb	r3, [r1, r3]
 8002468:	f003 031f 	and.w	r3, r3, #31
 800246c:	fa22 f303 	lsr.w	r3, r2, r3
 8002470:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002472:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <HAL_RCC_ClockConfig+0x358>)
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	f003 030f 	and.w	r3, r3, #15
 800247a:	4a0d      	ldr	r2, [pc, #52]	@ (80024b0 <HAL_RCC_ClockConfig+0x35c>)
 800247c:	5cd3      	ldrb	r3, [r2, r3]
 800247e:	f003 031f 	and.w	r3, r3, #31
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	fa22 f303 	lsr.w	r3, r2, r3
 8002488:	4a0a      	ldr	r2, [pc, #40]	@ (80024b4 <HAL_RCC_ClockConfig+0x360>)
 800248a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800248c:	4a0a      	ldr	r2, [pc, #40]	@ (80024b8 <HAL_RCC_ClockConfig+0x364>)
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002492:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <HAL_RCC_ClockConfig+0x368>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f7fe feb2 	bl	8001200 <HAL_InitTick>
 800249c:	4603      	mov	r3, r0
 800249e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	58024400 	.word	0x58024400
 80024b0:	0800844c 	.word	0x0800844c
 80024b4:	24000004 	.word	0x24000004
 80024b8:	24000000 	.word	0x24000000
 80024bc:	24000010 	.word	0x24000010

080024c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b089      	sub	sp, #36	@ 0x24
 80024c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024c6:	4bb3      	ldr	r3, [pc, #716]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024ce:	2b18      	cmp	r3, #24
 80024d0:	f200 8155 	bhi.w	800277e <HAL_RCC_GetSysClockFreq+0x2be>
 80024d4:	a201      	add	r2, pc, #4	@ (adr r2, 80024dc <HAL_RCC_GetSysClockFreq+0x1c>)
 80024d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024da:	bf00      	nop
 80024dc:	08002541 	.word	0x08002541
 80024e0:	0800277f 	.word	0x0800277f
 80024e4:	0800277f 	.word	0x0800277f
 80024e8:	0800277f 	.word	0x0800277f
 80024ec:	0800277f 	.word	0x0800277f
 80024f0:	0800277f 	.word	0x0800277f
 80024f4:	0800277f 	.word	0x0800277f
 80024f8:	0800277f 	.word	0x0800277f
 80024fc:	08002567 	.word	0x08002567
 8002500:	0800277f 	.word	0x0800277f
 8002504:	0800277f 	.word	0x0800277f
 8002508:	0800277f 	.word	0x0800277f
 800250c:	0800277f 	.word	0x0800277f
 8002510:	0800277f 	.word	0x0800277f
 8002514:	0800277f 	.word	0x0800277f
 8002518:	0800277f 	.word	0x0800277f
 800251c:	0800256d 	.word	0x0800256d
 8002520:	0800277f 	.word	0x0800277f
 8002524:	0800277f 	.word	0x0800277f
 8002528:	0800277f 	.word	0x0800277f
 800252c:	0800277f 	.word	0x0800277f
 8002530:	0800277f 	.word	0x0800277f
 8002534:	0800277f 	.word	0x0800277f
 8002538:	0800277f 	.word	0x0800277f
 800253c:	08002573 	.word	0x08002573
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002540:	4b94      	ldr	r3, [pc, #592]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0320 	and.w	r3, r3, #32
 8002548:	2b00      	cmp	r3, #0
 800254a:	d009      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800254c:	4b91      	ldr	r3, [pc, #580]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	08db      	lsrs	r3, r3, #3
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	4a90      	ldr	r2, [pc, #576]	@ (8002798 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002558:	fa22 f303 	lsr.w	r3, r2, r3
 800255c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800255e:	e111      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002560:	4b8d      	ldr	r3, [pc, #564]	@ (8002798 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002562:	61bb      	str	r3, [r7, #24]
      break;
 8002564:	e10e      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002566:	4b8d      	ldr	r3, [pc, #564]	@ (800279c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002568:	61bb      	str	r3, [r7, #24]
      break;
 800256a:	e10b      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800256c:	4b8c      	ldr	r3, [pc, #560]	@ (80027a0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800256e:	61bb      	str	r3, [r7, #24]
      break;
 8002570:	e108      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002572:	4b88      	ldr	r3, [pc, #544]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002576:	f003 0303 	and.w	r3, r3, #3
 800257a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800257c:	4b85      	ldr	r3, [pc, #532]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800257e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002580:	091b      	lsrs	r3, r3, #4
 8002582:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002586:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002588:	4b82      	ldr	r3, [pc, #520]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800258a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002592:	4b80      	ldr	r3, [pc, #512]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002596:	08db      	lsrs	r3, r3, #3
 8002598:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	fb02 f303 	mul.w	r3, r2, r3
 80025a2:	ee07 3a90 	vmov	s15, r3
 80025a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025aa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 80e1 	beq.w	8002778 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	f000 8083 	beq.w	80026c4 <HAL_RCC_GetSysClockFreq+0x204>
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	f200 80a1 	bhi.w	8002708 <HAL_RCC_GetSysClockFreq+0x248>
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_RCC_GetSysClockFreq+0x114>
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d056      	beq.n	8002680 <HAL_RCC_GetSysClockFreq+0x1c0>
 80025d2:	e099      	b.n	8002708 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025d4:	4b6f      	ldr	r3, [pc, #444]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0320 	and.w	r3, r3, #32
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d02d      	beq.n	800263c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80025e0:	4b6c      	ldr	r3, [pc, #432]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	08db      	lsrs	r3, r3, #3
 80025e6:	f003 0303 	and.w	r3, r3, #3
 80025ea:	4a6b      	ldr	r2, [pc, #428]	@ (8002798 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025ec:	fa22 f303 	lsr.w	r3, r2, r3
 80025f0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	ee07 3a90 	vmov	s15, r3
 80025f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	ee07 3a90 	vmov	s15, r3
 8002602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002606:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800260a:	4b62      	ldr	r3, [pc, #392]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002612:	ee07 3a90 	vmov	s15, r3
 8002616:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800261a:	ed97 6a02 	vldr	s12, [r7, #8]
 800261e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80027a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002622:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002626:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800262a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800262e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002636:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800263a:	e087      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	ee07 3a90 	vmov	s15, r3
 8002642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002646:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80027a8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800264a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800264e:	4b51      	ldr	r3, [pc, #324]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002656:	ee07 3a90 	vmov	s15, r3
 800265a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800265e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002662:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80027a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002666:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800266a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800266e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800267e:	e065      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	ee07 3a90 	vmov	s15, r3
 8002686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800268a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80027ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800268e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002692:	4b40      	ldr	r3, [pc, #256]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800269a:	ee07 3a90 	vmov	s15, r3
 800269e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80026a6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80027a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026c2:	e043      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	ee07 3a90 	vmov	s15, r3
 80026ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026ce:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80027b0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80026d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026d6:	4b2f      	ldr	r3, [pc, #188]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026de:	ee07 3a90 	vmov	s15, r3
 80026e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80026ea:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80027a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002702:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002706:	e021      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	ee07 3a90 	vmov	s15, r3
 800270e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002712:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80027ac <HAL_RCC_GetSysClockFreq+0x2ec>
 8002716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800271a:	4b1e      	ldr	r3, [pc, #120]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002722:	ee07 3a90 	vmov	s15, r3
 8002726:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800272a:	ed97 6a02 	vldr	s12, [r7, #8]
 800272e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80027a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002732:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002736:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800273a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800273e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002746:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800274a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800274c:	4b11      	ldr	r3, [pc, #68]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800274e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002750:	0a5b      	lsrs	r3, r3, #9
 8002752:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002756:	3301      	adds	r3, #1
 8002758:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	ee07 3a90 	vmov	s15, r3
 8002760:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002764:	edd7 6a07 	vldr	s13, [r7, #28]
 8002768:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800276c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002770:	ee17 3a90 	vmov	r3, s15
 8002774:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002776:	e005      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	61bb      	str	r3, [r7, #24]
      break;
 800277c:	e002      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800277e:	4b07      	ldr	r3, [pc, #28]	@ (800279c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002780:	61bb      	str	r3, [r7, #24]
      break;
 8002782:	bf00      	nop
  }

  return sysclockfreq;
 8002784:	69bb      	ldr	r3, [r7, #24]
}
 8002786:	4618      	mov	r0, r3
 8002788:	3724      	adds	r7, #36	@ 0x24
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	58024400 	.word	0x58024400
 8002798:	03d09000 	.word	0x03d09000
 800279c:	003d0900 	.word	0x003d0900
 80027a0:	017d7840 	.word	0x017d7840
 80027a4:	46000000 	.word	0x46000000
 80027a8:	4c742400 	.word	0x4c742400
 80027ac:	4a742400 	.word	0x4a742400
 80027b0:	4bbebc20 	.word	0x4bbebc20

080027b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80027ba:	f7ff fe81 	bl	80024c0 <HAL_RCC_GetSysClockFreq>
 80027be:	4602      	mov	r2, r0
 80027c0:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <HAL_RCC_GetHCLKFreq+0x50>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	0a1b      	lsrs	r3, r3, #8
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	490f      	ldr	r1, [pc, #60]	@ (8002808 <HAL_RCC_GetHCLKFreq+0x54>)
 80027cc:	5ccb      	ldrb	r3, [r1, r3]
 80027ce:	f003 031f 	and.w	r3, r3, #31
 80027d2:	fa22 f303 	lsr.w	r3, r2, r3
 80027d6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80027d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002804 <HAL_RCC_GetHCLKFreq+0x50>)
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	f003 030f 	and.w	r3, r3, #15
 80027e0:	4a09      	ldr	r2, [pc, #36]	@ (8002808 <HAL_RCC_GetHCLKFreq+0x54>)
 80027e2:	5cd3      	ldrb	r3, [r2, r3]
 80027e4:	f003 031f 	and.w	r3, r3, #31
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	fa22 f303 	lsr.w	r3, r2, r3
 80027ee:	4a07      	ldr	r2, [pc, #28]	@ (800280c <HAL_RCC_GetHCLKFreq+0x58>)
 80027f0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80027f2:	4a07      	ldr	r2, [pc, #28]	@ (8002810 <HAL_RCC_GetHCLKFreq+0x5c>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80027f8:	4b04      	ldr	r3, [pc, #16]	@ (800280c <HAL_RCC_GetHCLKFreq+0x58>)
 80027fa:	681b      	ldr	r3, [r3, #0]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	58024400 	.word	0x58024400
 8002808:	0800844c 	.word	0x0800844c
 800280c:	24000004 	.word	0x24000004
 8002810:	24000000 	.word	0x24000000

08002814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002818:	f7ff ffcc 	bl	80027b4 <HAL_RCC_GetHCLKFreq>
 800281c:	4602      	mov	r2, r0
 800281e:	4b06      	ldr	r3, [pc, #24]	@ (8002838 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	091b      	lsrs	r3, r3, #4
 8002824:	f003 0307 	and.w	r3, r3, #7
 8002828:	4904      	ldr	r1, [pc, #16]	@ (800283c <HAL_RCC_GetPCLK1Freq+0x28>)
 800282a:	5ccb      	ldrb	r3, [r1, r3]
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002834:	4618      	mov	r0, r3
 8002836:	bd80      	pop	{r7, pc}
 8002838:	58024400 	.word	0x58024400
 800283c:	0800844c 	.word	0x0800844c

08002840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002844:	f7ff ffb6 	bl	80027b4 <HAL_RCC_GetHCLKFreq>
 8002848:	4602      	mov	r2, r0
 800284a:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <HAL_RCC_GetPCLK2Freq+0x24>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	0a1b      	lsrs	r3, r3, #8
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	4904      	ldr	r1, [pc, #16]	@ (8002868 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002856:	5ccb      	ldrb	r3, [r1, r3]
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002860:	4618      	mov	r0, r3
 8002862:	bd80      	pop	{r7, pc}
 8002864:	58024400 	.word	0x58024400
 8002868:	0800844c 	.word	0x0800844c

0800286c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800286c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002870:	b0ca      	sub	sp, #296	@ 0x128
 8002872:	af00      	add	r7, sp, #0
 8002874:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002878:	2300      	movs	r3, #0
 800287a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800287e:	2300      	movs	r3, #0
 8002880:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002890:	2500      	movs	r5, #0
 8002892:	ea54 0305 	orrs.w	r3, r4, r5
 8002896:	d049      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800289c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800289e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80028a2:	d02f      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80028a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80028a8:	d828      	bhi.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x90>
 80028aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80028ae:	d01a      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80028b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80028b4:	d822      	bhi.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x90>
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80028ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80028be:	d007      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80028c0:	e01c      	b.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028c2:	4bb8      	ldr	r3, [pc, #736]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c6:	4ab7      	ldr	r2, [pc, #732]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80028ce:	e01a      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80028d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028d4:	3308      	adds	r3, #8
 80028d6:	2102      	movs	r1, #2
 80028d8:	4618      	mov	r0, r3
 80028da:	f001 fc8f 	bl	80041fc <RCCEx_PLL2_Config>
 80028de:	4603      	mov	r3, r0
 80028e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80028e4:	e00f      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80028e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028ea:	3328      	adds	r3, #40	@ 0x28
 80028ec:	2102      	movs	r1, #2
 80028ee:	4618      	mov	r0, r3
 80028f0:	f001 fd36 	bl	8004360 <RCCEx_PLL3_Config>
 80028f4:	4603      	mov	r3, r0
 80028f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80028fa:	e004      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002902:	e000      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002904:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10a      	bne.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800290e:	4ba5      	ldr	r3, [pc, #660]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002912:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800291a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800291c:	4aa1      	ldr	r2, [pc, #644]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800291e:	430b      	orrs	r3, r1
 8002920:	6513      	str	r3, [r2, #80]	@ 0x50
 8002922:	e003      	b.n	800292c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002924:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002928:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800292c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002934:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002938:	f04f 0900 	mov.w	r9, #0
 800293c:	ea58 0309 	orrs.w	r3, r8, r9
 8002940:	d047      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002948:	2b04      	cmp	r3, #4
 800294a:	d82a      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800294c:	a201      	add	r2, pc, #4	@ (adr r2, 8002954 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800294e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002952:	bf00      	nop
 8002954:	08002969 	.word	0x08002969
 8002958:	08002977 	.word	0x08002977
 800295c:	0800298d 	.word	0x0800298d
 8002960:	080029ab 	.word	0x080029ab
 8002964:	080029ab 	.word	0x080029ab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002968:	4b8e      	ldr	r3, [pc, #568]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800296a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800296c:	4a8d      	ldr	r2, [pc, #564]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800296e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002972:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002974:	e01a      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800297a:	3308      	adds	r3, #8
 800297c:	2100      	movs	r1, #0
 800297e:	4618      	mov	r0, r3
 8002980:	f001 fc3c 	bl	80041fc <RCCEx_PLL2_Config>
 8002984:	4603      	mov	r3, r0
 8002986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800298a:	e00f      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800298c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002990:	3328      	adds	r3, #40	@ 0x28
 8002992:	2100      	movs	r1, #0
 8002994:	4618      	mov	r0, r3
 8002996:	f001 fce3 	bl	8004360 <RCCEx_PLL3_Config>
 800299a:	4603      	mov	r3, r0
 800299c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029a0:	e004      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80029a8:	e000      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80029aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d10a      	bne.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029b4:	4b7b      	ldr	r3, [pc, #492]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029b8:	f023 0107 	bic.w	r1, r3, #7
 80029bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c2:	4a78      	ldr	r2, [pc, #480]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029c4:	430b      	orrs	r3, r1
 80029c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80029c8:	e003      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80029d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029da:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80029de:	f04f 0b00 	mov.w	fp, #0
 80029e2:	ea5a 030b 	orrs.w	r3, sl, fp
 80029e6:	d04c      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80029e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029f2:	d030      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80029f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029f8:	d829      	bhi.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80029fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80029fc:	d02d      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80029fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a00:	d825      	bhi.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002a02:	2b80      	cmp	r3, #128	@ 0x80
 8002a04:	d018      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002a06:	2b80      	cmp	r3, #128	@ 0x80
 8002a08:	d821      	bhi.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d002      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002a0e:	2b40      	cmp	r3, #64	@ 0x40
 8002a10:	d007      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002a12:	e01c      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a14:	4b63      	ldr	r3, [pc, #396]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a18:	4a62      	ldr	r2, [pc, #392]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002a20:	e01c      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a26:	3308      	adds	r3, #8
 8002a28:	2100      	movs	r1, #0
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f001 fbe6 	bl	80041fc <RCCEx_PLL2_Config>
 8002a30:	4603      	mov	r3, r0
 8002a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002a36:	e011      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a3c:	3328      	adds	r3, #40	@ 0x28
 8002a3e:	2100      	movs	r1, #0
 8002a40:	4618      	mov	r0, r3
 8002a42:	f001 fc8d 	bl	8004360 <RCCEx_PLL3_Config>
 8002a46:	4603      	mov	r3, r0
 8002a48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002a4c:	e006      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002a54:	e002      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002a56:	bf00      	nop
 8002a58:	e000      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002a5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10a      	bne.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002a64:	4b4f      	ldr	r3, [pc, #316]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a68:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	4a4c      	ldr	r2, [pc, #304]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a74:	430b      	orrs	r3, r1
 8002a76:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a78:	e003      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002a8e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002a92:	2300      	movs	r3, #0
 8002a94:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002a98:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	d053      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aa6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002aaa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002aae:	d035      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002ab0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ab4:	d82e      	bhi.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002ab6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002aba:	d031      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002abc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002ac0:	d828      	bhi.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002ac2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ac6:	d01a      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002ac8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002acc:	d822      	bhi.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002ad2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ad6:	d007      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002ad8:	e01c      	b.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ada:	4b32      	ldr	r3, [pc, #200]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ade:	4a31      	ldr	r2, [pc, #196]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ae4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ae6:	e01c      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aec:	3308      	adds	r3, #8
 8002aee:	2100      	movs	r1, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f001 fb83 	bl	80041fc <RCCEx_PLL2_Config>
 8002af6:	4603      	mov	r3, r0
 8002af8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002afc:	e011      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b02:	3328      	adds	r3, #40	@ 0x28
 8002b04:	2100      	movs	r1, #0
 8002b06:	4618      	mov	r0, r3
 8002b08:	f001 fc2a 	bl	8004360 <RCCEx_PLL3_Config>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b12:	e006      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b1a:	e002      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002b1c:	bf00      	nop
 8002b1e:	e000      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002b20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10b      	bne.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b36:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002b3a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b40:	e003      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b52:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002b56:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002b60:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002b64:	460b      	mov	r3, r1
 8002b66:	4313      	orrs	r3, r2
 8002b68:	d056      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b6e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002b72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b76:	d038      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002b78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b7c:	d831      	bhi.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002b7e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b82:	d034      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002b84:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b88:	d82b      	bhi.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002b8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b8e:	d01d      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002b90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b94:	d825      	bhi.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d006      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002b9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b9e:	d00a      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002ba0:	e01f      	b.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002ba2:	bf00      	nop
 8002ba4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ba8:	4ba2      	ldr	r3, [pc, #648]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bac:	4aa1      	ldr	r2, [pc, #644]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002bb4:	e01c      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bba:	3308      	adds	r3, #8
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f001 fb1c 	bl	80041fc <RCCEx_PLL2_Config>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002bca:	e011      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bd0:	3328      	adds	r3, #40	@ 0x28
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f001 fbc3 	bl	8004360 <RCCEx_PLL3_Config>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002be0:	e006      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002be8:	e002      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002bea:	bf00      	nop
 8002bec:	e000      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002bee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10b      	bne.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002bf8:	4b8e      	ldr	r3, [pc, #568]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c04:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002c08:	4a8a      	ldr	r2, [pc, #552]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c0a:	430b      	orrs	r3, r1
 8002c0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c0e:	e003      	b.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c20:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002c24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002c28:	2300      	movs	r3, #0
 8002c2a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002c2e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002c32:	460b      	mov	r3, r1
 8002c34:	4313      	orrs	r3, r2
 8002c36:	d03a      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c3e:	2b30      	cmp	r3, #48	@ 0x30
 8002c40:	d01f      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002c42:	2b30      	cmp	r3, #48	@ 0x30
 8002c44:	d819      	bhi.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	d00c      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	d815      	bhi.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d019      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002c52:	2b10      	cmp	r3, #16
 8002c54:	d111      	bne.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c56:	4b77      	ldr	r3, [pc, #476]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5a:	4a76      	ldr	r2, [pc, #472]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002c62:	e011      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c68:	3308      	adds	r3, #8
 8002c6a:	2102      	movs	r1, #2
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f001 fac5 	bl	80041fc <RCCEx_PLL2_Config>
 8002c72:	4603      	mov	r3, r0
 8002c74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002c78:	e006      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c80:	e002      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002c82:	bf00      	nop
 8002c84:	e000      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002c86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10a      	bne.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002c90:	4b68      	ldr	r3, [pc, #416]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c94:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9e:	4a65      	ldr	r2, [pc, #404]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ca0:	430b      	orrs	r3, r1
 8002ca2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ca4:	e003      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002caa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002cba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002cc4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	d051      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cd8:	d035      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002cda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cde:	d82e      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002ce0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ce4:	d031      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002ce6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cea:	d828      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002cec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cf0:	d01a      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002cf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cf6:	d822      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002cfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d00:	d007      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002d02:	e01c      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d04:	4b4b      	ldr	r3, [pc, #300]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d08:	4a4a      	ldr	r2, [pc, #296]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002d10:	e01c      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d16:	3308      	adds	r3, #8
 8002d18:	2100      	movs	r1, #0
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f001 fa6e 	bl	80041fc <RCCEx_PLL2_Config>
 8002d20:	4603      	mov	r3, r0
 8002d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002d26:	e011      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d2c:	3328      	adds	r3, #40	@ 0x28
 8002d2e:	2100      	movs	r1, #0
 8002d30:	4618      	mov	r0, r3
 8002d32:	f001 fb15 	bl	8004360 <RCCEx_PLL3_Config>
 8002d36:	4603      	mov	r3, r0
 8002d38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002d3c:	e006      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d44:	e002      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002d46:	bf00      	nop
 8002d48:	e000      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002d4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10a      	bne.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002d54:	4b37      	ldr	r3, [pc, #220]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d58:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d62:	4a34      	ldr	r2, [pc, #208]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d64:	430b      	orrs	r3, r1
 8002d66:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d68:	e003      	b.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002d7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002d82:	2300      	movs	r3, #0
 8002d84:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002d88:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	d056      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d9c:	d033      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002d9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002da2:	d82c      	bhi.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002da4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002da8:	d02f      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002daa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002dae:	d826      	bhi.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002db0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002db4:	d02b      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002db6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002dba:	d820      	bhi.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002dbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002dc0:	d012      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002dc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002dc6:	d81a      	bhi.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d022      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dd0:	d115      	bne.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dd6:	3308      	adds	r3, #8
 8002dd8:	2101      	movs	r1, #1
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f001 fa0e 	bl	80041fc <RCCEx_PLL2_Config>
 8002de0:	4603      	mov	r3, r0
 8002de2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002de6:	e015      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dec:	3328      	adds	r3, #40	@ 0x28
 8002dee:	2101      	movs	r1, #1
 8002df0:	4618      	mov	r0, r3
 8002df2:	f001 fab5 	bl	8004360 <RCCEx_PLL3_Config>
 8002df6:	4603      	mov	r3, r0
 8002df8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002dfc:	e00a      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e04:	e006      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002e06:	bf00      	nop
 8002e08:	e004      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002e0a:	bf00      	nop
 8002e0c:	e002      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002e0e:	bf00      	nop
 8002e10:	e000      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002e12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10d      	bne.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002e1c:	4b05      	ldr	r3, [pc, #20]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e20:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e2a:	4a02      	ldr	r2, [pc, #8]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e2c:	430b      	orrs	r3, r1
 8002e2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e30:	e006      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002e32:	bf00      	nop
 8002e34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e48:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002e4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002e50:	2300      	movs	r3, #0
 8002e52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002e56:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	d055      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002e68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e6c:	d033      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002e6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e72:	d82c      	bhi.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e78:	d02f      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e7e:	d826      	bhi.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002e80:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e84:	d02b      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002e86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e8a:	d820      	bhi.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002e8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e90:	d012      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002e92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e96:	d81a      	bhi.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d022      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002e9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ea0:	d115      	bne.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ea6:	3308      	adds	r3, #8
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f001 f9a6 	bl	80041fc <RCCEx_PLL2_Config>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002eb6:	e015      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ebc:	3328      	adds	r3, #40	@ 0x28
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f001 fa4d 	bl	8004360 <RCCEx_PLL3_Config>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002ecc:	e00a      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ed4:	e006      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002ed6:	bf00      	nop
 8002ed8:	e004      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002eda:	bf00      	nop
 8002edc:	e002      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002ede:	bf00      	nop
 8002ee0:	e000      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002ee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ee4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10b      	bne.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002eec:	4ba3      	ldr	r3, [pc, #652]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ef8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002efc:	4a9f      	ldr	r2, [pc, #636]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002efe:	430b      	orrs	r3, r1
 8002f00:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f02:	e003      	b.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f14:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002f18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002f22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f26:	460b      	mov	r3, r1
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	d037      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f36:	d00e      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002f38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f3c:	d816      	bhi.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d018      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002f42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f46:	d111      	bne.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f48:	4b8c      	ldr	r3, [pc, #560]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4c:	4a8b      	ldr	r2, [pc, #556]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002f54:	e00f      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f5a:	3308      	adds	r3, #8
 8002f5c:	2101      	movs	r1, #1
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f001 f94c 	bl	80041fc <RCCEx_PLL2_Config>
 8002f64:	4603      	mov	r3, r0
 8002f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002f6a:	e004      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f72:	e000      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002f74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10a      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002f7e:	4b7f      	ldr	r3, [pc, #508]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f82:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8c:	4a7b      	ldr	r2, [pc, #492]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f8e:	430b      	orrs	r3, r1
 8002f90:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f92:	e003      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002fa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fac:	2300      	movs	r3, #0
 8002fae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002fb2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	d039      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fc2:	2b03      	cmp	r3, #3
 8002fc4:	d81c      	bhi.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8002fcc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fcc:	08003009 	.word	0x08003009
 8002fd0:	08002fdd 	.word	0x08002fdd
 8002fd4:	08002feb 	.word	0x08002feb
 8002fd8:	08003009 	.word	0x08003009
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fdc:	4b67      	ldr	r3, [pc, #412]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe0:	4a66      	ldr	r2, [pc, #408]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fe2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fe6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002fe8:	e00f      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fee:	3308      	adds	r3, #8
 8002ff0:	2102      	movs	r1, #2
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f001 f902 	bl	80041fc <RCCEx_PLL2_Config>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002ffe:	e004      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003006:	e000      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003008:	bf00      	nop
    }

    if (ret == HAL_OK)
 800300a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800300e:	2b00      	cmp	r3, #0
 8003010:	d10a      	bne.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003012:	4b5a      	ldr	r3, [pc, #360]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003016:	f023 0103 	bic.w	r1, r3, #3
 800301a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800301e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003020:	4a56      	ldr	r2, [pc, #344]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003022:	430b      	orrs	r3, r1
 8003024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003026:	e003      	b.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003028:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800302c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003038:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800303c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003040:	2300      	movs	r3, #0
 8003042:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003046:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800304a:	460b      	mov	r3, r1
 800304c:	4313      	orrs	r3, r2
 800304e:	f000 809f 	beq.w	8003190 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003052:	4b4b      	ldr	r3, [pc, #300]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a4a      	ldr	r2, [pc, #296]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003058:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800305c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800305e:	f7fe f919 	bl	8001294 <HAL_GetTick>
 8003062:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003066:	e00b      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003068:	f7fe f914 	bl	8001294 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b64      	cmp	r3, #100	@ 0x64
 8003076:	d903      	bls.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800307e:	e005      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003080:	4b3f      	ldr	r3, [pc, #252]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0ed      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800308c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003090:	2b00      	cmp	r3, #0
 8003092:	d179      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003094:	4b39      	ldr	r3, [pc, #228]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003096:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800309c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80030a0:	4053      	eors	r3, r2
 80030a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d015      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030aa:	4b34      	ldr	r3, [pc, #208]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80030b6:	4b31      	ldr	r3, [pc, #196]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ba:	4a30      	ldr	r2, [pc, #192]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030c0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030c2:	4b2e      	ldr	r3, [pc, #184]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c6:	4a2d      	ldr	r2, [pc, #180]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030cc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80030ce:	4a2b      	ldr	r2, [pc, #172]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030d4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80030d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80030de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030e2:	d118      	bne.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e4:	f7fe f8d6 	bl	8001294 <HAL_GetTick>
 80030e8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030ec:	e00d      	b.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ee:	f7fe f8d1 	bl	8001294 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80030f8:	1ad2      	subs	r2, r2, r3
 80030fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80030fe:	429a      	cmp	r2, r3
 8003100:	d903      	bls.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003108:	e005      	b.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800310a:	4b1c      	ldr	r3, [pc, #112]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800310c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d0eb      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003116:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800311a:	2b00      	cmp	r3, #0
 800311c:	d129      	bne.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800311e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003122:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003126:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800312a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800312e:	d10e      	bne.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003130:	4b12      	ldr	r3, [pc, #72]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800313c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003140:	091a      	lsrs	r2, r3, #4
 8003142:	4b10      	ldr	r3, [pc, #64]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003144:	4013      	ands	r3, r2
 8003146:	4a0d      	ldr	r2, [pc, #52]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003148:	430b      	orrs	r3, r1
 800314a:	6113      	str	r3, [r2, #16]
 800314c:	e005      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800314e:	4b0b      	ldr	r3, [pc, #44]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	4a0a      	ldr	r2, [pc, #40]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003154:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003158:	6113      	str	r3, [r2, #16]
 800315a:	4b08      	ldr	r3, [pc, #32]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800315c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800315e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003162:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003166:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800316a:	4a04      	ldr	r2, [pc, #16]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800316c:	430b      	orrs	r3, r1
 800316e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003170:	e00e      	b.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003176:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800317a:	e009      	b.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800317c:	58024400 	.word	0x58024400
 8003180:	58024800 	.word	0x58024800
 8003184:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003188:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800318c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003198:	f002 0301 	and.w	r3, r2, #1
 800319c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031a0:	2300      	movs	r3, #0
 80031a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80031a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80031aa:	460b      	mov	r3, r1
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f000 8089 	beq.w	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80031b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031b8:	2b28      	cmp	r3, #40	@ 0x28
 80031ba:	d86b      	bhi.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80031bc:	a201      	add	r2, pc, #4	@ (adr r2, 80031c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80031be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c2:	bf00      	nop
 80031c4:	0800329d 	.word	0x0800329d
 80031c8:	08003295 	.word	0x08003295
 80031cc:	08003295 	.word	0x08003295
 80031d0:	08003295 	.word	0x08003295
 80031d4:	08003295 	.word	0x08003295
 80031d8:	08003295 	.word	0x08003295
 80031dc:	08003295 	.word	0x08003295
 80031e0:	08003295 	.word	0x08003295
 80031e4:	08003269 	.word	0x08003269
 80031e8:	08003295 	.word	0x08003295
 80031ec:	08003295 	.word	0x08003295
 80031f0:	08003295 	.word	0x08003295
 80031f4:	08003295 	.word	0x08003295
 80031f8:	08003295 	.word	0x08003295
 80031fc:	08003295 	.word	0x08003295
 8003200:	08003295 	.word	0x08003295
 8003204:	0800327f 	.word	0x0800327f
 8003208:	08003295 	.word	0x08003295
 800320c:	08003295 	.word	0x08003295
 8003210:	08003295 	.word	0x08003295
 8003214:	08003295 	.word	0x08003295
 8003218:	08003295 	.word	0x08003295
 800321c:	08003295 	.word	0x08003295
 8003220:	08003295 	.word	0x08003295
 8003224:	0800329d 	.word	0x0800329d
 8003228:	08003295 	.word	0x08003295
 800322c:	08003295 	.word	0x08003295
 8003230:	08003295 	.word	0x08003295
 8003234:	08003295 	.word	0x08003295
 8003238:	08003295 	.word	0x08003295
 800323c:	08003295 	.word	0x08003295
 8003240:	08003295 	.word	0x08003295
 8003244:	0800329d 	.word	0x0800329d
 8003248:	08003295 	.word	0x08003295
 800324c:	08003295 	.word	0x08003295
 8003250:	08003295 	.word	0x08003295
 8003254:	08003295 	.word	0x08003295
 8003258:	08003295 	.word	0x08003295
 800325c:	08003295 	.word	0x08003295
 8003260:	08003295 	.word	0x08003295
 8003264:	0800329d 	.word	0x0800329d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800326c:	3308      	adds	r3, #8
 800326e:	2101      	movs	r1, #1
 8003270:	4618      	mov	r0, r3
 8003272:	f000 ffc3 	bl	80041fc <RCCEx_PLL2_Config>
 8003276:	4603      	mov	r3, r0
 8003278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800327c:	e00f      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800327e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003282:	3328      	adds	r3, #40	@ 0x28
 8003284:	2101      	movs	r1, #1
 8003286:	4618      	mov	r0, r3
 8003288:	f001 f86a 	bl	8004360 <RCCEx_PLL3_Config>
 800328c:	4603      	mov	r3, r0
 800328e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003292:	e004      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800329a:	e000      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800329c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800329e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10a      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80032a6:	4bbf      	ldr	r3, [pc, #764]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032aa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80032ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032b4:	4abb      	ldr	r2, [pc, #748]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032b6:	430b      	orrs	r3, r1
 80032b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80032ba:	e003      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80032c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032cc:	f002 0302 	and.w	r3, r2, #2
 80032d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032d4:	2300      	movs	r3, #0
 80032d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80032da:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80032de:	460b      	mov	r3, r1
 80032e0:	4313      	orrs	r3, r2
 80032e2:	d041      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80032e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ea:	2b05      	cmp	r3, #5
 80032ec:	d824      	bhi.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80032ee:	a201      	add	r2, pc, #4	@ (adr r2, 80032f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80032f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f4:	08003341 	.word	0x08003341
 80032f8:	0800330d 	.word	0x0800330d
 80032fc:	08003323 	.word	0x08003323
 8003300:	08003341 	.word	0x08003341
 8003304:	08003341 	.word	0x08003341
 8003308:	08003341 	.word	0x08003341
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800330c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003310:	3308      	adds	r3, #8
 8003312:	2101      	movs	r1, #1
 8003314:	4618      	mov	r0, r3
 8003316:	f000 ff71 	bl	80041fc <RCCEx_PLL2_Config>
 800331a:	4603      	mov	r3, r0
 800331c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003320:	e00f      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003326:	3328      	adds	r3, #40	@ 0x28
 8003328:	2101      	movs	r1, #1
 800332a:	4618      	mov	r0, r3
 800332c:	f001 f818 	bl	8004360 <RCCEx_PLL3_Config>
 8003330:	4603      	mov	r3, r0
 8003332:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003336:	e004      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800333e:	e000      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003340:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10a      	bne.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800334a:	4b96      	ldr	r3, [pc, #600]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800334c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800334e:	f023 0107 	bic.w	r1, r3, #7
 8003352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003356:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003358:	4a92      	ldr	r2, [pc, #584]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800335a:	430b      	orrs	r3, r1
 800335c:	6553      	str	r3, [r2, #84]	@ 0x54
 800335e:	e003      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003364:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800336c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003370:	f002 0304 	and.w	r3, r2, #4
 8003374:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003378:	2300      	movs	r3, #0
 800337a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800337e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003382:	460b      	mov	r3, r1
 8003384:	4313      	orrs	r3, r2
 8003386:	d044      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800338c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003390:	2b05      	cmp	r3, #5
 8003392:	d825      	bhi.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003394:	a201      	add	r2, pc, #4	@ (adr r2, 800339c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800339a:	bf00      	nop
 800339c:	080033e9 	.word	0x080033e9
 80033a0:	080033b5 	.word	0x080033b5
 80033a4:	080033cb 	.word	0x080033cb
 80033a8:	080033e9 	.word	0x080033e9
 80033ac:	080033e9 	.word	0x080033e9
 80033b0:	080033e9 	.word	0x080033e9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80033b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b8:	3308      	adds	r3, #8
 80033ba:	2101      	movs	r1, #1
 80033bc:	4618      	mov	r0, r3
 80033be:	f000 ff1d 	bl	80041fc <RCCEx_PLL2_Config>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80033c8:	e00f      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80033ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ce:	3328      	adds	r3, #40	@ 0x28
 80033d0:	2101      	movs	r1, #1
 80033d2:	4618      	mov	r0, r3
 80033d4:	f000 ffc4 	bl	8004360 <RCCEx_PLL3_Config>
 80033d8:	4603      	mov	r3, r0
 80033da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80033de:	e004      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033e6:	e000      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80033e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10b      	bne.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033f2:	4b6c      	ldr	r3, [pc, #432]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80033f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f6:	f023 0107 	bic.w	r1, r3, #7
 80033fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003402:	4a68      	ldr	r2, [pc, #416]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003404:	430b      	orrs	r3, r1
 8003406:	6593      	str	r3, [r2, #88]	@ 0x58
 8003408:	e003      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800340a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800340e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341a:	f002 0320 	and.w	r3, r2, #32
 800341e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003422:	2300      	movs	r3, #0
 8003424:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003428:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800342c:	460b      	mov	r3, r1
 800342e:	4313      	orrs	r3, r2
 8003430:	d055      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800343e:	d033      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003440:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003444:	d82c      	bhi.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003446:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800344a:	d02f      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800344c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003450:	d826      	bhi.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003452:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003456:	d02b      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003458:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800345c:	d820      	bhi.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800345e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003462:	d012      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003468:	d81a      	bhi.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800346a:	2b00      	cmp	r3, #0
 800346c:	d022      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800346e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003472:	d115      	bne.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003478:	3308      	adds	r3, #8
 800347a:	2100      	movs	r1, #0
 800347c:	4618      	mov	r0, r3
 800347e:	f000 febd 	bl	80041fc <RCCEx_PLL2_Config>
 8003482:	4603      	mov	r3, r0
 8003484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003488:	e015      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800348a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800348e:	3328      	adds	r3, #40	@ 0x28
 8003490:	2102      	movs	r1, #2
 8003492:	4618      	mov	r0, r3
 8003494:	f000 ff64 	bl	8004360 <RCCEx_PLL3_Config>
 8003498:	4603      	mov	r3, r0
 800349a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800349e:	e00a      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034a6:	e006      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80034a8:	bf00      	nop
 80034aa:	e004      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80034ac:	bf00      	nop
 80034ae:	e002      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80034b0:	bf00      	nop
 80034b2:	e000      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80034b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10b      	bne.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034be:	4b39      	ldr	r3, [pc, #228]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80034c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80034c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ce:	4a35      	ldr	r2, [pc, #212]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80034d0:	430b      	orrs	r3, r1
 80034d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80034d4:	e003      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80034de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80034ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80034ee:	2300      	movs	r3, #0
 80034f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80034f4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80034f8:	460b      	mov	r3, r1
 80034fa:	4313      	orrs	r3, r2
 80034fc:	d058      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80034fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003502:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003506:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800350a:	d033      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800350c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003510:	d82c      	bhi.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003516:	d02f      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003518:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800351c:	d826      	bhi.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800351e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003522:	d02b      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003524:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003528:	d820      	bhi.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800352a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800352e:	d012      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003530:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003534:	d81a      	bhi.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003536:	2b00      	cmp	r3, #0
 8003538:	d022      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800353a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800353e:	d115      	bne.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003544:	3308      	adds	r3, #8
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f000 fe57 	bl	80041fc <RCCEx_PLL2_Config>
 800354e:	4603      	mov	r3, r0
 8003550:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003554:	e015      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355a:	3328      	adds	r3, #40	@ 0x28
 800355c:	2102      	movs	r1, #2
 800355e:	4618      	mov	r0, r3
 8003560:	f000 fefe 	bl	8004360 <RCCEx_PLL3_Config>
 8003564:	4603      	mov	r3, r0
 8003566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800356a:	e00a      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003572:	e006      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003574:	bf00      	nop
 8003576:	e004      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003578:	bf00      	nop
 800357a:	e002      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800357c:	bf00      	nop
 800357e:	e000      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003580:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10e      	bne.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800358a:	4b06      	ldr	r3, [pc, #24]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800358c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003596:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800359a:	4a02      	ldr	r2, [pc, #8]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800359c:	430b      	orrs	r3, r1
 800359e:	6593      	str	r3, [r2, #88]	@ 0x58
 80035a0:	e006      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80035a2:	bf00      	nop
 80035a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80035b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80035bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035c0:	2300      	movs	r3, #0
 80035c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80035c6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80035ca:	460b      	mov	r3, r1
 80035cc:	4313      	orrs	r3, r2
 80035ce:	d055      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80035d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80035d8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80035dc:	d033      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80035de:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80035e2:	d82c      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80035e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035e8:	d02f      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80035ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035ee:	d826      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80035f0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80035f4:	d02b      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80035f6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80035fa:	d820      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80035fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003600:	d012      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003602:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003606:	d81a      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003608:	2b00      	cmp	r3, #0
 800360a:	d022      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800360c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003610:	d115      	bne.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003616:	3308      	adds	r3, #8
 8003618:	2100      	movs	r1, #0
 800361a:	4618      	mov	r0, r3
 800361c:	f000 fdee 	bl	80041fc <RCCEx_PLL2_Config>
 8003620:	4603      	mov	r3, r0
 8003622:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003626:	e015      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362c:	3328      	adds	r3, #40	@ 0x28
 800362e:	2102      	movs	r1, #2
 8003630:	4618      	mov	r0, r3
 8003632:	f000 fe95 	bl	8004360 <RCCEx_PLL3_Config>
 8003636:	4603      	mov	r3, r0
 8003638:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800363c:	e00a      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003644:	e006      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003646:	bf00      	nop
 8003648:	e004      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800364a:	bf00      	nop
 800364c:	e002      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800364e:	bf00      	nop
 8003650:	e000      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003652:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10b      	bne.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800365c:	4ba1      	ldr	r3, [pc, #644]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800365e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003660:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003668:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800366c:	4a9d      	ldr	r2, [pc, #628]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800366e:	430b      	orrs	r3, r1
 8003670:	6593      	str	r3, [r2, #88]	@ 0x58
 8003672:	e003      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003674:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003678:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800367c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003684:	f002 0308 	and.w	r3, r2, #8
 8003688:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800368c:	2300      	movs	r3, #0
 800368e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003692:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003696:	460b      	mov	r3, r1
 8003698:	4313      	orrs	r3, r2
 800369a:	d01e      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800369c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036a8:	d10c      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80036aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ae:	3328      	adds	r3, #40	@ 0x28
 80036b0:	2102      	movs	r1, #2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 fe54 	bl	8004360 <RCCEx_PLL3_Config>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80036c4:	4b87      	ldr	r3, [pc, #540]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80036cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036d4:	4a83      	ldr	r2, [pc, #524]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036d6:	430b      	orrs	r3, r1
 80036d8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80036da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e2:	f002 0310 	and.w	r3, r2, #16
 80036e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80036ea:	2300      	movs	r3, #0
 80036ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80036f0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80036f4:	460b      	mov	r3, r1
 80036f6:	4313      	orrs	r3, r2
 80036f8:	d01e      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80036fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003706:	d10c      	bne.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370c:	3328      	adds	r3, #40	@ 0x28
 800370e:	2102      	movs	r1, #2
 8003710:	4618      	mov	r0, r3
 8003712:	f000 fe25 	bl	8004360 <RCCEx_PLL3_Config>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d002      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003722:	4b70      	ldr	r3, [pc, #448]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003726:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800372a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003732:	4a6c      	ldr	r2, [pc, #432]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003734:	430b      	orrs	r3, r1
 8003736:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003744:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003748:	2300      	movs	r3, #0
 800374a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800374e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003752:	460b      	mov	r3, r1
 8003754:	4313      	orrs	r3, r2
 8003756:	d03e      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800375c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003760:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003764:	d022      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003766:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800376a:	d81b      	bhi.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800376c:	2b00      	cmp	r3, #0
 800376e:	d003      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003774:	d00b      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003776:	e015      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800377c:	3308      	adds	r3, #8
 800377e:	2100      	movs	r1, #0
 8003780:	4618      	mov	r0, r3
 8003782:	f000 fd3b 	bl	80041fc <RCCEx_PLL2_Config>
 8003786:	4603      	mov	r3, r0
 8003788:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800378c:	e00f      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800378e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003792:	3328      	adds	r3, #40	@ 0x28
 8003794:	2102      	movs	r1, #2
 8003796:	4618      	mov	r0, r3
 8003798:	f000 fde2 	bl	8004360 <RCCEx_PLL3_Config>
 800379c:	4603      	mov	r3, r0
 800379e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80037a2:	e004      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037aa:	e000      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80037ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10b      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037b6:	4b4b      	ldr	r3, [pc, #300]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80037be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80037c6:	4a47      	ldr	r2, [pc, #284]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037c8:	430b      	orrs	r3, r1
 80037ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80037cc:	e003      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80037d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037de:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80037e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80037e4:	2300      	movs	r3, #0
 80037e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80037e8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80037ec:	460b      	mov	r3, r1
 80037ee:	4313      	orrs	r3, r2
 80037f0:	d03b      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80037f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037fe:	d01f      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003800:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003804:	d818      	bhi.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003806:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800380a:	d003      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800380c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003810:	d007      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003812:	e011      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003814:	4b33      	ldr	r3, [pc, #204]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003818:	4a32      	ldr	r2, [pc, #200]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800381a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800381e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003820:	e00f      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003826:	3328      	adds	r3, #40	@ 0x28
 8003828:	2101      	movs	r1, #1
 800382a:	4618      	mov	r0, r3
 800382c:	f000 fd98 	bl	8004360 <RCCEx_PLL3_Config>
 8003830:	4603      	mov	r3, r0
 8003832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003836:	e004      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800383e:	e000      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10b      	bne.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800384a:	4b26      	ldr	r3, [pc, #152]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800384c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800384e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800385a:	4a22      	ldr	r2, [pc, #136]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800385c:	430b      	orrs	r3, r1
 800385e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003860:	e003      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003862:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003866:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800386a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003872:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003876:	673b      	str	r3, [r7, #112]	@ 0x70
 8003878:	2300      	movs	r3, #0
 800387a:	677b      	str	r3, [r7, #116]	@ 0x74
 800387c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003880:	460b      	mov	r3, r1
 8003882:	4313      	orrs	r3, r2
 8003884:	d034      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003894:	d007      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003896:	e011      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003898:	4b12      	ldr	r3, [pc, #72]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800389a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800389c:	4a11      	ldr	r2, [pc, #68]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800389e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80038a4:	e00e      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80038a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038aa:	3308      	adds	r3, #8
 80038ac:	2102      	movs	r1, #2
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fca4 	bl	80041fc <RCCEx_PLL2_Config>
 80038b4:	4603      	mov	r3, r0
 80038b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80038ba:	e003      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d10d      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80038cc:	4b05      	ldr	r3, [pc, #20]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80038ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038d0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80038d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038da:	4a02      	ldr	r2, [pc, #8]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80038dc:	430b      	orrs	r3, r1
 80038de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038e0:	e006      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80038e2:	bf00      	nop
 80038e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80038fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80038fe:	2300      	movs	r3, #0
 8003900:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003902:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003906:	460b      	mov	r3, r1
 8003908:	4313      	orrs	r3, r2
 800390a:	d00c      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800390c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003910:	3328      	adds	r3, #40	@ 0x28
 8003912:	2102      	movs	r1, #2
 8003914:	4618      	mov	r0, r3
 8003916:	f000 fd23 	bl	8004360 <RCCEx_PLL3_Config>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d002      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800392a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003932:	663b      	str	r3, [r7, #96]	@ 0x60
 8003934:	2300      	movs	r3, #0
 8003936:	667b      	str	r3, [r7, #100]	@ 0x64
 8003938:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800393c:	460b      	mov	r3, r1
 800393e:	4313      	orrs	r3, r2
 8003940:	d038      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800394a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800394e:	d018      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003950:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003954:	d811      	bhi.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003956:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800395a:	d014      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800395c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003960:	d80b      	bhi.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003962:	2b00      	cmp	r3, #0
 8003964:	d011      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003966:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800396a:	d106      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800396c:	4bc3      	ldr	r3, [pc, #780]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003970:	4ac2      	ldr	r2, [pc, #776]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003972:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003976:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003978:	e008      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003980:	e004      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003982:	bf00      	nop
 8003984:	e002      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003986:	bf00      	nop
 8003988:	e000      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800398a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800398c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003990:	2b00      	cmp	r3, #0
 8003992:	d10b      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003994:	4bb9      	ldr	r3, [pc, #740]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003998:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800399c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039a4:	4ab5      	ldr	r2, [pc, #724]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039a6:	430b      	orrs	r3, r1
 80039a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80039aa:	e003      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039bc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80039c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80039c2:	2300      	movs	r3, #0
 80039c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80039c6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80039ca:	460b      	mov	r3, r1
 80039cc:	4313      	orrs	r3, r2
 80039ce:	d009      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80039d0:	4baa      	ldr	r3, [pc, #680]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80039d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039de:	4aa7      	ldr	r2, [pc, #668]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80039e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80039f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80039f2:	2300      	movs	r3, #0
 80039f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80039f6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80039fa:	460b      	mov	r3, r1
 80039fc:	4313      	orrs	r3, r2
 80039fe:	d00a      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003a00:	4b9e      	ldr	r3, [pc, #632]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a10:	4a9a      	ldr	r2, [pc, #616]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a12:	430b      	orrs	r3, r1
 8003a14:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003a22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a24:	2300      	movs	r3, #0
 8003a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a28:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	d009      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a32:	4b92      	ldr	r3, [pc, #584]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a36:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a40:	4a8e      	ldr	r2, [pc, #568]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a42:	430b      	orrs	r3, r1
 8003a44:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003a52:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a54:	2300      	movs	r3, #0
 8003a56:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a58:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	d00e      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a62:	4b86      	ldr	r3, [pc, #536]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	4a85      	ldr	r2, [pc, #532]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a68:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003a6c:	6113      	str	r3, [r2, #16]
 8003a6e:	4b83      	ldr	r3, [pc, #524]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a70:	6919      	ldr	r1, [r3, #16]
 8003a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a76:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003a7a:	4a80      	ldr	r2, [pc, #512]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a88:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a8e:	2300      	movs	r3, #0
 8003a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a92:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003a96:	460b      	mov	r3, r1
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	d009      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003a9c:	4b77      	ldr	r3, [pc, #476]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aaa:	4a74      	ldr	r2, [pc, #464]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003aac:	430b      	orrs	r3, r1
 8003aae:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003abc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003abe:	2300      	movs	r3, #0
 8003ac0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ac2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	d00a      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003acc:	4b6b      	ldr	r3, [pc, #428]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003adc:	4a67      	ldr	r2, [pc, #412]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ade:	430b      	orrs	r3, r1
 8003ae0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aea:	2100      	movs	r1, #0
 8003aec:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003af4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003af8:	460b      	mov	r3, r1
 8003afa:	4313      	orrs	r3, r2
 8003afc:	d011      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b02:	3308      	adds	r3, #8
 8003b04:	2100      	movs	r1, #0
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 fb78 	bl	80041fc <RCCEx_PLL2_Config>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003b12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	6239      	str	r1, [r7, #32]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b34:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003b38:	460b      	mov	r3, r1
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	d011      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b42:	3308      	adds	r3, #8
 8003b44:	2101      	movs	r1, #1
 8003b46:	4618      	mov	r0, r3
 8003b48:	f000 fb58 	bl	80041fc <RCCEx_PLL2_Config>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003b52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	61b9      	str	r1, [r7, #24]
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	61fb      	str	r3, [r7, #28]
 8003b74:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	d011      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b82:	3308      	adds	r3, #8
 8003b84:	2102      	movs	r1, #2
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 fb38 	bl	80041fc <RCCEx_PLL2_Config>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003b92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003baa:	2100      	movs	r1, #0
 8003bac:	6139      	str	r1, [r7, #16]
 8003bae:	f003 0308 	and.w	r3, r3, #8
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003bb8:	460b      	mov	r3, r1
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	d011      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc2:	3328      	adds	r3, #40	@ 0x28
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fbca 	bl	8004360 <RCCEx_PLL3_Config>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bea:	2100      	movs	r1, #0
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	f003 0310 	and.w	r3, r3, #16
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	d011      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c02:	3328      	adds	r3, #40	@ 0x28
 8003c04:	2101      	movs	r1, #1
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 fbaa 	bl	8004360 <RCCEx_PLL3_Config>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003c12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	6039      	str	r1, [r7, #0]
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	607b      	str	r3, [r7, #4]
 8003c34:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003c38:	460b      	mov	r3, r1
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	d011      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c42:	3328      	adds	r3, #40	@ 0x28
 8003c44:	2102      	movs	r1, #2
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fb8a 	bl	8004360 <RCCEx_PLL3_Config>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d003      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003c62:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e000      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003c76:	46bd      	mov	sp, r7
 8003c78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c7c:	58024400 	.word	0x58024400

08003c80 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003c84:	f7fe fd96 	bl	80027b4 <HAL_RCC_GetHCLKFreq>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	091b      	lsrs	r3, r3, #4
 8003c90:	f003 0307 	and.w	r3, r3, #7
 8003c94:	4904      	ldr	r1, [pc, #16]	@ (8003ca8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003c96:	5ccb      	ldrb	r3, [r1, r3]
 8003c98:	f003 031f 	and.w	r3, r3, #31
 8003c9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	58024400 	.word	0x58024400
 8003ca8:	0800844c 	.word	0x0800844c

08003cac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b089      	sub	sp, #36	@ 0x24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003cb4:	4ba1      	ldr	r3, [pc, #644]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb8:	f003 0303 	and.w	r3, r3, #3
 8003cbc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003cbe:	4b9f      	ldr	r3, [pc, #636]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc2:	0b1b      	lsrs	r3, r3, #12
 8003cc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cc8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003cca:	4b9c      	ldr	r3, [pc, #624]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cce:	091b      	lsrs	r3, r3, #4
 8003cd0:	f003 0301 	and.w	r3, r3, #1
 8003cd4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003cd6:	4b99      	ldr	r3, [pc, #612]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cda:	08db      	lsrs	r3, r3, #3
 8003cdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	fb02 f303 	mul.w	r3, r2, r3
 8003ce6:	ee07 3a90 	vmov	s15, r3
 8003cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 8111 	beq.w	8003f1c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	f000 8083 	beq.w	8003e08 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	f200 80a1 	bhi.w	8003e4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d056      	beq.n	8003dc4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003d16:	e099      	b.n	8003e4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d18:	4b88      	ldr	r3, [pc, #544]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0320 	and.w	r3, r3, #32
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d02d      	beq.n	8003d80 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d24:	4b85      	ldr	r3, [pc, #532]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	08db      	lsrs	r3, r3, #3
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	4a84      	ldr	r2, [pc, #528]	@ (8003f40 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003d30:	fa22 f303 	lsr.w	r3, r2, r3
 8003d34:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	ee07 3a90 	vmov	s15, r3
 8003d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	ee07 3a90 	vmov	s15, r3
 8003d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d4e:	4b7b      	ldr	r3, [pc, #492]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d56:	ee07 3a90 	vmov	s15, r3
 8003d5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d62:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d7a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003d7e:	e087      	b.n	8003e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	ee07 3a90 	vmov	s15, r3
 8003d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d8a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003f48 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d92:	4b6a      	ldr	r3, [pc, #424]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d9a:	ee07 3a90 	vmov	s15, r3
 8003d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003da2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003da6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003dc2:	e065      	b.n	8003e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	ee07 3a90 	vmov	s15, r3
 8003dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003f4c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dd6:	4b59      	ldr	r3, [pc, #356]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dde:	ee07 3a90 	vmov	s15, r3
 8003de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003de6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e06:	e043      	b.n	8003e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	ee07 3a90 	vmov	s15, r3
 8003e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e12:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003f50 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e1a:	4b48      	ldr	r3, [pc, #288]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e22:	ee07 3a90 	vmov	s15, r3
 8003e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e2e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e4a:	e021      	b.n	8003e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	ee07 3a90 	vmov	s15, r3
 8003e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e56:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003f4c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e5e:	4b37      	ldr	r3, [pc, #220]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e66:	ee07 3a90 	vmov	s15, r3
 8003e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e72:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e8e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003e90:	4b2a      	ldr	r3, [pc, #168]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e94:	0a5b      	lsrs	r3, r3, #9
 8003e96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e9a:	ee07 3a90 	vmov	s15, r3
 8003e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ea2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003ea6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003eaa:	edd7 6a07 	vldr	s13, [r7, #28]
 8003eae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003eb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003eb6:	ee17 2a90 	vmov	r2, s15
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec2:	0c1b      	lsrs	r3, r3, #16
 8003ec4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ec8:	ee07 3a90 	vmov	s15, r3
 8003ecc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ed0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003ed4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ed8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003edc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ee4:	ee17 2a90 	vmov	r2, s15
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003eec:	4b13      	ldr	r3, [pc, #76]	@ (8003f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef0:	0e1b      	lsrs	r3, r3, #24
 8003ef2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ef6:	ee07 3a90 	vmov	s15, r3
 8003efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003efe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f06:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f12:	ee17 2a90 	vmov	r2, s15
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003f1a:	e008      	b.n	8003f2e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	609a      	str	r2, [r3, #8]
}
 8003f2e:	bf00      	nop
 8003f30:	3724      	adds	r7, #36	@ 0x24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	58024400 	.word	0x58024400
 8003f40:	03d09000 	.word	0x03d09000
 8003f44:	46000000 	.word	0x46000000
 8003f48:	4c742400 	.word	0x4c742400
 8003f4c:	4a742400 	.word	0x4a742400
 8003f50:	4bbebc20 	.word	0x4bbebc20

08003f54 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b089      	sub	sp, #36	@ 0x24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f5c:	4ba1      	ldr	r3, [pc, #644]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f60:	f003 0303 	and.w	r3, r3, #3
 8003f64:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003f66:	4b9f      	ldr	r3, [pc, #636]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f6a:	0d1b      	lsrs	r3, r3, #20
 8003f6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f70:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003f72:	4b9c      	ldr	r3, [pc, #624]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f76:	0a1b      	lsrs	r3, r3, #8
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003f7e:	4b99      	ldr	r3, [pc, #612]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f82:	08db      	lsrs	r3, r3, #3
 8003f84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	fb02 f303 	mul.w	r3, r2, r3
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f96:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 8111 	beq.w	80041c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	f000 8083 	beq.w	80040b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	f200 80a1 	bhi.w	80040f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d056      	beq.n	800406c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003fbe:	e099      	b.n	80040f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fc0:	4b88      	ldr	r3, [pc, #544]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0320 	and.w	r3, r3, #32
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d02d      	beq.n	8004028 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003fcc:	4b85      	ldr	r3, [pc, #532]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	08db      	lsrs	r3, r3, #3
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	4a84      	ldr	r2, [pc, #528]	@ (80041e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fdc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	ee07 3a90 	vmov	s15, r3
 8003fe4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	ee07 3a90 	vmov	s15, r3
 8003fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ff6:	4b7b      	ldr	r3, [pc, #492]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ffe:	ee07 3a90 	vmov	s15, r3
 8004002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004006:	ed97 6a03 	vldr	s12, [r7, #12]
 800400a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80041ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800400e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800401a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800401e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004022:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004026:	e087      	b.n	8004138 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	ee07 3a90 	vmov	s15, r3
 800402e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004032:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80041f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800403a:	4b6a      	ldr	r3, [pc, #424]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800403c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004042:	ee07 3a90 	vmov	s15, r3
 8004046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800404a:	ed97 6a03 	vldr	s12, [r7, #12]
 800404e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80041ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800405a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800405e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004066:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800406a:	e065      	b.n	8004138 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	ee07 3a90 	vmov	s15, r3
 8004072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004076:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80041f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800407a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800407e:	4b59      	ldr	r3, [pc, #356]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004086:	ee07 3a90 	vmov	s15, r3
 800408a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800408e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004092:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80041ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800409a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800409e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80040ae:	e043      	b.n	8004138 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80041f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80040be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040c2:	4b48      	ldr	r3, [pc, #288]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80040c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ca:	ee07 3a90 	vmov	s15, r3
 80040ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80040d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80041ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80040da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80040f2:	e021      	b.n	8004138 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	ee07 3a90 	vmov	s15, r3
 80040fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80041f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004106:	4b37      	ldr	r3, [pc, #220]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800410e:	ee07 3a90 	vmov	s15, r3
 8004112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004116:	ed97 6a03 	vldr	s12, [r7, #12]
 800411a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80041ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800411e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800412a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800412e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004132:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004136:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004138:	4b2a      	ldr	r3, [pc, #168]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800413a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413c:	0a5b      	lsrs	r3, r3, #9
 800413e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004142:	ee07 3a90 	vmov	s15, r3
 8004146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800414a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800414e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004152:	edd7 6a07 	vldr	s13, [r7, #28]
 8004156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800415a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800415e:	ee17 2a90 	vmov	r2, s15
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004166:	4b1f      	ldr	r3, [pc, #124]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416a:	0c1b      	lsrs	r3, r3, #16
 800416c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004170:	ee07 3a90 	vmov	s15, r3
 8004174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004178:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800417c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004180:	edd7 6a07 	vldr	s13, [r7, #28]
 8004184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004188:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800418c:	ee17 2a90 	vmov	r2, s15
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004194:	4b13      	ldr	r3, [pc, #76]	@ (80041e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004198:	0e1b      	lsrs	r3, r3, #24
 800419a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800419e:	ee07 3a90 	vmov	s15, r3
 80041a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80041aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80041ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80041b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041ba:	ee17 2a90 	vmov	r2, s15
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80041c2:	e008      	b.n	80041d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	609a      	str	r2, [r3, #8]
}
 80041d6:	bf00      	nop
 80041d8:	3724      	adds	r7, #36	@ 0x24
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	58024400 	.word	0x58024400
 80041e8:	03d09000 	.word	0x03d09000
 80041ec:	46000000 	.word	0x46000000
 80041f0:	4c742400 	.word	0x4c742400
 80041f4:	4a742400 	.word	0x4a742400
 80041f8:	4bbebc20 	.word	0x4bbebc20

080041fc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800420a:	4b53      	ldr	r3, [pc, #332]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 800420c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	2b03      	cmp	r3, #3
 8004214:	d101      	bne.n	800421a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e099      	b.n	800434e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800421a:	4b4f      	ldr	r3, [pc, #316]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a4e      	ldr	r2, [pc, #312]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004220:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004224:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004226:	f7fd f835 	bl	8001294 <HAL_GetTick>
 800422a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800422c:	e008      	b.n	8004240 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800422e:	f7fd f831 	bl	8001294 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e086      	b.n	800434e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004240:	4b45      	ldr	r3, [pc, #276]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1f0      	bne.n	800422e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800424c:	4b42      	ldr	r3, [pc, #264]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 800424e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004250:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	031b      	lsls	r3, r3, #12
 800425a:	493f      	ldr	r1, [pc, #252]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 800425c:	4313      	orrs	r3, r2
 800425e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	3b01      	subs	r3, #1
 8004266:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	3b01      	subs	r3, #1
 8004270:	025b      	lsls	r3, r3, #9
 8004272:	b29b      	uxth	r3, r3
 8004274:	431a      	orrs	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	3b01      	subs	r3, #1
 800427c:	041b      	lsls	r3, r3, #16
 800427e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004282:	431a      	orrs	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	3b01      	subs	r3, #1
 800428a:	061b      	lsls	r3, r3, #24
 800428c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004290:	4931      	ldr	r1, [pc, #196]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004292:	4313      	orrs	r3, r2
 8004294:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004296:	4b30      	ldr	r3, [pc, #192]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	492d      	ldr	r1, [pc, #180]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80042a8:	4b2b      	ldr	r3, [pc, #172]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ac:	f023 0220 	bic.w	r2, r3, #32
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	4928      	ldr	r1, [pc, #160]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80042ba:	4b27      	ldr	r3, [pc, #156]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042be:	4a26      	ldr	r2, [pc, #152]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042c0:	f023 0310 	bic.w	r3, r3, #16
 80042c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80042c6:	4b24      	ldr	r3, [pc, #144]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042ca:	4b24      	ldr	r3, [pc, #144]	@ (800435c <RCCEx_PLL2_Config+0x160>)
 80042cc:	4013      	ands	r3, r2
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	69d2      	ldr	r2, [r2, #28]
 80042d2:	00d2      	lsls	r2, r2, #3
 80042d4:	4920      	ldr	r1, [pc, #128]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80042da:	4b1f      	ldr	r3, [pc, #124]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042de:	4a1e      	ldr	r2, [pc, #120]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042e0:	f043 0310 	orr.w	r3, r3, #16
 80042e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d106      	bne.n	80042fa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80042ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	4a19      	ldr	r2, [pc, #100]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 80042f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80042f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80042f8:	e00f      	b.n	800431a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d106      	bne.n	800430e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004300:	4b15      	ldr	r3, [pc, #84]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004304:	4a14      	ldr	r2, [pc, #80]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800430a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800430c:	e005      	b.n	800431a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800430e:	4b12      	ldr	r3, [pc, #72]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004312:	4a11      	ldr	r2, [pc, #68]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004314:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004318:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800431a:	4b0f      	ldr	r3, [pc, #60]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a0e      	ldr	r2, [pc, #56]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004320:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004324:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004326:	f7fc ffb5 	bl	8001294 <HAL_GetTick>
 800432a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800432c:	e008      	b.n	8004340 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800432e:	f7fc ffb1 	bl	8001294 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d901      	bls.n	8004340 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e006      	b.n	800434e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004340:	4b05      	ldr	r3, [pc, #20]	@ (8004358 <RCCEx_PLL2_Config+0x15c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d0f0      	beq.n	800432e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800434c:	7bfb      	ldrb	r3, [r7, #15]
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	58024400 	.word	0x58024400
 800435c:	ffff0007 	.word	0xffff0007

08004360 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800436a:	2300      	movs	r3, #0
 800436c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800436e:	4b53      	ldr	r3, [pc, #332]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004372:	f003 0303 	and.w	r3, r3, #3
 8004376:	2b03      	cmp	r3, #3
 8004378:	d101      	bne.n	800437e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e099      	b.n	80044b2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800437e:	4b4f      	ldr	r3, [pc, #316]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a4e      	ldr	r2, [pc, #312]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004384:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004388:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800438a:	f7fc ff83 	bl	8001294 <HAL_GetTick>
 800438e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004390:	e008      	b.n	80043a4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004392:	f7fc ff7f 	bl	8001294 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d901      	bls.n	80043a4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e086      	b.n	80044b2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80043a4:	4b45      	ldr	r3, [pc, #276]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1f0      	bne.n	8004392 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80043b0:	4b42      	ldr	r3, [pc, #264]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	051b      	lsls	r3, r3, #20
 80043be:	493f      	ldr	r1, [pc, #252]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	3b01      	subs	r3, #1
 80043ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	025b      	lsls	r3, r3, #9
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	431a      	orrs	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	3b01      	subs	r3, #1
 80043e0:	041b      	lsls	r3, r3, #16
 80043e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	3b01      	subs	r3, #1
 80043ee:	061b      	lsls	r3, r3, #24
 80043f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80043f4:	4931      	ldr	r1, [pc, #196]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80043fa:	4b30      	ldr	r3, [pc, #192]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 80043fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	492d      	ldr	r1, [pc, #180]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004408:	4313      	orrs	r3, r2
 800440a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800440c:	4b2b      	ldr	r3, [pc, #172]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 800440e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004410:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	4928      	ldr	r1, [pc, #160]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 800441a:	4313      	orrs	r3, r2
 800441c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800441e:	4b27      	ldr	r3, [pc, #156]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004422:	4a26      	ldr	r2, [pc, #152]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004424:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004428:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800442a:	4b24      	ldr	r3, [pc, #144]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 800442c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800442e:	4b24      	ldr	r3, [pc, #144]	@ (80044c0 <RCCEx_PLL3_Config+0x160>)
 8004430:	4013      	ands	r3, r2
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	69d2      	ldr	r2, [r2, #28]
 8004436:	00d2      	lsls	r2, r2, #3
 8004438:	4920      	ldr	r1, [pc, #128]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 800443a:	4313      	orrs	r3, r2
 800443c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800443e:	4b1f      	ldr	r3, [pc, #124]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004442:	4a1e      	ldr	r2, [pc, #120]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004448:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d106      	bne.n	800445e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004450:	4b1a      	ldr	r3, [pc, #104]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004454:	4a19      	ldr	r2, [pc, #100]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004456:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800445a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800445c:	e00f      	b.n	800447e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d106      	bne.n	8004472 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004464:	4b15      	ldr	r3, [pc, #84]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004468:	4a14      	ldr	r2, [pc, #80]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 800446a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800446e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004470:	e005      	b.n	800447e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004472:	4b12      	ldr	r3, [pc, #72]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004476:	4a11      	ldr	r2, [pc, #68]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004478:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800447c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800447e:	4b0f      	ldr	r3, [pc, #60]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a0e      	ldr	r2, [pc, #56]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 8004484:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004488:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800448a:	f7fc ff03 	bl	8001294 <HAL_GetTick>
 800448e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004490:	e008      	b.n	80044a4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004492:	f7fc feff 	bl	8001294 <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b02      	cmp	r3, #2
 800449e:	d901      	bls.n	80044a4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e006      	b.n	80044b2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80044a4:	4b05      	ldr	r3, [pc, #20]	@ (80044bc <RCCEx_PLL3_Config+0x15c>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0f0      	beq.n	8004492 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80044b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	58024400 	.word	0x58024400
 80044c0:	ffff0007 	.word	0xffff0007

080044c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e042      	b.n	800455c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d106      	bne.n	80044ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f7fc fc73 	bl	8000dd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2224      	movs	r2, #36	@ 0x24
 80044f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0201 	bic.w	r2, r2, #1
 8004504:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450a:	2b00      	cmp	r3, #0
 800450c:	d002      	beq.n	8004514 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fe1e 	bl	8005150 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 f8b3 	bl	8004680 <UART_SetConfig>
 800451a:	4603      	mov	r3, r0
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e01b      	b.n	800455c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004532:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004542:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0201 	orr.w	r2, r2, #1
 8004552:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 fe9d 	bl	8005294 <UART_CheckIdleState>
 800455a:	4603      	mov	r3, r0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08a      	sub	sp, #40	@ 0x28
 8004568:	af02      	add	r7, sp, #8
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	603b      	str	r3, [r7, #0]
 8004570:	4613      	mov	r3, r2
 8004572:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457a:	2b20      	cmp	r3, #32
 800457c:	d17b      	bne.n	8004676 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d002      	beq.n	800458a <HAL_UART_Transmit+0x26>
 8004584:	88fb      	ldrh	r3, [r7, #6]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e074      	b.n	8004678 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2221      	movs	r2, #33	@ 0x21
 800459a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800459e:	f7fc fe79 	bl	8001294 <HAL_GetTick>
 80045a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	88fa      	ldrh	r2, [r7, #6]
 80045a8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	88fa      	ldrh	r2, [r7, #6]
 80045b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045bc:	d108      	bne.n	80045d0 <HAL_UART_Transmit+0x6c>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d104      	bne.n	80045d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	e003      	b.n	80045d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045d8:	e030      	b.n	800463c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2200      	movs	r2, #0
 80045e2:	2180      	movs	r1, #128	@ 0x80
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 feff 	bl	80053e8 <UART_WaitOnFlagUntilTimeout>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d005      	beq.n	80045fc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e03d      	b.n	8004678 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10b      	bne.n	800461a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	881b      	ldrh	r3, [r3, #0]
 8004606:	461a      	mov	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004610:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	3302      	adds	r3, #2
 8004616:	61bb      	str	r3, [r7, #24]
 8004618:	e007      	b.n	800462a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	781a      	ldrb	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	3301      	adds	r3, #1
 8004628:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004630:	b29b      	uxth	r3, r3
 8004632:	3b01      	subs	r3, #1
 8004634:	b29a      	uxth	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004642:	b29b      	uxth	r3, r3
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1c8      	bne.n	80045da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	2200      	movs	r2, #0
 8004650:	2140      	movs	r1, #64	@ 0x40
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 fec8 	bl	80053e8 <UART_WaitOnFlagUntilTimeout>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d005      	beq.n	800466a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2220      	movs	r2, #32
 8004662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e006      	b.n	8004678 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2220      	movs	r2, #32
 800466e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004672:	2300      	movs	r3, #0
 8004674:	e000      	b.n	8004678 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004676:	2302      	movs	r3, #2
  }
}
 8004678:	4618      	mov	r0, r3
 800467a:	3720      	adds	r7, #32
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004684:	b092      	sub	sp, #72	@ 0x48
 8004686:	af00      	add	r7, sp, #0
 8004688:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	431a      	orrs	r2, r3
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	431a      	orrs	r2, r3
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	69db      	ldr	r3, [r3, #28]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	4bbe      	ldr	r3, [pc, #760]	@ (80049a8 <UART_SetConfig+0x328>)
 80046b0:	4013      	ands	r3, r2
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	6812      	ldr	r2, [r2, #0]
 80046b6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80046b8:	430b      	orrs	r3, r1
 80046ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	68da      	ldr	r2, [r3, #12]
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	430a      	orrs	r2, r1
 80046d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4ab3      	ldr	r2, [pc, #716]	@ (80049ac <UART_SetConfig+0x32c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d004      	beq.n	80046ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	6a1b      	ldr	r3, [r3, #32]
 80046e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046e8:	4313      	orrs	r3, r2
 80046ea:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689a      	ldr	r2, [r3, #8]
 80046f2:	4baf      	ldr	r3, [pc, #700]	@ (80049b0 <UART_SetConfig+0x330>)
 80046f4:	4013      	ands	r3, r2
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	6812      	ldr	r2, [r2, #0]
 80046fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80046fc:	430b      	orrs	r3, r1
 80046fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004706:	f023 010f 	bic.w	r1, r3, #15
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4aa6      	ldr	r2, [pc, #664]	@ (80049b4 <UART_SetConfig+0x334>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d177      	bne.n	8004810 <UART_SetConfig+0x190>
 8004720:	4ba5      	ldr	r3, [pc, #660]	@ (80049b8 <UART_SetConfig+0x338>)
 8004722:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004724:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004728:	2b28      	cmp	r3, #40	@ 0x28
 800472a:	d86d      	bhi.n	8004808 <UART_SetConfig+0x188>
 800472c:	a201      	add	r2, pc, #4	@ (adr r2, 8004734 <UART_SetConfig+0xb4>)
 800472e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004732:	bf00      	nop
 8004734:	080047d9 	.word	0x080047d9
 8004738:	08004809 	.word	0x08004809
 800473c:	08004809 	.word	0x08004809
 8004740:	08004809 	.word	0x08004809
 8004744:	08004809 	.word	0x08004809
 8004748:	08004809 	.word	0x08004809
 800474c:	08004809 	.word	0x08004809
 8004750:	08004809 	.word	0x08004809
 8004754:	080047e1 	.word	0x080047e1
 8004758:	08004809 	.word	0x08004809
 800475c:	08004809 	.word	0x08004809
 8004760:	08004809 	.word	0x08004809
 8004764:	08004809 	.word	0x08004809
 8004768:	08004809 	.word	0x08004809
 800476c:	08004809 	.word	0x08004809
 8004770:	08004809 	.word	0x08004809
 8004774:	080047e9 	.word	0x080047e9
 8004778:	08004809 	.word	0x08004809
 800477c:	08004809 	.word	0x08004809
 8004780:	08004809 	.word	0x08004809
 8004784:	08004809 	.word	0x08004809
 8004788:	08004809 	.word	0x08004809
 800478c:	08004809 	.word	0x08004809
 8004790:	08004809 	.word	0x08004809
 8004794:	080047f1 	.word	0x080047f1
 8004798:	08004809 	.word	0x08004809
 800479c:	08004809 	.word	0x08004809
 80047a0:	08004809 	.word	0x08004809
 80047a4:	08004809 	.word	0x08004809
 80047a8:	08004809 	.word	0x08004809
 80047ac:	08004809 	.word	0x08004809
 80047b0:	08004809 	.word	0x08004809
 80047b4:	080047f9 	.word	0x080047f9
 80047b8:	08004809 	.word	0x08004809
 80047bc:	08004809 	.word	0x08004809
 80047c0:	08004809 	.word	0x08004809
 80047c4:	08004809 	.word	0x08004809
 80047c8:	08004809 	.word	0x08004809
 80047cc:	08004809 	.word	0x08004809
 80047d0:	08004809 	.word	0x08004809
 80047d4:	08004801 	.word	0x08004801
 80047d8:	2301      	movs	r3, #1
 80047da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047de:	e222      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80047e0:	2304      	movs	r3, #4
 80047e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047e6:	e21e      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80047e8:	2308      	movs	r3, #8
 80047ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ee:	e21a      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80047f0:	2310      	movs	r3, #16
 80047f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047f6:	e216      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80047f8:	2320      	movs	r3, #32
 80047fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047fe:	e212      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004800:	2340      	movs	r3, #64	@ 0x40
 8004802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004806:	e20e      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004808:	2380      	movs	r3, #128	@ 0x80
 800480a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800480e:	e20a      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a69      	ldr	r2, [pc, #420]	@ (80049bc <UART_SetConfig+0x33c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d130      	bne.n	800487c <UART_SetConfig+0x1fc>
 800481a:	4b67      	ldr	r3, [pc, #412]	@ (80049b8 <UART_SetConfig+0x338>)
 800481c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800481e:	f003 0307 	and.w	r3, r3, #7
 8004822:	2b05      	cmp	r3, #5
 8004824:	d826      	bhi.n	8004874 <UART_SetConfig+0x1f4>
 8004826:	a201      	add	r2, pc, #4	@ (adr r2, 800482c <UART_SetConfig+0x1ac>)
 8004828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482c:	08004845 	.word	0x08004845
 8004830:	0800484d 	.word	0x0800484d
 8004834:	08004855 	.word	0x08004855
 8004838:	0800485d 	.word	0x0800485d
 800483c:	08004865 	.word	0x08004865
 8004840:	0800486d 	.word	0x0800486d
 8004844:	2300      	movs	r3, #0
 8004846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800484a:	e1ec      	b.n	8004c26 <UART_SetConfig+0x5a6>
 800484c:	2304      	movs	r3, #4
 800484e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004852:	e1e8      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004854:	2308      	movs	r3, #8
 8004856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800485a:	e1e4      	b.n	8004c26 <UART_SetConfig+0x5a6>
 800485c:	2310      	movs	r3, #16
 800485e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004862:	e1e0      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004864:	2320      	movs	r3, #32
 8004866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800486a:	e1dc      	b.n	8004c26 <UART_SetConfig+0x5a6>
 800486c:	2340      	movs	r3, #64	@ 0x40
 800486e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004872:	e1d8      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004874:	2380      	movs	r3, #128	@ 0x80
 8004876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800487a:	e1d4      	b.n	8004c26 <UART_SetConfig+0x5a6>
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a4f      	ldr	r2, [pc, #316]	@ (80049c0 <UART_SetConfig+0x340>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d130      	bne.n	80048e8 <UART_SetConfig+0x268>
 8004886:	4b4c      	ldr	r3, [pc, #304]	@ (80049b8 <UART_SetConfig+0x338>)
 8004888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	2b05      	cmp	r3, #5
 8004890:	d826      	bhi.n	80048e0 <UART_SetConfig+0x260>
 8004892:	a201      	add	r2, pc, #4	@ (adr r2, 8004898 <UART_SetConfig+0x218>)
 8004894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004898:	080048b1 	.word	0x080048b1
 800489c:	080048b9 	.word	0x080048b9
 80048a0:	080048c1 	.word	0x080048c1
 80048a4:	080048c9 	.word	0x080048c9
 80048a8:	080048d1 	.word	0x080048d1
 80048ac:	080048d9 	.word	0x080048d9
 80048b0:	2300      	movs	r3, #0
 80048b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048b6:	e1b6      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80048b8:	2304      	movs	r3, #4
 80048ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048be:	e1b2      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80048c0:	2308      	movs	r3, #8
 80048c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048c6:	e1ae      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80048c8:	2310      	movs	r3, #16
 80048ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048ce:	e1aa      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80048d0:	2320      	movs	r3, #32
 80048d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048d6:	e1a6      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80048d8:	2340      	movs	r3, #64	@ 0x40
 80048da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048de:	e1a2      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80048e0:	2380      	movs	r3, #128	@ 0x80
 80048e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048e6:	e19e      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a35      	ldr	r2, [pc, #212]	@ (80049c4 <UART_SetConfig+0x344>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d130      	bne.n	8004954 <UART_SetConfig+0x2d4>
 80048f2:	4b31      	ldr	r3, [pc, #196]	@ (80049b8 <UART_SetConfig+0x338>)
 80048f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f6:	f003 0307 	and.w	r3, r3, #7
 80048fa:	2b05      	cmp	r3, #5
 80048fc:	d826      	bhi.n	800494c <UART_SetConfig+0x2cc>
 80048fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004904 <UART_SetConfig+0x284>)
 8004900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004904:	0800491d 	.word	0x0800491d
 8004908:	08004925 	.word	0x08004925
 800490c:	0800492d 	.word	0x0800492d
 8004910:	08004935 	.word	0x08004935
 8004914:	0800493d 	.word	0x0800493d
 8004918:	08004945 	.word	0x08004945
 800491c:	2300      	movs	r3, #0
 800491e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004922:	e180      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004924:	2304      	movs	r3, #4
 8004926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800492a:	e17c      	b.n	8004c26 <UART_SetConfig+0x5a6>
 800492c:	2308      	movs	r3, #8
 800492e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004932:	e178      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004934:	2310      	movs	r3, #16
 8004936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800493a:	e174      	b.n	8004c26 <UART_SetConfig+0x5a6>
 800493c:	2320      	movs	r3, #32
 800493e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004942:	e170      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004944:	2340      	movs	r3, #64	@ 0x40
 8004946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800494a:	e16c      	b.n	8004c26 <UART_SetConfig+0x5a6>
 800494c:	2380      	movs	r3, #128	@ 0x80
 800494e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004952:	e168      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a1b      	ldr	r2, [pc, #108]	@ (80049c8 <UART_SetConfig+0x348>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d142      	bne.n	80049e4 <UART_SetConfig+0x364>
 800495e:	4b16      	ldr	r3, [pc, #88]	@ (80049b8 <UART_SetConfig+0x338>)
 8004960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	2b05      	cmp	r3, #5
 8004968:	d838      	bhi.n	80049dc <UART_SetConfig+0x35c>
 800496a:	a201      	add	r2, pc, #4	@ (adr r2, 8004970 <UART_SetConfig+0x2f0>)
 800496c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004970:	08004989 	.word	0x08004989
 8004974:	08004991 	.word	0x08004991
 8004978:	08004999 	.word	0x08004999
 800497c:	080049a1 	.word	0x080049a1
 8004980:	080049cd 	.word	0x080049cd
 8004984:	080049d5 	.word	0x080049d5
 8004988:	2300      	movs	r3, #0
 800498a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800498e:	e14a      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004990:	2304      	movs	r3, #4
 8004992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004996:	e146      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004998:	2308      	movs	r3, #8
 800499a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800499e:	e142      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80049a0:	2310      	movs	r3, #16
 80049a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049a6:	e13e      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80049a8:	cfff69f3 	.word	0xcfff69f3
 80049ac:	58000c00 	.word	0x58000c00
 80049b0:	11fff4ff 	.word	0x11fff4ff
 80049b4:	40011000 	.word	0x40011000
 80049b8:	58024400 	.word	0x58024400
 80049bc:	40004400 	.word	0x40004400
 80049c0:	40004800 	.word	0x40004800
 80049c4:	40004c00 	.word	0x40004c00
 80049c8:	40005000 	.word	0x40005000
 80049cc:	2320      	movs	r3, #32
 80049ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049d2:	e128      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80049d4:	2340      	movs	r3, #64	@ 0x40
 80049d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049da:	e124      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80049dc:	2380      	movs	r3, #128	@ 0x80
 80049de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049e2:	e120      	b.n	8004c26 <UART_SetConfig+0x5a6>
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4acb      	ldr	r2, [pc, #812]	@ (8004d18 <UART_SetConfig+0x698>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d176      	bne.n	8004adc <UART_SetConfig+0x45c>
 80049ee:	4bcb      	ldr	r3, [pc, #812]	@ (8004d1c <UART_SetConfig+0x69c>)
 80049f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049f6:	2b28      	cmp	r3, #40	@ 0x28
 80049f8:	d86c      	bhi.n	8004ad4 <UART_SetConfig+0x454>
 80049fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004a00 <UART_SetConfig+0x380>)
 80049fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a00:	08004aa5 	.word	0x08004aa5
 8004a04:	08004ad5 	.word	0x08004ad5
 8004a08:	08004ad5 	.word	0x08004ad5
 8004a0c:	08004ad5 	.word	0x08004ad5
 8004a10:	08004ad5 	.word	0x08004ad5
 8004a14:	08004ad5 	.word	0x08004ad5
 8004a18:	08004ad5 	.word	0x08004ad5
 8004a1c:	08004ad5 	.word	0x08004ad5
 8004a20:	08004aad 	.word	0x08004aad
 8004a24:	08004ad5 	.word	0x08004ad5
 8004a28:	08004ad5 	.word	0x08004ad5
 8004a2c:	08004ad5 	.word	0x08004ad5
 8004a30:	08004ad5 	.word	0x08004ad5
 8004a34:	08004ad5 	.word	0x08004ad5
 8004a38:	08004ad5 	.word	0x08004ad5
 8004a3c:	08004ad5 	.word	0x08004ad5
 8004a40:	08004ab5 	.word	0x08004ab5
 8004a44:	08004ad5 	.word	0x08004ad5
 8004a48:	08004ad5 	.word	0x08004ad5
 8004a4c:	08004ad5 	.word	0x08004ad5
 8004a50:	08004ad5 	.word	0x08004ad5
 8004a54:	08004ad5 	.word	0x08004ad5
 8004a58:	08004ad5 	.word	0x08004ad5
 8004a5c:	08004ad5 	.word	0x08004ad5
 8004a60:	08004abd 	.word	0x08004abd
 8004a64:	08004ad5 	.word	0x08004ad5
 8004a68:	08004ad5 	.word	0x08004ad5
 8004a6c:	08004ad5 	.word	0x08004ad5
 8004a70:	08004ad5 	.word	0x08004ad5
 8004a74:	08004ad5 	.word	0x08004ad5
 8004a78:	08004ad5 	.word	0x08004ad5
 8004a7c:	08004ad5 	.word	0x08004ad5
 8004a80:	08004ac5 	.word	0x08004ac5
 8004a84:	08004ad5 	.word	0x08004ad5
 8004a88:	08004ad5 	.word	0x08004ad5
 8004a8c:	08004ad5 	.word	0x08004ad5
 8004a90:	08004ad5 	.word	0x08004ad5
 8004a94:	08004ad5 	.word	0x08004ad5
 8004a98:	08004ad5 	.word	0x08004ad5
 8004a9c:	08004ad5 	.word	0x08004ad5
 8004aa0:	08004acd 	.word	0x08004acd
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aaa:	e0bc      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004aac:	2304      	movs	r3, #4
 8004aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ab2:	e0b8      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004ab4:	2308      	movs	r3, #8
 8004ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aba:	e0b4      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004abc:	2310      	movs	r3, #16
 8004abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ac2:	e0b0      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004ac4:	2320      	movs	r3, #32
 8004ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aca:	e0ac      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004acc:	2340      	movs	r3, #64	@ 0x40
 8004ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ad2:	e0a8      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004ad4:	2380      	movs	r3, #128	@ 0x80
 8004ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ada:	e0a4      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a8f      	ldr	r2, [pc, #572]	@ (8004d20 <UART_SetConfig+0x6a0>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d130      	bne.n	8004b48 <UART_SetConfig+0x4c8>
 8004ae6:	4b8d      	ldr	r3, [pc, #564]	@ (8004d1c <UART_SetConfig+0x69c>)
 8004ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aea:	f003 0307 	and.w	r3, r3, #7
 8004aee:	2b05      	cmp	r3, #5
 8004af0:	d826      	bhi.n	8004b40 <UART_SetConfig+0x4c0>
 8004af2:	a201      	add	r2, pc, #4	@ (adr r2, 8004af8 <UART_SetConfig+0x478>)
 8004af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af8:	08004b11 	.word	0x08004b11
 8004afc:	08004b19 	.word	0x08004b19
 8004b00:	08004b21 	.word	0x08004b21
 8004b04:	08004b29 	.word	0x08004b29
 8004b08:	08004b31 	.word	0x08004b31
 8004b0c:	08004b39 	.word	0x08004b39
 8004b10:	2300      	movs	r3, #0
 8004b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b16:	e086      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b18:	2304      	movs	r3, #4
 8004b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b1e:	e082      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b20:	2308      	movs	r3, #8
 8004b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b26:	e07e      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b28:	2310      	movs	r3, #16
 8004b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b2e:	e07a      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b30:	2320      	movs	r3, #32
 8004b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b36:	e076      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b38:	2340      	movs	r3, #64	@ 0x40
 8004b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b3e:	e072      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b40:	2380      	movs	r3, #128	@ 0x80
 8004b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b46:	e06e      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a75      	ldr	r2, [pc, #468]	@ (8004d24 <UART_SetConfig+0x6a4>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d130      	bne.n	8004bb4 <UART_SetConfig+0x534>
 8004b52:	4b72      	ldr	r3, [pc, #456]	@ (8004d1c <UART_SetConfig+0x69c>)
 8004b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b56:	f003 0307 	and.w	r3, r3, #7
 8004b5a:	2b05      	cmp	r3, #5
 8004b5c:	d826      	bhi.n	8004bac <UART_SetConfig+0x52c>
 8004b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b64 <UART_SetConfig+0x4e4>)
 8004b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b64:	08004b7d 	.word	0x08004b7d
 8004b68:	08004b85 	.word	0x08004b85
 8004b6c:	08004b8d 	.word	0x08004b8d
 8004b70:	08004b95 	.word	0x08004b95
 8004b74:	08004b9d 	.word	0x08004b9d
 8004b78:	08004ba5 	.word	0x08004ba5
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b82:	e050      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b84:	2304      	movs	r3, #4
 8004b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b8a:	e04c      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b8c:	2308      	movs	r3, #8
 8004b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b92:	e048      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b94:	2310      	movs	r3, #16
 8004b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b9a:	e044      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004b9c:	2320      	movs	r3, #32
 8004b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ba2:	e040      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004ba4:	2340      	movs	r3, #64	@ 0x40
 8004ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004baa:	e03c      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004bac:	2380      	movs	r3, #128	@ 0x80
 8004bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bb2:	e038      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a5b      	ldr	r2, [pc, #364]	@ (8004d28 <UART_SetConfig+0x6a8>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d130      	bne.n	8004c20 <UART_SetConfig+0x5a0>
 8004bbe:	4b57      	ldr	r3, [pc, #348]	@ (8004d1c <UART_SetConfig+0x69c>)
 8004bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bc2:	f003 0307 	and.w	r3, r3, #7
 8004bc6:	2b05      	cmp	r3, #5
 8004bc8:	d826      	bhi.n	8004c18 <UART_SetConfig+0x598>
 8004bca:	a201      	add	r2, pc, #4	@ (adr r2, 8004bd0 <UART_SetConfig+0x550>)
 8004bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd0:	08004be9 	.word	0x08004be9
 8004bd4:	08004bf1 	.word	0x08004bf1
 8004bd8:	08004bf9 	.word	0x08004bf9
 8004bdc:	08004c01 	.word	0x08004c01
 8004be0:	08004c09 	.word	0x08004c09
 8004be4:	08004c11 	.word	0x08004c11
 8004be8:	2302      	movs	r3, #2
 8004bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bee:	e01a      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004bf0:	2304      	movs	r3, #4
 8004bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bf6:	e016      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004bf8:	2308      	movs	r3, #8
 8004bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bfe:	e012      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004c00:	2310      	movs	r3, #16
 8004c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c06:	e00e      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004c08:	2320      	movs	r3, #32
 8004c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c0e:	e00a      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004c10:	2340      	movs	r3, #64	@ 0x40
 8004c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c16:	e006      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004c18:	2380      	movs	r3, #128	@ 0x80
 8004c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c1e:	e002      	b.n	8004c26 <UART_SetConfig+0x5a6>
 8004c20:	2380      	movs	r3, #128	@ 0x80
 8004c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a3f      	ldr	r2, [pc, #252]	@ (8004d28 <UART_SetConfig+0x6a8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	f040 80f8 	bne.w	8004e22 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c32:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004c36:	2b20      	cmp	r3, #32
 8004c38:	dc46      	bgt.n	8004cc8 <UART_SetConfig+0x648>
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	f2c0 8082 	blt.w	8004d44 <UART_SetConfig+0x6c4>
 8004c40:	3b02      	subs	r3, #2
 8004c42:	2b1e      	cmp	r3, #30
 8004c44:	d87e      	bhi.n	8004d44 <UART_SetConfig+0x6c4>
 8004c46:	a201      	add	r2, pc, #4	@ (adr r2, 8004c4c <UART_SetConfig+0x5cc>)
 8004c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4c:	08004ccf 	.word	0x08004ccf
 8004c50:	08004d45 	.word	0x08004d45
 8004c54:	08004cd7 	.word	0x08004cd7
 8004c58:	08004d45 	.word	0x08004d45
 8004c5c:	08004d45 	.word	0x08004d45
 8004c60:	08004d45 	.word	0x08004d45
 8004c64:	08004ce7 	.word	0x08004ce7
 8004c68:	08004d45 	.word	0x08004d45
 8004c6c:	08004d45 	.word	0x08004d45
 8004c70:	08004d45 	.word	0x08004d45
 8004c74:	08004d45 	.word	0x08004d45
 8004c78:	08004d45 	.word	0x08004d45
 8004c7c:	08004d45 	.word	0x08004d45
 8004c80:	08004d45 	.word	0x08004d45
 8004c84:	08004cf7 	.word	0x08004cf7
 8004c88:	08004d45 	.word	0x08004d45
 8004c8c:	08004d45 	.word	0x08004d45
 8004c90:	08004d45 	.word	0x08004d45
 8004c94:	08004d45 	.word	0x08004d45
 8004c98:	08004d45 	.word	0x08004d45
 8004c9c:	08004d45 	.word	0x08004d45
 8004ca0:	08004d45 	.word	0x08004d45
 8004ca4:	08004d45 	.word	0x08004d45
 8004ca8:	08004d45 	.word	0x08004d45
 8004cac:	08004d45 	.word	0x08004d45
 8004cb0:	08004d45 	.word	0x08004d45
 8004cb4:	08004d45 	.word	0x08004d45
 8004cb8:	08004d45 	.word	0x08004d45
 8004cbc:	08004d45 	.word	0x08004d45
 8004cc0:	08004d45 	.word	0x08004d45
 8004cc4:	08004d37 	.word	0x08004d37
 8004cc8:	2b40      	cmp	r3, #64	@ 0x40
 8004cca:	d037      	beq.n	8004d3c <UART_SetConfig+0x6bc>
 8004ccc:	e03a      	b.n	8004d44 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004cce:	f7fe ffd7 	bl	8003c80 <HAL_RCCEx_GetD3PCLK1Freq>
 8004cd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004cd4:	e03c      	b.n	8004d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004cd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fe ffe6 	bl	8003cac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ce4:	e034      	b.n	8004d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ce6:	f107 0318 	add.w	r3, r7, #24
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff f932 	bl	8003f54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004cf4:	e02c      	b.n	8004d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cf6:	4b09      	ldr	r3, [pc, #36]	@ (8004d1c <UART_SetConfig+0x69c>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0320 	and.w	r3, r3, #32
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d016      	beq.n	8004d30 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004d02:	4b06      	ldr	r3, [pc, #24]	@ (8004d1c <UART_SetConfig+0x69c>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	08db      	lsrs	r3, r3, #3
 8004d08:	f003 0303 	and.w	r3, r3, #3
 8004d0c:	4a07      	ldr	r2, [pc, #28]	@ (8004d2c <UART_SetConfig+0x6ac>)
 8004d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004d14:	e01c      	b.n	8004d50 <UART_SetConfig+0x6d0>
 8004d16:	bf00      	nop
 8004d18:	40011400 	.word	0x40011400
 8004d1c:	58024400 	.word	0x58024400
 8004d20:	40007800 	.word	0x40007800
 8004d24:	40007c00 	.word	0x40007c00
 8004d28:	58000c00 	.word	0x58000c00
 8004d2c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004d30:	4b9d      	ldr	r3, [pc, #628]	@ (8004fa8 <UART_SetConfig+0x928>)
 8004d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d34:	e00c      	b.n	8004d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004d36:	4b9d      	ldr	r3, [pc, #628]	@ (8004fac <UART_SetConfig+0x92c>)
 8004d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d3a:	e009      	b.n	8004d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d42:	e005      	b.n	8004d50 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004d44:	2300      	movs	r3, #0
 8004d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004d4e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004d50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f000 81de 	beq.w	8005114 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5c:	4a94      	ldr	r2, [pc, #592]	@ (8004fb0 <UART_SetConfig+0x930>)
 8004d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d62:	461a      	mov	r2, r3
 8004d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d66:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d6a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	4613      	mov	r3, r2
 8004d72:	005b      	lsls	r3, r3, #1
 8004d74:	4413      	add	r3, r2
 8004d76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d305      	bcc.n	8004d88 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004d82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d903      	bls.n	8004d90 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004d8e:	e1c1      	b.n	8005114 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d92:	2200      	movs	r2, #0
 8004d94:	60bb      	str	r3, [r7, #8]
 8004d96:	60fa      	str	r2, [r7, #12]
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9c:	4a84      	ldr	r2, [pc, #528]	@ (8004fb0 <UART_SetConfig+0x930>)
 8004d9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	2200      	movs	r2, #0
 8004da6:	603b      	str	r3, [r7, #0]
 8004da8:	607a      	str	r2, [r7, #4]
 8004daa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004db2:	f7fb faed 	bl	8000390 <__aeabi_uldivmod>
 8004db6:	4602      	mov	r2, r0
 8004db8:	460b      	mov	r3, r1
 8004dba:	4610      	mov	r0, r2
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	f04f 0300 	mov.w	r3, #0
 8004dc6:	020b      	lsls	r3, r1, #8
 8004dc8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004dcc:	0202      	lsls	r2, r0, #8
 8004dce:	6979      	ldr	r1, [r7, #20]
 8004dd0:	6849      	ldr	r1, [r1, #4]
 8004dd2:	0849      	lsrs	r1, r1, #1
 8004dd4:	2000      	movs	r0, #0
 8004dd6:	460c      	mov	r4, r1
 8004dd8:	4605      	mov	r5, r0
 8004dda:	eb12 0804 	adds.w	r8, r2, r4
 8004dde:	eb43 0905 	adc.w	r9, r3, r5
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	469a      	mov	sl, r3
 8004dea:	4693      	mov	fp, r2
 8004dec:	4652      	mov	r2, sl
 8004dee:	465b      	mov	r3, fp
 8004df0:	4640      	mov	r0, r8
 8004df2:	4649      	mov	r1, r9
 8004df4:	f7fb facc 	bl	8000390 <__aeabi_uldivmod>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e06:	d308      	bcc.n	8004e1a <UART_SetConfig+0x79a>
 8004e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e0e:	d204      	bcs.n	8004e1a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e16:	60da      	str	r2, [r3, #12]
 8004e18:	e17c      	b.n	8005114 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004e20:	e178      	b.n	8005114 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e2a:	f040 80c5 	bne.w	8004fb8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004e2e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004e32:	2b20      	cmp	r3, #32
 8004e34:	dc48      	bgt.n	8004ec8 <UART_SetConfig+0x848>
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	db7b      	blt.n	8004f32 <UART_SetConfig+0x8b2>
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d879      	bhi.n	8004f32 <UART_SetConfig+0x8b2>
 8004e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e44 <UART_SetConfig+0x7c4>)
 8004e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e44:	08004ecf 	.word	0x08004ecf
 8004e48:	08004ed7 	.word	0x08004ed7
 8004e4c:	08004f33 	.word	0x08004f33
 8004e50:	08004f33 	.word	0x08004f33
 8004e54:	08004edf 	.word	0x08004edf
 8004e58:	08004f33 	.word	0x08004f33
 8004e5c:	08004f33 	.word	0x08004f33
 8004e60:	08004f33 	.word	0x08004f33
 8004e64:	08004eef 	.word	0x08004eef
 8004e68:	08004f33 	.word	0x08004f33
 8004e6c:	08004f33 	.word	0x08004f33
 8004e70:	08004f33 	.word	0x08004f33
 8004e74:	08004f33 	.word	0x08004f33
 8004e78:	08004f33 	.word	0x08004f33
 8004e7c:	08004f33 	.word	0x08004f33
 8004e80:	08004f33 	.word	0x08004f33
 8004e84:	08004eff 	.word	0x08004eff
 8004e88:	08004f33 	.word	0x08004f33
 8004e8c:	08004f33 	.word	0x08004f33
 8004e90:	08004f33 	.word	0x08004f33
 8004e94:	08004f33 	.word	0x08004f33
 8004e98:	08004f33 	.word	0x08004f33
 8004e9c:	08004f33 	.word	0x08004f33
 8004ea0:	08004f33 	.word	0x08004f33
 8004ea4:	08004f33 	.word	0x08004f33
 8004ea8:	08004f33 	.word	0x08004f33
 8004eac:	08004f33 	.word	0x08004f33
 8004eb0:	08004f33 	.word	0x08004f33
 8004eb4:	08004f33 	.word	0x08004f33
 8004eb8:	08004f33 	.word	0x08004f33
 8004ebc:	08004f33 	.word	0x08004f33
 8004ec0:	08004f33 	.word	0x08004f33
 8004ec4:	08004f25 	.word	0x08004f25
 8004ec8:	2b40      	cmp	r3, #64	@ 0x40
 8004eca:	d02e      	beq.n	8004f2a <UART_SetConfig+0x8aa>
 8004ecc:	e031      	b.n	8004f32 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ece:	f7fd fca1 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 8004ed2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004ed4:	e033      	b.n	8004f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ed6:	f7fd fcb3 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
 8004eda:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004edc:	e02f      	b.n	8004f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fe fee2 	bl	8003cac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004eec:	e027      	b.n	8004f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004eee:	f107 0318 	add.w	r3, r7, #24
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7ff f82e 	bl	8003f54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004efc:	e01f      	b.n	8004f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004efe:	4b2d      	ldr	r3, [pc, #180]	@ (8004fb4 <UART_SetConfig+0x934>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 0320 	and.w	r3, r3, #32
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d009      	beq.n	8004f1e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8004fb4 <UART_SetConfig+0x934>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	08db      	lsrs	r3, r3, #3
 8004f10:	f003 0303 	and.w	r3, r3, #3
 8004f14:	4a24      	ldr	r2, [pc, #144]	@ (8004fa8 <UART_SetConfig+0x928>)
 8004f16:	fa22 f303 	lsr.w	r3, r2, r3
 8004f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004f1c:	e00f      	b.n	8004f3e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004f1e:	4b22      	ldr	r3, [pc, #136]	@ (8004fa8 <UART_SetConfig+0x928>)
 8004f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f22:	e00c      	b.n	8004f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004f24:	4b21      	ldr	r3, [pc, #132]	@ (8004fac <UART_SetConfig+0x92c>)
 8004f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f28:	e009      	b.n	8004f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f30:	e005      	b.n	8004f3e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004f3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 80e7 	beq.w	8005114 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4a:	4a19      	ldr	r2, [pc, #100]	@ (8004fb0 <UART_SetConfig+0x930>)
 8004f4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f50:	461a      	mov	r2, r3
 8004f52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f54:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f58:	005a      	lsls	r2, r3, #1
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	085b      	lsrs	r3, r3, #1
 8004f60:	441a      	add	r2, r3
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f6e:	2b0f      	cmp	r3, #15
 8004f70:	d916      	bls.n	8004fa0 <UART_SetConfig+0x920>
 8004f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f78:	d212      	bcs.n	8004fa0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	f023 030f 	bic.w	r3, r3, #15
 8004f82:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f86:	085b      	lsrs	r3, r3, #1
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004f92:	4313      	orrs	r3, r2
 8004f94:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004f9c:	60da      	str	r2, [r3, #12]
 8004f9e:	e0b9      	b.n	8005114 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004fa6:	e0b5      	b.n	8005114 <UART_SetConfig+0xa94>
 8004fa8:	03d09000 	.word	0x03d09000
 8004fac:	003d0900 	.word	0x003d0900
 8004fb0:	0800845c 	.word	0x0800845c
 8004fb4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8004fb8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004fbc:	2b20      	cmp	r3, #32
 8004fbe:	dc49      	bgt.n	8005054 <UART_SetConfig+0x9d4>
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	db7c      	blt.n	80050be <UART_SetConfig+0xa3e>
 8004fc4:	2b20      	cmp	r3, #32
 8004fc6:	d87a      	bhi.n	80050be <UART_SetConfig+0xa3e>
 8004fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd0 <UART_SetConfig+0x950>)
 8004fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fce:	bf00      	nop
 8004fd0:	0800505b 	.word	0x0800505b
 8004fd4:	08005063 	.word	0x08005063
 8004fd8:	080050bf 	.word	0x080050bf
 8004fdc:	080050bf 	.word	0x080050bf
 8004fe0:	0800506b 	.word	0x0800506b
 8004fe4:	080050bf 	.word	0x080050bf
 8004fe8:	080050bf 	.word	0x080050bf
 8004fec:	080050bf 	.word	0x080050bf
 8004ff0:	0800507b 	.word	0x0800507b
 8004ff4:	080050bf 	.word	0x080050bf
 8004ff8:	080050bf 	.word	0x080050bf
 8004ffc:	080050bf 	.word	0x080050bf
 8005000:	080050bf 	.word	0x080050bf
 8005004:	080050bf 	.word	0x080050bf
 8005008:	080050bf 	.word	0x080050bf
 800500c:	080050bf 	.word	0x080050bf
 8005010:	0800508b 	.word	0x0800508b
 8005014:	080050bf 	.word	0x080050bf
 8005018:	080050bf 	.word	0x080050bf
 800501c:	080050bf 	.word	0x080050bf
 8005020:	080050bf 	.word	0x080050bf
 8005024:	080050bf 	.word	0x080050bf
 8005028:	080050bf 	.word	0x080050bf
 800502c:	080050bf 	.word	0x080050bf
 8005030:	080050bf 	.word	0x080050bf
 8005034:	080050bf 	.word	0x080050bf
 8005038:	080050bf 	.word	0x080050bf
 800503c:	080050bf 	.word	0x080050bf
 8005040:	080050bf 	.word	0x080050bf
 8005044:	080050bf 	.word	0x080050bf
 8005048:	080050bf 	.word	0x080050bf
 800504c:	080050bf 	.word	0x080050bf
 8005050:	080050b1 	.word	0x080050b1
 8005054:	2b40      	cmp	r3, #64	@ 0x40
 8005056:	d02e      	beq.n	80050b6 <UART_SetConfig+0xa36>
 8005058:	e031      	b.n	80050be <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800505a:	f7fd fbdb 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 800505e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005060:	e033      	b.n	80050ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005062:	f7fd fbed 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
 8005066:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005068:	e02f      	b.n	80050ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800506a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800506e:	4618      	mov	r0, r3
 8005070:	f7fe fe1c 	bl	8003cac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005078:	e027      	b.n	80050ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800507a:	f107 0318 	add.w	r3, r7, #24
 800507e:	4618      	mov	r0, r3
 8005080:	f7fe ff68 	bl	8003f54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005088:	e01f      	b.n	80050ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800508a:	4b2d      	ldr	r3, [pc, #180]	@ (8005140 <UART_SetConfig+0xac0>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0320 	and.w	r3, r3, #32
 8005092:	2b00      	cmp	r3, #0
 8005094:	d009      	beq.n	80050aa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005096:	4b2a      	ldr	r3, [pc, #168]	@ (8005140 <UART_SetConfig+0xac0>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	08db      	lsrs	r3, r3, #3
 800509c:	f003 0303 	and.w	r3, r3, #3
 80050a0:	4a28      	ldr	r2, [pc, #160]	@ (8005144 <UART_SetConfig+0xac4>)
 80050a2:	fa22 f303 	lsr.w	r3, r2, r3
 80050a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80050a8:	e00f      	b.n	80050ca <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80050aa:	4b26      	ldr	r3, [pc, #152]	@ (8005144 <UART_SetConfig+0xac4>)
 80050ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050ae:	e00c      	b.n	80050ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80050b0:	4b25      	ldr	r3, [pc, #148]	@ (8005148 <UART_SetConfig+0xac8>)
 80050b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050b4:	e009      	b.n	80050ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050bc:	e005      	b.n	80050ca <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80050c8:	bf00      	nop
    }

    if (pclk != 0U)
 80050ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d021      	beq.n	8005114 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d4:	4a1d      	ldr	r2, [pc, #116]	@ (800514c <UART_SetConfig+0xacc>)
 80050d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050da:	461a      	mov	r2, r3
 80050dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050de:	fbb3 f2f2 	udiv	r2, r3, r2
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	085b      	lsrs	r3, r3, #1
 80050e8:	441a      	add	r2, r3
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f6:	2b0f      	cmp	r3, #15
 80050f8:	d909      	bls.n	800510e <UART_SetConfig+0xa8e>
 80050fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005100:	d205      	bcs.n	800510e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005104:	b29a      	uxth	r2, r3
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	60da      	str	r2, [r3, #12]
 800510c:	e002      	b.n	8005114 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2201      	movs	r2, #1
 8005118:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	2201      	movs	r2, #1
 8005120:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	2200      	movs	r2, #0
 8005128:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	2200      	movs	r2, #0
 800512e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005130:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005134:	4618      	mov	r0, r3
 8005136:	3748      	adds	r7, #72	@ 0x48
 8005138:	46bd      	mov	sp, r7
 800513a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800513e:	bf00      	nop
 8005140:	58024400 	.word	0x58024400
 8005144:	03d09000 	.word	0x03d09000
 8005148:	003d0900 	.word	0x003d0900
 800514c:	0800845c 	.word	0x0800845c

08005150 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00a      	beq.n	800517a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	430a      	orrs	r2, r1
 8005178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00a      	beq.n	800519c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	430a      	orrs	r2, r1
 800519a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00a      	beq.n	80051be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c2:	f003 0304 	and.w	r3, r3, #4
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00a      	beq.n	80051e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e4:	f003 0310 	and.w	r3, r3, #16
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00a      	beq.n	8005202 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005206:	f003 0320 	and.w	r3, r3, #32
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00a      	beq.n	8005224 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	430a      	orrs	r2, r1
 8005222:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800522c:	2b00      	cmp	r3, #0
 800522e:	d01a      	beq.n	8005266 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	430a      	orrs	r2, r1
 8005244:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800524a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800524e:	d10a      	bne.n	8005266 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	430a      	orrs	r2, r1
 8005264:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800526a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00a      	beq.n	8005288 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	430a      	orrs	r2, r1
 8005286:	605a      	str	r2, [r3, #4]
  }
}
 8005288:	bf00      	nop
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b098      	sub	sp, #96	@ 0x60
 8005298:	af02      	add	r7, sp, #8
 800529a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052a4:	f7fb fff6 	bl	8001294 <HAL_GetTick>
 80052a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0308 	and.w	r3, r3, #8
 80052b4:	2b08      	cmp	r3, #8
 80052b6:	d12f      	bne.n	8005318 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052c0:	2200      	movs	r2, #0
 80052c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 f88e 	bl	80053e8 <UART_WaitOnFlagUntilTimeout>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d022      	beq.n	8005318 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052da:	e853 3f00 	ldrex	r3, [r3]
 80052de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80052e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	461a      	mov	r2, r3
 80052ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80052f2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052f8:	e841 2300 	strex	r3, r2, [r1]
 80052fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1e6      	bne.n	80052d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2220      	movs	r2, #32
 8005308:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005314:	2303      	movs	r3, #3
 8005316:	e063      	b.n	80053e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 0304 	and.w	r3, r3, #4
 8005322:	2b04      	cmp	r3, #4
 8005324:	d149      	bne.n	80053ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005326:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800532a:	9300      	str	r3, [sp, #0]
 800532c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800532e:	2200      	movs	r2, #0
 8005330:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 f857 	bl	80053e8 <UART_WaitOnFlagUntilTimeout>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d03c      	beq.n	80053ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005348:	e853 3f00 	ldrex	r3, [r3]
 800534c:	623b      	str	r3, [r7, #32]
   return(result);
 800534e:	6a3b      	ldr	r3, [r7, #32]
 8005350:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005354:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	461a      	mov	r2, r3
 800535c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800535e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005360:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005366:	e841 2300 	strex	r3, r2, [r1]
 800536a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800536c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1e6      	bne.n	8005340 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3308      	adds	r3, #8
 8005378:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	60fb      	str	r3, [r7, #12]
   return(result);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f023 0301 	bic.w	r3, r3, #1
 8005388:	64bb      	str	r3, [r7, #72]	@ 0x48
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	3308      	adds	r3, #8
 8005390:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005392:	61fa      	str	r2, [r7, #28]
 8005394:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005396:	69b9      	ldr	r1, [r7, #24]
 8005398:	69fa      	ldr	r2, [r7, #28]
 800539a:	e841 2300 	strex	r3, r2, [r1]
 800539e:	617b      	str	r3, [r7, #20]
   return(result);
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1e5      	bne.n	8005372 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2220      	movs	r2, #32
 80053aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e012      	b.n	80053e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2220      	movs	r2, #32
 80053be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2220      	movs	r2, #32
 80053c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3758      	adds	r7, #88	@ 0x58
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	603b      	str	r3, [r7, #0]
 80053f4:	4613      	mov	r3, r2
 80053f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053f8:	e04f      	b.n	800549a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005400:	d04b      	beq.n	800549a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005402:	f7fb ff47 	bl	8001294 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	69ba      	ldr	r2, [r7, #24]
 800540e:	429a      	cmp	r2, r3
 8005410:	d302      	bcc.n	8005418 <UART_WaitOnFlagUntilTimeout+0x30>
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e04e      	b.n	80054ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0304 	and.w	r3, r3, #4
 8005426:	2b00      	cmp	r3, #0
 8005428:	d037      	beq.n	800549a <UART_WaitOnFlagUntilTimeout+0xb2>
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	2b80      	cmp	r3, #128	@ 0x80
 800542e:	d034      	beq.n	800549a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	2b40      	cmp	r3, #64	@ 0x40
 8005434:	d031      	beq.n	800549a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	69db      	ldr	r3, [r3, #28]
 800543c:	f003 0308 	and.w	r3, r3, #8
 8005440:	2b08      	cmp	r3, #8
 8005442:	d110      	bne.n	8005466 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	2208      	movs	r2, #8
 800544a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f000 f839 	bl	80054c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2208      	movs	r2, #8
 8005456:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e029      	b.n	80054ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69db      	ldr	r3, [r3, #28]
 800546c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005470:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005474:	d111      	bne.n	800549a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800547e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005480:	68f8      	ldr	r0, [r7, #12]
 8005482:	f000 f81f 	bl	80054c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2220      	movs	r2, #32
 800548a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e00f      	b.n	80054ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	69da      	ldr	r2, [r3, #28]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4013      	ands	r3, r2
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	bf0c      	ite	eq
 80054aa:	2301      	moveq	r3, #1
 80054ac:	2300      	movne	r3, #0
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	461a      	mov	r2, r3
 80054b2:	79fb      	ldrb	r3, [r7, #7]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d0a0      	beq.n	80053fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
	...

080054c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b095      	sub	sp, #84	@ 0x54
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054d4:	e853 3f00 	ldrex	r3, [r3]
 80054d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	461a      	mov	r2, r3
 80054e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80054ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054f2:	e841 2300 	strex	r3, r2, [r1]
 80054f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1e6      	bne.n	80054cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	3308      	adds	r3, #8
 8005504:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005506:	6a3b      	ldr	r3, [r7, #32]
 8005508:	e853 3f00 	ldrex	r3, [r3]
 800550c:	61fb      	str	r3, [r7, #28]
   return(result);
 800550e:	69fa      	ldr	r2, [r7, #28]
 8005510:	4b1e      	ldr	r3, [pc, #120]	@ (800558c <UART_EndRxTransfer+0xc8>)
 8005512:	4013      	ands	r3, r2
 8005514:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	3308      	adds	r3, #8
 800551c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800551e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005520:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005524:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005526:	e841 2300 	strex	r3, r2, [r1]
 800552a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800552c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1e5      	bne.n	80054fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005536:	2b01      	cmp	r3, #1
 8005538:	d118      	bne.n	800556c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	e853 3f00 	ldrex	r3, [r3]
 8005546:	60bb      	str	r3, [r7, #8]
   return(result);
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f023 0310 	bic.w	r3, r3, #16
 800554e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	461a      	mov	r2, r3
 8005556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005558:	61bb      	str	r3, [r7, #24]
 800555a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555c:	6979      	ldr	r1, [r7, #20]
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	e841 2300 	strex	r3, r2, [r1]
 8005564:	613b      	str	r3, [r7, #16]
   return(result);
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1e6      	bne.n	800553a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2220      	movs	r2, #32
 8005570:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005580:	bf00      	nop
 8005582:	3754      	adds	r7, #84	@ 0x54
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	effffffe 	.word	0xeffffffe

08005590 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d101      	bne.n	80055a6 <HAL_UARTEx_DisableFifoMode+0x16>
 80055a2:	2302      	movs	r3, #2
 80055a4:	e027      	b.n	80055f6 <HAL_UARTEx_DisableFifoMode+0x66>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2224      	movs	r2, #36	@ 0x24
 80055b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 0201 	bic.w	r2, r2, #1
 80055cc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80055d4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2220      	movs	r2, #32
 80055e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr

08005602 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b084      	sub	sp, #16
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
 800560a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005612:	2b01      	cmp	r3, #1
 8005614:	d101      	bne.n	800561a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005616:	2302      	movs	r3, #2
 8005618:	e02d      	b.n	8005676 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2224      	movs	r2, #36	@ 0x24
 8005626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 0201 	bic.w	r2, r2, #1
 8005640:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f850 	bl	80056fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2220      	movs	r2, #32
 8005668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b084      	sub	sp, #16
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800568e:	2b01      	cmp	r3, #1
 8005690:	d101      	bne.n	8005696 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005692:	2302      	movs	r3, #2
 8005694:	e02d      	b.n	80056f2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2224      	movs	r2, #36	@ 0x24
 80056a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0201 	bic.w	r2, r2, #1
 80056bc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f812 	bl	80056fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2220      	movs	r2, #32
 80056e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
	...

080056fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005708:	2b00      	cmp	r3, #0
 800570a:	d108      	bne.n	800571e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800571c:	e031      	b.n	8005782 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800571e:	2310      	movs	r3, #16
 8005720:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005722:	2310      	movs	r3, #16
 8005724:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	0e5b      	lsrs	r3, r3, #25
 800572e:	b2db      	uxtb	r3, r3
 8005730:	f003 0307 	and.w	r3, r3, #7
 8005734:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	0f5b      	lsrs	r3, r3, #29
 800573e:	b2db      	uxtb	r3, r3
 8005740:	f003 0307 	and.w	r3, r3, #7
 8005744:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005746:	7bbb      	ldrb	r3, [r7, #14]
 8005748:	7b3a      	ldrb	r2, [r7, #12]
 800574a:	4911      	ldr	r1, [pc, #68]	@ (8005790 <UARTEx_SetNbDataToProcess+0x94>)
 800574c:	5c8a      	ldrb	r2, [r1, r2]
 800574e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005752:	7b3a      	ldrb	r2, [r7, #12]
 8005754:	490f      	ldr	r1, [pc, #60]	@ (8005794 <UARTEx_SetNbDataToProcess+0x98>)
 8005756:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005758:	fb93 f3f2 	sdiv	r3, r3, r2
 800575c:	b29a      	uxth	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005764:	7bfb      	ldrb	r3, [r7, #15]
 8005766:	7b7a      	ldrb	r2, [r7, #13]
 8005768:	4909      	ldr	r1, [pc, #36]	@ (8005790 <UARTEx_SetNbDataToProcess+0x94>)
 800576a:	5c8a      	ldrb	r2, [r1, r2]
 800576c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005770:	7b7a      	ldrb	r2, [r7, #13]
 8005772:	4908      	ldr	r1, [pc, #32]	@ (8005794 <UARTEx_SetNbDataToProcess+0x98>)
 8005774:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005776:	fb93 f3f2 	sdiv	r3, r3, r2
 800577a:	b29a      	uxth	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005782:	bf00      	nop
 8005784:	3714      	adds	r7, #20
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr
 800578e:	bf00      	nop
 8005790:	08008474 	.word	0x08008474
 8005794:	0800847c 	.word	0x0800847c

08005798 <__cvt>:
 8005798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800579a:	ed2d 8b02 	vpush	{d8}
 800579e:	eeb0 8b40 	vmov.f64	d8, d0
 80057a2:	b085      	sub	sp, #20
 80057a4:	4617      	mov	r7, r2
 80057a6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80057a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057aa:	ee18 2a90 	vmov	r2, s17
 80057ae:	f025 0520 	bic.w	r5, r5, #32
 80057b2:	2a00      	cmp	r2, #0
 80057b4:	bfb6      	itet	lt
 80057b6:	222d      	movlt	r2, #45	@ 0x2d
 80057b8:	2200      	movge	r2, #0
 80057ba:	eeb1 8b40 	vneglt.f64	d8, d0
 80057be:	2d46      	cmp	r5, #70	@ 0x46
 80057c0:	460c      	mov	r4, r1
 80057c2:	701a      	strb	r2, [r3, #0]
 80057c4:	d004      	beq.n	80057d0 <__cvt+0x38>
 80057c6:	2d45      	cmp	r5, #69	@ 0x45
 80057c8:	d100      	bne.n	80057cc <__cvt+0x34>
 80057ca:	3401      	adds	r4, #1
 80057cc:	2102      	movs	r1, #2
 80057ce:	e000      	b.n	80057d2 <__cvt+0x3a>
 80057d0:	2103      	movs	r1, #3
 80057d2:	ab03      	add	r3, sp, #12
 80057d4:	9301      	str	r3, [sp, #4]
 80057d6:	ab02      	add	r3, sp, #8
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	4622      	mov	r2, r4
 80057dc:	4633      	mov	r3, r6
 80057de:	eeb0 0b48 	vmov.f64	d0, d8
 80057e2:	f000 fe55 	bl	8006490 <_dtoa_r>
 80057e6:	2d47      	cmp	r5, #71	@ 0x47
 80057e8:	d114      	bne.n	8005814 <__cvt+0x7c>
 80057ea:	07fb      	lsls	r3, r7, #31
 80057ec:	d50a      	bpl.n	8005804 <__cvt+0x6c>
 80057ee:	1902      	adds	r2, r0, r4
 80057f0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80057f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057f8:	bf08      	it	eq
 80057fa:	9203      	streq	r2, [sp, #12]
 80057fc:	2130      	movs	r1, #48	@ 0x30
 80057fe:	9b03      	ldr	r3, [sp, #12]
 8005800:	4293      	cmp	r3, r2
 8005802:	d319      	bcc.n	8005838 <__cvt+0xa0>
 8005804:	9b03      	ldr	r3, [sp, #12]
 8005806:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005808:	1a1b      	subs	r3, r3, r0
 800580a:	6013      	str	r3, [r2, #0]
 800580c:	b005      	add	sp, #20
 800580e:	ecbd 8b02 	vpop	{d8}
 8005812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005814:	2d46      	cmp	r5, #70	@ 0x46
 8005816:	eb00 0204 	add.w	r2, r0, r4
 800581a:	d1e9      	bne.n	80057f0 <__cvt+0x58>
 800581c:	7803      	ldrb	r3, [r0, #0]
 800581e:	2b30      	cmp	r3, #48	@ 0x30
 8005820:	d107      	bne.n	8005832 <__cvt+0x9a>
 8005822:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800582a:	bf1c      	itt	ne
 800582c:	f1c4 0401 	rsbne	r4, r4, #1
 8005830:	6034      	strne	r4, [r6, #0]
 8005832:	6833      	ldr	r3, [r6, #0]
 8005834:	441a      	add	r2, r3
 8005836:	e7db      	b.n	80057f0 <__cvt+0x58>
 8005838:	1c5c      	adds	r4, r3, #1
 800583a:	9403      	str	r4, [sp, #12]
 800583c:	7019      	strb	r1, [r3, #0]
 800583e:	e7de      	b.n	80057fe <__cvt+0x66>

08005840 <__exponent>:
 8005840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005842:	2900      	cmp	r1, #0
 8005844:	bfba      	itte	lt
 8005846:	4249      	neglt	r1, r1
 8005848:	232d      	movlt	r3, #45	@ 0x2d
 800584a:	232b      	movge	r3, #43	@ 0x2b
 800584c:	2909      	cmp	r1, #9
 800584e:	7002      	strb	r2, [r0, #0]
 8005850:	7043      	strb	r3, [r0, #1]
 8005852:	dd29      	ble.n	80058a8 <__exponent+0x68>
 8005854:	f10d 0307 	add.w	r3, sp, #7
 8005858:	461d      	mov	r5, r3
 800585a:	270a      	movs	r7, #10
 800585c:	461a      	mov	r2, r3
 800585e:	fbb1 f6f7 	udiv	r6, r1, r7
 8005862:	fb07 1416 	mls	r4, r7, r6, r1
 8005866:	3430      	adds	r4, #48	@ 0x30
 8005868:	f802 4c01 	strb.w	r4, [r2, #-1]
 800586c:	460c      	mov	r4, r1
 800586e:	2c63      	cmp	r4, #99	@ 0x63
 8005870:	f103 33ff 	add.w	r3, r3, #4294967295
 8005874:	4631      	mov	r1, r6
 8005876:	dcf1      	bgt.n	800585c <__exponent+0x1c>
 8005878:	3130      	adds	r1, #48	@ 0x30
 800587a:	1e94      	subs	r4, r2, #2
 800587c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005880:	1c41      	adds	r1, r0, #1
 8005882:	4623      	mov	r3, r4
 8005884:	42ab      	cmp	r3, r5
 8005886:	d30a      	bcc.n	800589e <__exponent+0x5e>
 8005888:	f10d 0309 	add.w	r3, sp, #9
 800588c:	1a9b      	subs	r3, r3, r2
 800588e:	42ac      	cmp	r4, r5
 8005890:	bf88      	it	hi
 8005892:	2300      	movhi	r3, #0
 8005894:	3302      	adds	r3, #2
 8005896:	4403      	add	r3, r0
 8005898:	1a18      	subs	r0, r3, r0
 800589a:	b003      	add	sp, #12
 800589c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800589e:	f813 6b01 	ldrb.w	r6, [r3], #1
 80058a2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80058a6:	e7ed      	b.n	8005884 <__exponent+0x44>
 80058a8:	2330      	movs	r3, #48	@ 0x30
 80058aa:	3130      	adds	r1, #48	@ 0x30
 80058ac:	7083      	strb	r3, [r0, #2]
 80058ae:	70c1      	strb	r1, [r0, #3]
 80058b0:	1d03      	adds	r3, r0, #4
 80058b2:	e7f1      	b.n	8005898 <__exponent+0x58>
 80058b4:	0000      	movs	r0, r0
	...

080058b8 <_printf_float>:
 80058b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058bc:	b08d      	sub	sp, #52	@ 0x34
 80058be:	460c      	mov	r4, r1
 80058c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80058c4:	4616      	mov	r6, r2
 80058c6:	461f      	mov	r7, r3
 80058c8:	4605      	mov	r5, r0
 80058ca:	f000 fcdf 	bl	800628c <_localeconv_r>
 80058ce:	f8d0 b000 	ldr.w	fp, [r0]
 80058d2:	4658      	mov	r0, fp
 80058d4:	f7fa fd54 	bl	8000380 <strlen>
 80058d8:	2300      	movs	r3, #0
 80058da:	930a      	str	r3, [sp, #40]	@ 0x28
 80058dc:	f8d8 3000 	ldr.w	r3, [r8]
 80058e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80058e4:	6822      	ldr	r2, [r4, #0]
 80058e6:	9005      	str	r0, [sp, #20]
 80058e8:	3307      	adds	r3, #7
 80058ea:	f023 0307 	bic.w	r3, r3, #7
 80058ee:	f103 0108 	add.w	r1, r3, #8
 80058f2:	f8c8 1000 	str.w	r1, [r8]
 80058f6:	ed93 0b00 	vldr	d0, [r3]
 80058fa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005b58 <_printf_float+0x2a0>
 80058fe:	eeb0 7bc0 	vabs.f64	d7, d0
 8005902:	eeb4 7b46 	vcmp.f64	d7, d6
 8005906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800590a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800590e:	dd24      	ble.n	800595a <_printf_float+0xa2>
 8005910:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005918:	d502      	bpl.n	8005920 <_printf_float+0x68>
 800591a:	232d      	movs	r3, #45	@ 0x2d
 800591c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005920:	498f      	ldr	r1, [pc, #572]	@ (8005b60 <_printf_float+0x2a8>)
 8005922:	4b90      	ldr	r3, [pc, #576]	@ (8005b64 <_printf_float+0x2ac>)
 8005924:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8005928:	bf8c      	ite	hi
 800592a:	4688      	movhi	r8, r1
 800592c:	4698      	movls	r8, r3
 800592e:	f022 0204 	bic.w	r2, r2, #4
 8005932:	2303      	movs	r3, #3
 8005934:	6123      	str	r3, [r4, #16]
 8005936:	6022      	str	r2, [r4, #0]
 8005938:	f04f 0a00 	mov.w	sl, #0
 800593c:	9700      	str	r7, [sp, #0]
 800593e:	4633      	mov	r3, r6
 8005940:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005942:	4621      	mov	r1, r4
 8005944:	4628      	mov	r0, r5
 8005946:	f000 f9d1 	bl	8005cec <_printf_common>
 800594a:	3001      	adds	r0, #1
 800594c:	f040 8089 	bne.w	8005a62 <_printf_float+0x1aa>
 8005950:	f04f 30ff 	mov.w	r0, #4294967295
 8005954:	b00d      	add	sp, #52	@ 0x34
 8005956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800595a:	eeb4 0b40 	vcmp.f64	d0, d0
 800595e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005962:	d709      	bvc.n	8005978 <_printf_float+0xc0>
 8005964:	ee10 3a90 	vmov	r3, s1
 8005968:	2b00      	cmp	r3, #0
 800596a:	bfbc      	itt	lt
 800596c:	232d      	movlt	r3, #45	@ 0x2d
 800596e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005972:	497d      	ldr	r1, [pc, #500]	@ (8005b68 <_printf_float+0x2b0>)
 8005974:	4b7d      	ldr	r3, [pc, #500]	@ (8005b6c <_printf_float+0x2b4>)
 8005976:	e7d5      	b.n	8005924 <_printf_float+0x6c>
 8005978:	6863      	ldr	r3, [r4, #4]
 800597a:	1c59      	adds	r1, r3, #1
 800597c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8005980:	d139      	bne.n	80059f6 <_printf_float+0x13e>
 8005982:	2306      	movs	r3, #6
 8005984:	6063      	str	r3, [r4, #4]
 8005986:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800598a:	2300      	movs	r3, #0
 800598c:	6022      	str	r2, [r4, #0]
 800598e:	9303      	str	r3, [sp, #12]
 8005990:	ab0a      	add	r3, sp, #40	@ 0x28
 8005992:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005996:	ab09      	add	r3, sp, #36	@ 0x24
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	6861      	ldr	r1, [r4, #4]
 800599c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80059a0:	4628      	mov	r0, r5
 80059a2:	f7ff fef9 	bl	8005798 <__cvt>
 80059a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80059aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80059ac:	4680      	mov	r8, r0
 80059ae:	d129      	bne.n	8005a04 <_printf_float+0x14c>
 80059b0:	1cc8      	adds	r0, r1, #3
 80059b2:	db02      	blt.n	80059ba <_printf_float+0x102>
 80059b4:	6863      	ldr	r3, [r4, #4]
 80059b6:	4299      	cmp	r1, r3
 80059b8:	dd41      	ble.n	8005a3e <_printf_float+0x186>
 80059ba:	f1a9 0902 	sub.w	r9, r9, #2
 80059be:	fa5f f989 	uxtb.w	r9, r9
 80059c2:	3901      	subs	r1, #1
 80059c4:	464a      	mov	r2, r9
 80059c6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80059ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80059cc:	f7ff ff38 	bl	8005840 <__exponent>
 80059d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80059d2:	1813      	adds	r3, r2, r0
 80059d4:	2a01      	cmp	r2, #1
 80059d6:	4682      	mov	sl, r0
 80059d8:	6123      	str	r3, [r4, #16]
 80059da:	dc02      	bgt.n	80059e2 <_printf_float+0x12a>
 80059dc:	6822      	ldr	r2, [r4, #0]
 80059de:	07d2      	lsls	r2, r2, #31
 80059e0:	d501      	bpl.n	80059e6 <_printf_float+0x12e>
 80059e2:	3301      	adds	r3, #1
 80059e4:	6123      	str	r3, [r4, #16]
 80059e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d0a6      	beq.n	800593c <_printf_float+0x84>
 80059ee:	232d      	movs	r3, #45	@ 0x2d
 80059f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059f4:	e7a2      	b.n	800593c <_printf_float+0x84>
 80059f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80059fa:	d1c4      	bne.n	8005986 <_printf_float+0xce>
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1c2      	bne.n	8005986 <_printf_float+0xce>
 8005a00:	2301      	movs	r3, #1
 8005a02:	e7bf      	b.n	8005984 <_printf_float+0xcc>
 8005a04:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005a08:	d9db      	bls.n	80059c2 <_printf_float+0x10a>
 8005a0a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8005a0e:	d118      	bne.n	8005a42 <_printf_float+0x18a>
 8005a10:	2900      	cmp	r1, #0
 8005a12:	6863      	ldr	r3, [r4, #4]
 8005a14:	dd0b      	ble.n	8005a2e <_printf_float+0x176>
 8005a16:	6121      	str	r1, [r4, #16]
 8005a18:	b913      	cbnz	r3, 8005a20 <_printf_float+0x168>
 8005a1a:	6822      	ldr	r2, [r4, #0]
 8005a1c:	07d0      	lsls	r0, r2, #31
 8005a1e:	d502      	bpl.n	8005a26 <_printf_float+0x16e>
 8005a20:	3301      	adds	r3, #1
 8005a22:	440b      	add	r3, r1
 8005a24:	6123      	str	r3, [r4, #16]
 8005a26:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005a28:	f04f 0a00 	mov.w	sl, #0
 8005a2c:	e7db      	b.n	80059e6 <_printf_float+0x12e>
 8005a2e:	b913      	cbnz	r3, 8005a36 <_printf_float+0x17e>
 8005a30:	6822      	ldr	r2, [r4, #0]
 8005a32:	07d2      	lsls	r2, r2, #31
 8005a34:	d501      	bpl.n	8005a3a <_printf_float+0x182>
 8005a36:	3302      	adds	r3, #2
 8005a38:	e7f4      	b.n	8005a24 <_printf_float+0x16c>
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e7f2      	b.n	8005a24 <_printf_float+0x16c>
 8005a3e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8005a42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a44:	4299      	cmp	r1, r3
 8005a46:	db05      	blt.n	8005a54 <_printf_float+0x19c>
 8005a48:	6823      	ldr	r3, [r4, #0]
 8005a4a:	6121      	str	r1, [r4, #16]
 8005a4c:	07d8      	lsls	r0, r3, #31
 8005a4e:	d5ea      	bpl.n	8005a26 <_printf_float+0x16e>
 8005a50:	1c4b      	adds	r3, r1, #1
 8005a52:	e7e7      	b.n	8005a24 <_printf_float+0x16c>
 8005a54:	2900      	cmp	r1, #0
 8005a56:	bfd4      	ite	le
 8005a58:	f1c1 0202 	rsble	r2, r1, #2
 8005a5c:	2201      	movgt	r2, #1
 8005a5e:	4413      	add	r3, r2
 8005a60:	e7e0      	b.n	8005a24 <_printf_float+0x16c>
 8005a62:	6823      	ldr	r3, [r4, #0]
 8005a64:	055a      	lsls	r2, r3, #21
 8005a66:	d407      	bmi.n	8005a78 <_printf_float+0x1c0>
 8005a68:	6923      	ldr	r3, [r4, #16]
 8005a6a:	4642      	mov	r2, r8
 8005a6c:	4631      	mov	r1, r6
 8005a6e:	4628      	mov	r0, r5
 8005a70:	47b8      	blx	r7
 8005a72:	3001      	adds	r0, #1
 8005a74:	d12a      	bne.n	8005acc <_printf_float+0x214>
 8005a76:	e76b      	b.n	8005950 <_printf_float+0x98>
 8005a78:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005a7c:	f240 80e0 	bls.w	8005c40 <_printf_float+0x388>
 8005a80:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005a84:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a8c:	d133      	bne.n	8005af6 <_printf_float+0x23e>
 8005a8e:	4a38      	ldr	r2, [pc, #224]	@ (8005b70 <_printf_float+0x2b8>)
 8005a90:	2301      	movs	r3, #1
 8005a92:	4631      	mov	r1, r6
 8005a94:	4628      	mov	r0, r5
 8005a96:	47b8      	blx	r7
 8005a98:	3001      	adds	r0, #1
 8005a9a:	f43f af59 	beq.w	8005950 <_printf_float+0x98>
 8005a9e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005aa2:	4543      	cmp	r3, r8
 8005aa4:	db02      	blt.n	8005aac <_printf_float+0x1f4>
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	07d8      	lsls	r0, r3, #31
 8005aaa:	d50f      	bpl.n	8005acc <_printf_float+0x214>
 8005aac:	9b05      	ldr	r3, [sp, #20]
 8005aae:	465a      	mov	r2, fp
 8005ab0:	4631      	mov	r1, r6
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	47b8      	blx	r7
 8005ab6:	3001      	adds	r0, #1
 8005ab8:	f43f af4a 	beq.w	8005950 <_printf_float+0x98>
 8005abc:	f04f 0900 	mov.w	r9, #0
 8005ac0:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ac4:	f104 0a1a 	add.w	sl, r4, #26
 8005ac8:	45c8      	cmp	r8, r9
 8005aca:	dc09      	bgt.n	8005ae0 <_printf_float+0x228>
 8005acc:	6823      	ldr	r3, [r4, #0]
 8005ace:	079b      	lsls	r3, r3, #30
 8005ad0:	f100 8107 	bmi.w	8005ce2 <_printf_float+0x42a>
 8005ad4:	68e0      	ldr	r0, [r4, #12]
 8005ad6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ad8:	4298      	cmp	r0, r3
 8005ada:	bfb8      	it	lt
 8005adc:	4618      	movlt	r0, r3
 8005ade:	e739      	b.n	8005954 <_printf_float+0x9c>
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	4652      	mov	r2, sl
 8005ae4:	4631      	mov	r1, r6
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	47b8      	blx	r7
 8005aea:	3001      	adds	r0, #1
 8005aec:	f43f af30 	beq.w	8005950 <_printf_float+0x98>
 8005af0:	f109 0901 	add.w	r9, r9, #1
 8005af4:	e7e8      	b.n	8005ac8 <_printf_float+0x210>
 8005af6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	dc3b      	bgt.n	8005b74 <_printf_float+0x2bc>
 8005afc:	4a1c      	ldr	r2, [pc, #112]	@ (8005b70 <_printf_float+0x2b8>)
 8005afe:	2301      	movs	r3, #1
 8005b00:	4631      	mov	r1, r6
 8005b02:	4628      	mov	r0, r5
 8005b04:	47b8      	blx	r7
 8005b06:	3001      	adds	r0, #1
 8005b08:	f43f af22 	beq.w	8005950 <_printf_float+0x98>
 8005b0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005b10:	ea59 0303 	orrs.w	r3, r9, r3
 8005b14:	d102      	bne.n	8005b1c <_printf_float+0x264>
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	07d9      	lsls	r1, r3, #31
 8005b1a:	d5d7      	bpl.n	8005acc <_printf_float+0x214>
 8005b1c:	9b05      	ldr	r3, [sp, #20]
 8005b1e:	465a      	mov	r2, fp
 8005b20:	4631      	mov	r1, r6
 8005b22:	4628      	mov	r0, r5
 8005b24:	47b8      	blx	r7
 8005b26:	3001      	adds	r0, #1
 8005b28:	f43f af12 	beq.w	8005950 <_printf_float+0x98>
 8005b2c:	f04f 0a00 	mov.w	sl, #0
 8005b30:	f104 0b1a 	add.w	fp, r4, #26
 8005b34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b36:	425b      	negs	r3, r3
 8005b38:	4553      	cmp	r3, sl
 8005b3a:	dc01      	bgt.n	8005b40 <_printf_float+0x288>
 8005b3c:	464b      	mov	r3, r9
 8005b3e:	e794      	b.n	8005a6a <_printf_float+0x1b2>
 8005b40:	2301      	movs	r3, #1
 8005b42:	465a      	mov	r2, fp
 8005b44:	4631      	mov	r1, r6
 8005b46:	4628      	mov	r0, r5
 8005b48:	47b8      	blx	r7
 8005b4a:	3001      	adds	r0, #1
 8005b4c:	f43f af00 	beq.w	8005950 <_printf_float+0x98>
 8005b50:	f10a 0a01 	add.w	sl, sl, #1
 8005b54:	e7ee      	b.n	8005b34 <_printf_float+0x27c>
 8005b56:	bf00      	nop
 8005b58:	ffffffff 	.word	0xffffffff
 8005b5c:	7fefffff 	.word	0x7fefffff
 8005b60:	08008488 	.word	0x08008488
 8005b64:	08008484 	.word	0x08008484
 8005b68:	08008490 	.word	0x08008490
 8005b6c:	0800848c 	.word	0x0800848c
 8005b70:	08008494 	.word	0x08008494
 8005b74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b7a:	4553      	cmp	r3, sl
 8005b7c:	bfa8      	it	ge
 8005b7e:	4653      	movge	r3, sl
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	4699      	mov	r9, r3
 8005b84:	dc37      	bgt.n	8005bf6 <_printf_float+0x33e>
 8005b86:	2300      	movs	r3, #0
 8005b88:	9307      	str	r3, [sp, #28]
 8005b8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b8e:	f104 021a 	add.w	r2, r4, #26
 8005b92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b94:	9907      	ldr	r1, [sp, #28]
 8005b96:	9306      	str	r3, [sp, #24]
 8005b98:	eba3 0309 	sub.w	r3, r3, r9
 8005b9c:	428b      	cmp	r3, r1
 8005b9e:	dc31      	bgt.n	8005c04 <_printf_float+0x34c>
 8005ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ba2:	459a      	cmp	sl, r3
 8005ba4:	dc3b      	bgt.n	8005c1e <_printf_float+0x366>
 8005ba6:	6823      	ldr	r3, [r4, #0]
 8005ba8:	07da      	lsls	r2, r3, #31
 8005baa:	d438      	bmi.n	8005c1e <_printf_float+0x366>
 8005bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bae:	ebaa 0903 	sub.w	r9, sl, r3
 8005bb2:	9b06      	ldr	r3, [sp, #24]
 8005bb4:	ebaa 0303 	sub.w	r3, sl, r3
 8005bb8:	4599      	cmp	r9, r3
 8005bba:	bfa8      	it	ge
 8005bbc:	4699      	movge	r9, r3
 8005bbe:	f1b9 0f00 	cmp.w	r9, #0
 8005bc2:	dc34      	bgt.n	8005c2e <_printf_float+0x376>
 8005bc4:	f04f 0800 	mov.w	r8, #0
 8005bc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bcc:	f104 0b1a 	add.w	fp, r4, #26
 8005bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bd2:	ebaa 0303 	sub.w	r3, sl, r3
 8005bd6:	eba3 0309 	sub.w	r3, r3, r9
 8005bda:	4543      	cmp	r3, r8
 8005bdc:	f77f af76 	ble.w	8005acc <_printf_float+0x214>
 8005be0:	2301      	movs	r3, #1
 8005be2:	465a      	mov	r2, fp
 8005be4:	4631      	mov	r1, r6
 8005be6:	4628      	mov	r0, r5
 8005be8:	47b8      	blx	r7
 8005bea:	3001      	adds	r0, #1
 8005bec:	f43f aeb0 	beq.w	8005950 <_printf_float+0x98>
 8005bf0:	f108 0801 	add.w	r8, r8, #1
 8005bf4:	e7ec      	b.n	8005bd0 <_printf_float+0x318>
 8005bf6:	4642      	mov	r2, r8
 8005bf8:	4631      	mov	r1, r6
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	47b8      	blx	r7
 8005bfe:	3001      	adds	r0, #1
 8005c00:	d1c1      	bne.n	8005b86 <_printf_float+0x2ce>
 8005c02:	e6a5      	b.n	8005950 <_printf_float+0x98>
 8005c04:	2301      	movs	r3, #1
 8005c06:	4631      	mov	r1, r6
 8005c08:	4628      	mov	r0, r5
 8005c0a:	9206      	str	r2, [sp, #24]
 8005c0c:	47b8      	blx	r7
 8005c0e:	3001      	adds	r0, #1
 8005c10:	f43f ae9e 	beq.w	8005950 <_printf_float+0x98>
 8005c14:	9b07      	ldr	r3, [sp, #28]
 8005c16:	9a06      	ldr	r2, [sp, #24]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	9307      	str	r3, [sp, #28]
 8005c1c:	e7b9      	b.n	8005b92 <_printf_float+0x2da>
 8005c1e:	9b05      	ldr	r3, [sp, #20]
 8005c20:	465a      	mov	r2, fp
 8005c22:	4631      	mov	r1, r6
 8005c24:	4628      	mov	r0, r5
 8005c26:	47b8      	blx	r7
 8005c28:	3001      	adds	r0, #1
 8005c2a:	d1bf      	bne.n	8005bac <_printf_float+0x2f4>
 8005c2c:	e690      	b.n	8005950 <_printf_float+0x98>
 8005c2e:	9a06      	ldr	r2, [sp, #24]
 8005c30:	464b      	mov	r3, r9
 8005c32:	4442      	add	r2, r8
 8005c34:	4631      	mov	r1, r6
 8005c36:	4628      	mov	r0, r5
 8005c38:	47b8      	blx	r7
 8005c3a:	3001      	adds	r0, #1
 8005c3c:	d1c2      	bne.n	8005bc4 <_printf_float+0x30c>
 8005c3e:	e687      	b.n	8005950 <_printf_float+0x98>
 8005c40:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8005c44:	f1b9 0f01 	cmp.w	r9, #1
 8005c48:	dc01      	bgt.n	8005c4e <_printf_float+0x396>
 8005c4a:	07db      	lsls	r3, r3, #31
 8005c4c:	d536      	bpl.n	8005cbc <_printf_float+0x404>
 8005c4e:	2301      	movs	r3, #1
 8005c50:	4642      	mov	r2, r8
 8005c52:	4631      	mov	r1, r6
 8005c54:	4628      	mov	r0, r5
 8005c56:	47b8      	blx	r7
 8005c58:	3001      	adds	r0, #1
 8005c5a:	f43f ae79 	beq.w	8005950 <_printf_float+0x98>
 8005c5e:	9b05      	ldr	r3, [sp, #20]
 8005c60:	465a      	mov	r2, fp
 8005c62:	4631      	mov	r1, r6
 8005c64:	4628      	mov	r0, r5
 8005c66:	47b8      	blx	r7
 8005c68:	3001      	adds	r0, #1
 8005c6a:	f43f ae71 	beq.w	8005950 <_printf_float+0x98>
 8005c6e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005c72:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c7a:	f109 39ff 	add.w	r9, r9, #4294967295
 8005c7e:	d018      	beq.n	8005cb2 <_printf_float+0x3fa>
 8005c80:	464b      	mov	r3, r9
 8005c82:	f108 0201 	add.w	r2, r8, #1
 8005c86:	4631      	mov	r1, r6
 8005c88:	4628      	mov	r0, r5
 8005c8a:	47b8      	blx	r7
 8005c8c:	3001      	adds	r0, #1
 8005c8e:	d10c      	bne.n	8005caa <_printf_float+0x3f2>
 8005c90:	e65e      	b.n	8005950 <_printf_float+0x98>
 8005c92:	2301      	movs	r3, #1
 8005c94:	465a      	mov	r2, fp
 8005c96:	4631      	mov	r1, r6
 8005c98:	4628      	mov	r0, r5
 8005c9a:	47b8      	blx	r7
 8005c9c:	3001      	adds	r0, #1
 8005c9e:	f43f ae57 	beq.w	8005950 <_printf_float+0x98>
 8005ca2:	f108 0801 	add.w	r8, r8, #1
 8005ca6:	45c8      	cmp	r8, r9
 8005ca8:	dbf3      	blt.n	8005c92 <_printf_float+0x3da>
 8005caa:	4653      	mov	r3, sl
 8005cac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005cb0:	e6dc      	b.n	8005a6c <_printf_float+0x1b4>
 8005cb2:	f04f 0800 	mov.w	r8, #0
 8005cb6:	f104 0b1a 	add.w	fp, r4, #26
 8005cba:	e7f4      	b.n	8005ca6 <_printf_float+0x3ee>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	4642      	mov	r2, r8
 8005cc0:	e7e1      	b.n	8005c86 <_printf_float+0x3ce>
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	464a      	mov	r2, r9
 8005cc6:	4631      	mov	r1, r6
 8005cc8:	4628      	mov	r0, r5
 8005cca:	47b8      	blx	r7
 8005ccc:	3001      	adds	r0, #1
 8005cce:	f43f ae3f 	beq.w	8005950 <_printf_float+0x98>
 8005cd2:	f108 0801 	add.w	r8, r8, #1
 8005cd6:	68e3      	ldr	r3, [r4, #12]
 8005cd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005cda:	1a5b      	subs	r3, r3, r1
 8005cdc:	4543      	cmp	r3, r8
 8005cde:	dcf0      	bgt.n	8005cc2 <_printf_float+0x40a>
 8005ce0:	e6f8      	b.n	8005ad4 <_printf_float+0x21c>
 8005ce2:	f04f 0800 	mov.w	r8, #0
 8005ce6:	f104 0919 	add.w	r9, r4, #25
 8005cea:	e7f4      	b.n	8005cd6 <_printf_float+0x41e>

08005cec <_printf_common>:
 8005cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cf0:	4616      	mov	r6, r2
 8005cf2:	4698      	mov	r8, r3
 8005cf4:	688a      	ldr	r2, [r1, #8]
 8005cf6:	690b      	ldr	r3, [r1, #16]
 8005cf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	bfb8      	it	lt
 8005d00:	4613      	movlt	r3, r2
 8005d02:	6033      	str	r3, [r6, #0]
 8005d04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d08:	4607      	mov	r7, r0
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	b10a      	cbz	r2, 8005d12 <_printf_common+0x26>
 8005d0e:	3301      	adds	r3, #1
 8005d10:	6033      	str	r3, [r6, #0]
 8005d12:	6823      	ldr	r3, [r4, #0]
 8005d14:	0699      	lsls	r1, r3, #26
 8005d16:	bf42      	ittt	mi
 8005d18:	6833      	ldrmi	r3, [r6, #0]
 8005d1a:	3302      	addmi	r3, #2
 8005d1c:	6033      	strmi	r3, [r6, #0]
 8005d1e:	6825      	ldr	r5, [r4, #0]
 8005d20:	f015 0506 	ands.w	r5, r5, #6
 8005d24:	d106      	bne.n	8005d34 <_printf_common+0x48>
 8005d26:	f104 0a19 	add.w	sl, r4, #25
 8005d2a:	68e3      	ldr	r3, [r4, #12]
 8005d2c:	6832      	ldr	r2, [r6, #0]
 8005d2e:	1a9b      	subs	r3, r3, r2
 8005d30:	42ab      	cmp	r3, r5
 8005d32:	dc26      	bgt.n	8005d82 <_printf_common+0x96>
 8005d34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d38:	6822      	ldr	r2, [r4, #0]
 8005d3a:	3b00      	subs	r3, #0
 8005d3c:	bf18      	it	ne
 8005d3e:	2301      	movne	r3, #1
 8005d40:	0692      	lsls	r2, r2, #26
 8005d42:	d42b      	bmi.n	8005d9c <_printf_common+0xb0>
 8005d44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d48:	4641      	mov	r1, r8
 8005d4a:	4638      	mov	r0, r7
 8005d4c:	47c8      	blx	r9
 8005d4e:	3001      	adds	r0, #1
 8005d50:	d01e      	beq.n	8005d90 <_printf_common+0xa4>
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	6922      	ldr	r2, [r4, #16]
 8005d56:	f003 0306 	and.w	r3, r3, #6
 8005d5a:	2b04      	cmp	r3, #4
 8005d5c:	bf02      	ittt	eq
 8005d5e:	68e5      	ldreq	r5, [r4, #12]
 8005d60:	6833      	ldreq	r3, [r6, #0]
 8005d62:	1aed      	subeq	r5, r5, r3
 8005d64:	68a3      	ldr	r3, [r4, #8]
 8005d66:	bf0c      	ite	eq
 8005d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d6c:	2500      	movne	r5, #0
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	bfc4      	itt	gt
 8005d72:	1a9b      	subgt	r3, r3, r2
 8005d74:	18ed      	addgt	r5, r5, r3
 8005d76:	2600      	movs	r6, #0
 8005d78:	341a      	adds	r4, #26
 8005d7a:	42b5      	cmp	r5, r6
 8005d7c:	d11a      	bne.n	8005db4 <_printf_common+0xc8>
 8005d7e:	2000      	movs	r0, #0
 8005d80:	e008      	b.n	8005d94 <_printf_common+0xa8>
 8005d82:	2301      	movs	r3, #1
 8005d84:	4652      	mov	r2, sl
 8005d86:	4641      	mov	r1, r8
 8005d88:	4638      	mov	r0, r7
 8005d8a:	47c8      	blx	r9
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	d103      	bne.n	8005d98 <_printf_common+0xac>
 8005d90:	f04f 30ff 	mov.w	r0, #4294967295
 8005d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d98:	3501      	adds	r5, #1
 8005d9a:	e7c6      	b.n	8005d2a <_printf_common+0x3e>
 8005d9c:	18e1      	adds	r1, r4, r3
 8005d9e:	1c5a      	adds	r2, r3, #1
 8005da0:	2030      	movs	r0, #48	@ 0x30
 8005da2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005da6:	4422      	add	r2, r4
 8005da8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005dac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005db0:	3302      	adds	r3, #2
 8005db2:	e7c7      	b.n	8005d44 <_printf_common+0x58>
 8005db4:	2301      	movs	r3, #1
 8005db6:	4622      	mov	r2, r4
 8005db8:	4641      	mov	r1, r8
 8005dba:	4638      	mov	r0, r7
 8005dbc:	47c8      	blx	r9
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	d0e6      	beq.n	8005d90 <_printf_common+0xa4>
 8005dc2:	3601      	adds	r6, #1
 8005dc4:	e7d9      	b.n	8005d7a <_printf_common+0x8e>
	...

08005dc8 <_printf_i>:
 8005dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dcc:	7e0f      	ldrb	r7, [r1, #24]
 8005dce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005dd0:	2f78      	cmp	r7, #120	@ 0x78
 8005dd2:	4691      	mov	r9, r2
 8005dd4:	4680      	mov	r8, r0
 8005dd6:	460c      	mov	r4, r1
 8005dd8:	469a      	mov	sl, r3
 8005dda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005dde:	d807      	bhi.n	8005df0 <_printf_i+0x28>
 8005de0:	2f62      	cmp	r7, #98	@ 0x62
 8005de2:	d80a      	bhi.n	8005dfa <_printf_i+0x32>
 8005de4:	2f00      	cmp	r7, #0
 8005de6:	f000 80d1 	beq.w	8005f8c <_printf_i+0x1c4>
 8005dea:	2f58      	cmp	r7, #88	@ 0x58
 8005dec:	f000 80b8 	beq.w	8005f60 <_printf_i+0x198>
 8005df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005df4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005df8:	e03a      	b.n	8005e70 <_printf_i+0xa8>
 8005dfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005dfe:	2b15      	cmp	r3, #21
 8005e00:	d8f6      	bhi.n	8005df0 <_printf_i+0x28>
 8005e02:	a101      	add	r1, pc, #4	@ (adr r1, 8005e08 <_printf_i+0x40>)
 8005e04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e08:	08005e61 	.word	0x08005e61
 8005e0c:	08005e75 	.word	0x08005e75
 8005e10:	08005df1 	.word	0x08005df1
 8005e14:	08005df1 	.word	0x08005df1
 8005e18:	08005df1 	.word	0x08005df1
 8005e1c:	08005df1 	.word	0x08005df1
 8005e20:	08005e75 	.word	0x08005e75
 8005e24:	08005df1 	.word	0x08005df1
 8005e28:	08005df1 	.word	0x08005df1
 8005e2c:	08005df1 	.word	0x08005df1
 8005e30:	08005df1 	.word	0x08005df1
 8005e34:	08005f73 	.word	0x08005f73
 8005e38:	08005e9f 	.word	0x08005e9f
 8005e3c:	08005f2d 	.word	0x08005f2d
 8005e40:	08005df1 	.word	0x08005df1
 8005e44:	08005df1 	.word	0x08005df1
 8005e48:	08005f95 	.word	0x08005f95
 8005e4c:	08005df1 	.word	0x08005df1
 8005e50:	08005e9f 	.word	0x08005e9f
 8005e54:	08005df1 	.word	0x08005df1
 8005e58:	08005df1 	.word	0x08005df1
 8005e5c:	08005f35 	.word	0x08005f35
 8005e60:	6833      	ldr	r3, [r6, #0]
 8005e62:	1d1a      	adds	r2, r3, #4
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6032      	str	r2, [r6, #0]
 8005e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e70:	2301      	movs	r3, #1
 8005e72:	e09c      	b.n	8005fae <_printf_i+0x1e6>
 8005e74:	6833      	ldr	r3, [r6, #0]
 8005e76:	6820      	ldr	r0, [r4, #0]
 8005e78:	1d19      	adds	r1, r3, #4
 8005e7a:	6031      	str	r1, [r6, #0]
 8005e7c:	0606      	lsls	r6, r0, #24
 8005e7e:	d501      	bpl.n	8005e84 <_printf_i+0xbc>
 8005e80:	681d      	ldr	r5, [r3, #0]
 8005e82:	e003      	b.n	8005e8c <_printf_i+0xc4>
 8005e84:	0645      	lsls	r5, r0, #25
 8005e86:	d5fb      	bpl.n	8005e80 <_printf_i+0xb8>
 8005e88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e8c:	2d00      	cmp	r5, #0
 8005e8e:	da03      	bge.n	8005e98 <_printf_i+0xd0>
 8005e90:	232d      	movs	r3, #45	@ 0x2d
 8005e92:	426d      	negs	r5, r5
 8005e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e98:	4858      	ldr	r0, [pc, #352]	@ (8005ffc <_printf_i+0x234>)
 8005e9a:	230a      	movs	r3, #10
 8005e9c:	e011      	b.n	8005ec2 <_printf_i+0xfa>
 8005e9e:	6821      	ldr	r1, [r4, #0]
 8005ea0:	6833      	ldr	r3, [r6, #0]
 8005ea2:	0608      	lsls	r0, r1, #24
 8005ea4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ea8:	d402      	bmi.n	8005eb0 <_printf_i+0xe8>
 8005eaa:	0649      	lsls	r1, r1, #25
 8005eac:	bf48      	it	mi
 8005eae:	b2ad      	uxthmi	r5, r5
 8005eb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005eb2:	4852      	ldr	r0, [pc, #328]	@ (8005ffc <_printf_i+0x234>)
 8005eb4:	6033      	str	r3, [r6, #0]
 8005eb6:	bf14      	ite	ne
 8005eb8:	230a      	movne	r3, #10
 8005eba:	2308      	moveq	r3, #8
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ec2:	6866      	ldr	r6, [r4, #4]
 8005ec4:	60a6      	str	r6, [r4, #8]
 8005ec6:	2e00      	cmp	r6, #0
 8005ec8:	db05      	blt.n	8005ed6 <_printf_i+0x10e>
 8005eca:	6821      	ldr	r1, [r4, #0]
 8005ecc:	432e      	orrs	r6, r5
 8005ece:	f021 0104 	bic.w	r1, r1, #4
 8005ed2:	6021      	str	r1, [r4, #0]
 8005ed4:	d04b      	beq.n	8005f6e <_printf_i+0x1a6>
 8005ed6:	4616      	mov	r6, r2
 8005ed8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005edc:	fb03 5711 	mls	r7, r3, r1, r5
 8005ee0:	5dc7      	ldrb	r7, [r0, r7]
 8005ee2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ee6:	462f      	mov	r7, r5
 8005ee8:	42bb      	cmp	r3, r7
 8005eea:	460d      	mov	r5, r1
 8005eec:	d9f4      	bls.n	8005ed8 <_printf_i+0x110>
 8005eee:	2b08      	cmp	r3, #8
 8005ef0:	d10b      	bne.n	8005f0a <_printf_i+0x142>
 8005ef2:	6823      	ldr	r3, [r4, #0]
 8005ef4:	07df      	lsls	r7, r3, #31
 8005ef6:	d508      	bpl.n	8005f0a <_printf_i+0x142>
 8005ef8:	6923      	ldr	r3, [r4, #16]
 8005efa:	6861      	ldr	r1, [r4, #4]
 8005efc:	4299      	cmp	r1, r3
 8005efe:	bfde      	ittt	le
 8005f00:	2330      	movle	r3, #48	@ 0x30
 8005f02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f0a:	1b92      	subs	r2, r2, r6
 8005f0c:	6122      	str	r2, [r4, #16]
 8005f0e:	f8cd a000 	str.w	sl, [sp]
 8005f12:	464b      	mov	r3, r9
 8005f14:	aa03      	add	r2, sp, #12
 8005f16:	4621      	mov	r1, r4
 8005f18:	4640      	mov	r0, r8
 8005f1a:	f7ff fee7 	bl	8005cec <_printf_common>
 8005f1e:	3001      	adds	r0, #1
 8005f20:	d14a      	bne.n	8005fb8 <_printf_i+0x1f0>
 8005f22:	f04f 30ff 	mov.w	r0, #4294967295
 8005f26:	b004      	add	sp, #16
 8005f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	f043 0320 	orr.w	r3, r3, #32
 8005f32:	6023      	str	r3, [r4, #0]
 8005f34:	4832      	ldr	r0, [pc, #200]	@ (8006000 <_printf_i+0x238>)
 8005f36:	2778      	movs	r7, #120	@ 0x78
 8005f38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	6831      	ldr	r1, [r6, #0]
 8005f40:	061f      	lsls	r7, r3, #24
 8005f42:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f46:	d402      	bmi.n	8005f4e <_printf_i+0x186>
 8005f48:	065f      	lsls	r7, r3, #25
 8005f4a:	bf48      	it	mi
 8005f4c:	b2ad      	uxthmi	r5, r5
 8005f4e:	6031      	str	r1, [r6, #0]
 8005f50:	07d9      	lsls	r1, r3, #31
 8005f52:	bf44      	itt	mi
 8005f54:	f043 0320 	orrmi.w	r3, r3, #32
 8005f58:	6023      	strmi	r3, [r4, #0]
 8005f5a:	b11d      	cbz	r5, 8005f64 <_printf_i+0x19c>
 8005f5c:	2310      	movs	r3, #16
 8005f5e:	e7ad      	b.n	8005ebc <_printf_i+0xf4>
 8005f60:	4826      	ldr	r0, [pc, #152]	@ (8005ffc <_printf_i+0x234>)
 8005f62:	e7e9      	b.n	8005f38 <_printf_i+0x170>
 8005f64:	6823      	ldr	r3, [r4, #0]
 8005f66:	f023 0320 	bic.w	r3, r3, #32
 8005f6a:	6023      	str	r3, [r4, #0]
 8005f6c:	e7f6      	b.n	8005f5c <_printf_i+0x194>
 8005f6e:	4616      	mov	r6, r2
 8005f70:	e7bd      	b.n	8005eee <_printf_i+0x126>
 8005f72:	6833      	ldr	r3, [r6, #0]
 8005f74:	6825      	ldr	r5, [r4, #0]
 8005f76:	6961      	ldr	r1, [r4, #20]
 8005f78:	1d18      	adds	r0, r3, #4
 8005f7a:	6030      	str	r0, [r6, #0]
 8005f7c:	062e      	lsls	r6, r5, #24
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	d501      	bpl.n	8005f86 <_printf_i+0x1be>
 8005f82:	6019      	str	r1, [r3, #0]
 8005f84:	e002      	b.n	8005f8c <_printf_i+0x1c4>
 8005f86:	0668      	lsls	r0, r5, #25
 8005f88:	d5fb      	bpl.n	8005f82 <_printf_i+0x1ba>
 8005f8a:	8019      	strh	r1, [r3, #0]
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	6123      	str	r3, [r4, #16]
 8005f90:	4616      	mov	r6, r2
 8005f92:	e7bc      	b.n	8005f0e <_printf_i+0x146>
 8005f94:	6833      	ldr	r3, [r6, #0]
 8005f96:	1d1a      	adds	r2, r3, #4
 8005f98:	6032      	str	r2, [r6, #0]
 8005f9a:	681e      	ldr	r6, [r3, #0]
 8005f9c:	6862      	ldr	r2, [r4, #4]
 8005f9e:	2100      	movs	r1, #0
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f7fa f99d 	bl	80002e0 <memchr>
 8005fa6:	b108      	cbz	r0, 8005fac <_printf_i+0x1e4>
 8005fa8:	1b80      	subs	r0, r0, r6
 8005faa:	6060      	str	r0, [r4, #4]
 8005fac:	6863      	ldr	r3, [r4, #4]
 8005fae:	6123      	str	r3, [r4, #16]
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fb6:	e7aa      	b.n	8005f0e <_printf_i+0x146>
 8005fb8:	6923      	ldr	r3, [r4, #16]
 8005fba:	4632      	mov	r2, r6
 8005fbc:	4649      	mov	r1, r9
 8005fbe:	4640      	mov	r0, r8
 8005fc0:	47d0      	blx	sl
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	d0ad      	beq.n	8005f22 <_printf_i+0x15a>
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	079b      	lsls	r3, r3, #30
 8005fca:	d413      	bmi.n	8005ff4 <_printf_i+0x22c>
 8005fcc:	68e0      	ldr	r0, [r4, #12]
 8005fce:	9b03      	ldr	r3, [sp, #12]
 8005fd0:	4298      	cmp	r0, r3
 8005fd2:	bfb8      	it	lt
 8005fd4:	4618      	movlt	r0, r3
 8005fd6:	e7a6      	b.n	8005f26 <_printf_i+0x15e>
 8005fd8:	2301      	movs	r3, #1
 8005fda:	4632      	mov	r2, r6
 8005fdc:	4649      	mov	r1, r9
 8005fde:	4640      	mov	r0, r8
 8005fe0:	47d0      	blx	sl
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	d09d      	beq.n	8005f22 <_printf_i+0x15a>
 8005fe6:	3501      	adds	r5, #1
 8005fe8:	68e3      	ldr	r3, [r4, #12]
 8005fea:	9903      	ldr	r1, [sp, #12]
 8005fec:	1a5b      	subs	r3, r3, r1
 8005fee:	42ab      	cmp	r3, r5
 8005ff0:	dcf2      	bgt.n	8005fd8 <_printf_i+0x210>
 8005ff2:	e7eb      	b.n	8005fcc <_printf_i+0x204>
 8005ff4:	2500      	movs	r5, #0
 8005ff6:	f104 0619 	add.w	r6, r4, #25
 8005ffa:	e7f5      	b.n	8005fe8 <_printf_i+0x220>
 8005ffc:	08008496 	.word	0x08008496
 8006000:	080084a7 	.word	0x080084a7

08006004 <std>:
 8006004:	2300      	movs	r3, #0
 8006006:	b510      	push	{r4, lr}
 8006008:	4604      	mov	r4, r0
 800600a:	e9c0 3300 	strd	r3, r3, [r0]
 800600e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006012:	6083      	str	r3, [r0, #8]
 8006014:	8181      	strh	r1, [r0, #12]
 8006016:	6643      	str	r3, [r0, #100]	@ 0x64
 8006018:	81c2      	strh	r2, [r0, #14]
 800601a:	6183      	str	r3, [r0, #24]
 800601c:	4619      	mov	r1, r3
 800601e:	2208      	movs	r2, #8
 8006020:	305c      	adds	r0, #92	@ 0x5c
 8006022:	f000 f92a 	bl	800627a <memset>
 8006026:	4b0d      	ldr	r3, [pc, #52]	@ (800605c <std+0x58>)
 8006028:	6263      	str	r3, [r4, #36]	@ 0x24
 800602a:	4b0d      	ldr	r3, [pc, #52]	@ (8006060 <std+0x5c>)
 800602c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800602e:	4b0d      	ldr	r3, [pc, #52]	@ (8006064 <std+0x60>)
 8006030:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006032:	4b0d      	ldr	r3, [pc, #52]	@ (8006068 <std+0x64>)
 8006034:	6323      	str	r3, [r4, #48]	@ 0x30
 8006036:	4b0d      	ldr	r3, [pc, #52]	@ (800606c <std+0x68>)
 8006038:	6224      	str	r4, [r4, #32]
 800603a:	429c      	cmp	r4, r3
 800603c:	d006      	beq.n	800604c <std+0x48>
 800603e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006042:	4294      	cmp	r4, r2
 8006044:	d002      	beq.n	800604c <std+0x48>
 8006046:	33d0      	adds	r3, #208	@ 0xd0
 8006048:	429c      	cmp	r4, r3
 800604a:	d105      	bne.n	8006058 <std+0x54>
 800604c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006054:	f000 b98e 	b.w	8006374 <__retarget_lock_init_recursive>
 8006058:	bd10      	pop	{r4, pc}
 800605a:	bf00      	nop
 800605c:	080061f5 	.word	0x080061f5
 8006060:	08006217 	.word	0x08006217
 8006064:	0800624f 	.word	0x0800624f
 8006068:	08006273 	.word	0x08006273
 800606c:	24000498 	.word	0x24000498

08006070 <stdio_exit_handler>:
 8006070:	4a02      	ldr	r2, [pc, #8]	@ (800607c <stdio_exit_handler+0xc>)
 8006072:	4903      	ldr	r1, [pc, #12]	@ (8006080 <stdio_exit_handler+0x10>)
 8006074:	4803      	ldr	r0, [pc, #12]	@ (8006084 <stdio_exit_handler+0x14>)
 8006076:	f000 b869 	b.w	800614c <_fwalk_sglue>
 800607a:	bf00      	nop
 800607c:	24000018 	.word	0x24000018
 8006080:	08007bf9 	.word	0x08007bf9
 8006084:	24000028 	.word	0x24000028

08006088 <cleanup_stdio>:
 8006088:	6841      	ldr	r1, [r0, #4]
 800608a:	4b0c      	ldr	r3, [pc, #48]	@ (80060bc <cleanup_stdio+0x34>)
 800608c:	4299      	cmp	r1, r3
 800608e:	b510      	push	{r4, lr}
 8006090:	4604      	mov	r4, r0
 8006092:	d001      	beq.n	8006098 <cleanup_stdio+0x10>
 8006094:	f001 fdb0 	bl	8007bf8 <_fflush_r>
 8006098:	68a1      	ldr	r1, [r4, #8]
 800609a:	4b09      	ldr	r3, [pc, #36]	@ (80060c0 <cleanup_stdio+0x38>)
 800609c:	4299      	cmp	r1, r3
 800609e:	d002      	beq.n	80060a6 <cleanup_stdio+0x1e>
 80060a0:	4620      	mov	r0, r4
 80060a2:	f001 fda9 	bl	8007bf8 <_fflush_r>
 80060a6:	68e1      	ldr	r1, [r4, #12]
 80060a8:	4b06      	ldr	r3, [pc, #24]	@ (80060c4 <cleanup_stdio+0x3c>)
 80060aa:	4299      	cmp	r1, r3
 80060ac:	d004      	beq.n	80060b8 <cleanup_stdio+0x30>
 80060ae:	4620      	mov	r0, r4
 80060b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060b4:	f001 bda0 	b.w	8007bf8 <_fflush_r>
 80060b8:	bd10      	pop	{r4, pc}
 80060ba:	bf00      	nop
 80060bc:	24000498 	.word	0x24000498
 80060c0:	24000500 	.word	0x24000500
 80060c4:	24000568 	.word	0x24000568

080060c8 <global_stdio_init.part.0>:
 80060c8:	b510      	push	{r4, lr}
 80060ca:	4b0b      	ldr	r3, [pc, #44]	@ (80060f8 <global_stdio_init.part.0+0x30>)
 80060cc:	4c0b      	ldr	r4, [pc, #44]	@ (80060fc <global_stdio_init.part.0+0x34>)
 80060ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006100 <global_stdio_init.part.0+0x38>)
 80060d0:	601a      	str	r2, [r3, #0]
 80060d2:	4620      	mov	r0, r4
 80060d4:	2200      	movs	r2, #0
 80060d6:	2104      	movs	r1, #4
 80060d8:	f7ff ff94 	bl	8006004 <std>
 80060dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80060e0:	2201      	movs	r2, #1
 80060e2:	2109      	movs	r1, #9
 80060e4:	f7ff ff8e 	bl	8006004 <std>
 80060e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80060ec:	2202      	movs	r2, #2
 80060ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f2:	2112      	movs	r1, #18
 80060f4:	f7ff bf86 	b.w	8006004 <std>
 80060f8:	240005d0 	.word	0x240005d0
 80060fc:	24000498 	.word	0x24000498
 8006100:	08006071 	.word	0x08006071

08006104 <__sfp_lock_acquire>:
 8006104:	4801      	ldr	r0, [pc, #4]	@ (800610c <__sfp_lock_acquire+0x8>)
 8006106:	f000 b936 	b.w	8006376 <__retarget_lock_acquire_recursive>
 800610a:	bf00      	nop
 800610c:	240005d9 	.word	0x240005d9

08006110 <__sfp_lock_release>:
 8006110:	4801      	ldr	r0, [pc, #4]	@ (8006118 <__sfp_lock_release+0x8>)
 8006112:	f000 b931 	b.w	8006378 <__retarget_lock_release_recursive>
 8006116:	bf00      	nop
 8006118:	240005d9 	.word	0x240005d9

0800611c <__sinit>:
 800611c:	b510      	push	{r4, lr}
 800611e:	4604      	mov	r4, r0
 8006120:	f7ff fff0 	bl	8006104 <__sfp_lock_acquire>
 8006124:	6a23      	ldr	r3, [r4, #32]
 8006126:	b11b      	cbz	r3, 8006130 <__sinit+0x14>
 8006128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800612c:	f7ff bff0 	b.w	8006110 <__sfp_lock_release>
 8006130:	4b04      	ldr	r3, [pc, #16]	@ (8006144 <__sinit+0x28>)
 8006132:	6223      	str	r3, [r4, #32]
 8006134:	4b04      	ldr	r3, [pc, #16]	@ (8006148 <__sinit+0x2c>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d1f5      	bne.n	8006128 <__sinit+0xc>
 800613c:	f7ff ffc4 	bl	80060c8 <global_stdio_init.part.0>
 8006140:	e7f2      	b.n	8006128 <__sinit+0xc>
 8006142:	bf00      	nop
 8006144:	08006089 	.word	0x08006089
 8006148:	240005d0 	.word	0x240005d0

0800614c <_fwalk_sglue>:
 800614c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006150:	4607      	mov	r7, r0
 8006152:	4688      	mov	r8, r1
 8006154:	4614      	mov	r4, r2
 8006156:	2600      	movs	r6, #0
 8006158:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800615c:	f1b9 0901 	subs.w	r9, r9, #1
 8006160:	d505      	bpl.n	800616e <_fwalk_sglue+0x22>
 8006162:	6824      	ldr	r4, [r4, #0]
 8006164:	2c00      	cmp	r4, #0
 8006166:	d1f7      	bne.n	8006158 <_fwalk_sglue+0xc>
 8006168:	4630      	mov	r0, r6
 800616a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800616e:	89ab      	ldrh	r3, [r5, #12]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d907      	bls.n	8006184 <_fwalk_sglue+0x38>
 8006174:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006178:	3301      	adds	r3, #1
 800617a:	d003      	beq.n	8006184 <_fwalk_sglue+0x38>
 800617c:	4629      	mov	r1, r5
 800617e:	4638      	mov	r0, r7
 8006180:	47c0      	blx	r8
 8006182:	4306      	orrs	r6, r0
 8006184:	3568      	adds	r5, #104	@ 0x68
 8006186:	e7e9      	b.n	800615c <_fwalk_sglue+0x10>

08006188 <sniprintf>:
 8006188:	b40c      	push	{r2, r3}
 800618a:	b530      	push	{r4, r5, lr}
 800618c:	4b18      	ldr	r3, [pc, #96]	@ (80061f0 <sniprintf+0x68>)
 800618e:	1e0c      	subs	r4, r1, #0
 8006190:	681d      	ldr	r5, [r3, #0]
 8006192:	b09d      	sub	sp, #116	@ 0x74
 8006194:	da08      	bge.n	80061a8 <sniprintf+0x20>
 8006196:	238b      	movs	r3, #139	@ 0x8b
 8006198:	602b      	str	r3, [r5, #0]
 800619a:	f04f 30ff 	mov.w	r0, #4294967295
 800619e:	b01d      	add	sp, #116	@ 0x74
 80061a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80061a4:	b002      	add	sp, #8
 80061a6:	4770      	bx	lr
 80061a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80061ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80061b0:	f04f 0300 	mov.w	r3, #0
 80061b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80061b6:	bf14      	ite	ne
 80061b8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80061bc:	4623      	moveq	r3, r4
 80061be:	9304      	str	r3, [sp, #16]
 80061c0:	9307      	str	r3, [sp, #28]
 80061c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80061c6:	9002      	str	r0, [sp, #8]
 80061c8:	9006      	str	r0, [sp, #24]
 80061ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 80061ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80061d0:	ab21      	add	r3, sp, #132	@ 0x84
 80061d2:	a902      	add	r1, sp, #8
 80061d4:	4628      	mov	r0, r5
 80061d6:	9301      	str	r3, [sp, #4]
 80061d8:	f001 fb8e 	bl	80078f8 <_svfiprintf_r>
 80061dc:	1c43      	adds	r3, r0, #1
 80061de:	bfbc      	itt	lt
 80061e0:	238b      	movlt	r3, #139	@ 0x8b
 80061e2:	602b      	strlt	r3, [r5, #0]
 80061e4:	2c00      	cmp	r4, #0
 80061e6:	d0da      	beq.n	800619e <sniprintf+0x16>
 80061e8:	9b02      	ldr	r3, [sp, #8]
 80061ea:	2200      	movs	r2, #0
 80061ec:	701a      	strb	r2, [r3, #0]
 80061ee:	e7d6      	b.n	800619e <sniprintf+0x16>
 80061f0:	24000024 	.word	0x24000024

080061f4 <__sread>:
 80061f4:	b510      	push	{r4, lr}
 80061f6:	460c      	mov	r4, r1
 80061f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061fc:	f000 f86c 	bl	80062d8 <_read_r>
 8006200:	2800      	cmp	r0, #0
 8006202:	bfab      	itete	ge
 8006204:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006206:	89a3      	ldrhlt	r3, [r4, #12]
 8006208:	181b      	addge	r3, r3, r0
 800620a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800620e:	bfac      	ite	ge
 8006210:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006212:	81a3      	strhlt	r3, [r4, #12]
 8006214:	bd10      	pop	{r4, pc}

08006216 <__swrite>:
 8006216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800621a:	461f      	mov	r7, r3
 800621c:	898b      	ldrh	r3, [r1, #12]
 800621e:	05db      	lsls	r3, r3, #23
 8006220:	4605      	mov	r5, r0
 8006222:	460c      	mov	r4, r1
 8006224:	4616      	mov	r6, r2
 8006226:	d505      	bpl.n	8006234 <__swrite+0x1e>
 8006228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800622c:	2302      	movs	r3, #2
 800622e:	2200      	movs	r2, #0
 8006230:	f000 f840 	bl	80062b4 <_lseek_r>
 8006234:	89a3      	ldrh	r3, [r4, #12]
 8006236:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800623a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800623e:	81a3      	strh	r3, [r4, #12]
 8006240:	4632      	mov	r2, r6
 8006242:	463b      	mov	r3, r7
 8006244:	4628      	mov	r0, r5
 8006246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800624a:	f000 b857 	b.w	80062fc <_write_r>

0800624e <__sseek>:
 800624e:	b510      	push	{r4, lr}
 8006250:	460c      	mov	r4, r1
 8006252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006256:	f000 f82d 	bl	80062b4 <_lseek_r>
 800625a:	1c43      	adds	r3, r0, #1
 800625c:	89a3      	ldrh	r3, [r4, #12]
 800625e:	bf15      	itete	ne
 8006260:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006262:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006266:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800626a:	81a3      	strheq	r3, [r4, #12]
 800626c:	bf18      	it	ne
 800626e:	81a3      	strhne	r3, [r4, #12]
 8006270:	bd10      	pop	{r4, pc}

08006272 <__sclose>:
 8006272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006276:	f000 b80d 	b.w	8006294 <_close_r>

0800627a <memset>:
 800627a:	4402      	add	r2, r0
 800627c:	4603      	mov	r3, r0
 800627e:	4293      	cmp	r3, r2
 8006280:	d100      	bne.n	8006284 <memset+0xa>
 8006282:	4770      	bx	lr
 8006284:	f803 1b01 	strb.w	r1, [r3], #1
 8006288:	e7f9      	b.n	800627e <memset+0x4>
	...

0800628c <_localeconv_r>:
 800628c:	4800      	ldr	r0, [pc, #0]	@ (8006290 <_localeconv_r+0x4>)
 800628e:	4770      	bx	lr
 8006290:	24000164 	.word	0x24000164

08006294 <_close_r>:
 8006294:	b538      	push	{r3, r4, r5, lr}
 8006296:	4d06      	ldr	r5, [pc, #24]	@ (80062b0 <_close_r+0x1c>)
 8006298:	2300      	movs	r3, #0
 800629a:	4604      	mov	r4, r0
 800629c:	4608      	mov	r0, r1
 800629e:	602b      	str	r3, [r5, #0]
 80062a0:	f7fa fedb 	bl	800105a <_close>
 80062a4:	1c43      	adds	r3, r0, #1
 80062a6:	d102      	bne.n	80062ae <_close_r+0x1a>
 80062a8:	682b      	ldr	r3, [r5, #0]
 80062aa:	b103      	cbz	r3, 80062ae <_close_r+0x1a>
 80062ac:	6023      	str	r3, [r4, #0]
 80062ae:	bd38      	pop	{r3, r4, r5, pc}
 80062b0:	240005d4 	.word	0x240005d4

080062b4 <_lseek_r>:
 80062b4:	b538      	push	{r3, r4, r5, lr}
 80062b6:	4d07      	ldr	r5, [pc, #28]	@ (80062d4 <_lseek_r+0x20>)
 80062b8:	4604      	mov	r4, r0
 80062ba:	4608      	mov	r0, r1
 80062bc:	4611      	mov	r1, r2
 80062be:	2200      	movs	r2, #0
 80062c0:	602a      	str	r2, [r5, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	f7fa fef0 	bl	80010a8 <_lseek>
 80062c8:	1c43      	adds	r3, r0, #1
 80062ca:	d102      	bne.n	80062d2 <_lseek_r+0x1e>
 80062cc:	682b      	ldr	r3, [r5, #0]
 80062ce:	b103      	cbz	r3, 80062d2 <_lseek_r+0x1e>
 80062d0:	6023      	str	r3, [r4, #0]
 80062d2:	bd38      	pop	{r3, r4, r5, pc}
 80062d4:	240005d4 	.word	0x240005d4

080062d8 <_read_r>:
 80062d8:	b538      	push	{r3, r4, r5, lr}
 80062da:	4d07      	ldr	r5, [pc, #28]	@ (80062f8 <_read_r+0x20>)
 80062dc:	4604      	mov	r4, r0
 80062de:	4608      	mov	r0, r1
 80062e0:	4611      	mov	r1, r2
 80062e2:	2200      	movs	r2, #0
 80062e4:	602a      	str	r2, [r5, #0]
 80062e6:	461a      	mov	r2, r3
 80062e8:	f7fa fe7e 	bl	8000fe8 <_read>
 80062ec:	1c43      	adds	r3, r0, #1
 80062ee:	d102      	bne.n	80062f6 <_read_r+0x1e>
 80062f0:	682b      	ldr	r3, [r5, #0]
 80062f2:	b103      	cbz	r3, 80062f6 <_read_r+0x1e>
 80062f4:	6023      	str	r3, [r4, #0]
 80062f6:	bd38      	pop	{r3, r4, r5, pc}
 80062f8:	240005d4 	.word	0x240005d4

080062fc <_write_r>:
 80062fc:	b538      	push	{r3, r4, r5, lr}
 80062fe:	4d07      	ldr	r5, [pc, #28]	@ (800631c <_write_r+0x20>)
 8006300:	4604      	mov	r4, r0
 8006302:	4608      	mov	r0, r1
 8006304:	4611      	mov	r1, r2
 8006306:	2200      	movs	r2, #0
 8006308:	602a      	str	r2, [r5, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	f7fa fe89 	bl	8001022 <_write>
 8006310:	1c43      	adds	r3, r0, #1
 8006312:	d102      	bne.n	800631a <_write_r+0x1e>
 8006314:	682b      	ldr	r3, [r5, #0]
 8006316:	b103      	cbz	r3, 800631a <_write_r+0x1e>
 8006318:	6023      	str	r3, [r4, #0]
 800631a:	bd38      	pop	{r3, r4, r5, pc}
 800631c:	240005d4 	.word	0x240005d4

08006320 <__errno>:
 8006320:	4b01      	ldr	r3, [pc, #4]	@ (8006328 <__errno+0x8>)
 8006322:	6818      	ldr	r0, [r3, #0]
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	24000024 	.word	0x24000024

0800632c <__libc_init_array>:
 800632c:	b570      	push	{r4, r5, r6, lr}
 800632e:	4d0d      	ldr	r5, [pc, #52]	@ (8006364 <__libc_init_array+0x38>)
 8006330:	4c0d      	ldr	r4, [pc, #52]	@ (8006368 <__libc_init_array+0x3c>)
 8006332:	1b64      	subs	r4, r4, r5
 8006334:	10a4      	asrs	r4, r4, #2
 8006336:	2600      	movs	r6, #0
 8006338:	42a6      	cmp	r6, r4
 800633a:	d109      	bne.n	8006350 <__libc_init_array+0x24>
 800633c:	4d0b      	ldr	r5, [pc, #44]	@ (800636c <__libc_init_array+0x40>)
 800633e:	4c0c      	ldr	r4, [pc, #48]	@ (8006370 <__libc_init_array+0x44>)
 8006340:	f001 fff8 	bl	8008334 <_init>
 8006344:	1b64      	subs	r4, r4, r5
 8006346:	10a4      	asrs	r4, r4, #2
 8006348:	2600      	movs	r6, #0
 800634a:	42a6      	cmp	r6, r4
 800634c:	d105      	bne.n	800635a <__libc_init_array+0x2e>
 800634e:	bd70      	pop	{r4, r5, r6, pc}
 8006350:	f855 3b04 	ldr.w	r3, [r5], #4
 8006354:	4798      	blx	r3
 8006356:	3601      	adds	r6, #1
 8006358:	e7ee      	b.n	8006338 <__libc_init_array+0xc>
 800635a:	f855 3b04 	ldr.w	r3, [r5], #4
 800635e:	4798      	blx	r3
 8006360:	3601      	adds	r6, #1
 8006362:	e7f2      	b.n	800634a <__libc_init_array+0x1e>
 8006364:	08008804 	.word	0x08008804
 8006368:	08008804 	.word	0x08008804
 800636c:	08008804 	.word	0x08008804
 8006370:	08008808 	.word	0x08008808

08006374 <__retarget_lock_init_recursive>:
 8006374:	4770      	bx	lr

08006376 <__retarget_lock_acquire_recursive>:
 8006376:	4770      	bx	lr

08006378 <__retarget_lock_release_recursive>:
 8006378:	4770      	bx	lr

0800637a <quorem>:
 800637a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800637e:	6903      	ldr	r3, [r0, #16]
 8006380:	690c      	ldr	r4, [r1, #16]
 8006382:	42a3      	cmp	r3, r4
 8006384:	4607      	mov	r7, r0
 8006386:	db7e      	blt.n	8006486 <quorem+0x10c>
 8006388:	3c01      	subs	r4, #1
 800638a:	f101 0814 	add.w	r8, r1, #20
 800638e:	00a3      	lsls	r3, r4, #2
 8006390:	f100 0514 	add.w	r5, r0, #20
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800639a:	9301      	str	r3, [sp, #4]
 800639c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063a4:	3301      	adds	r3, #1
 80063a6:	429a      	cmp	r2, r3
 80063a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80063b0:	d32e      	bcc.n	8006410 <quorem+0x96>
 80063b2:	f04f 0a00 	mov.w	sl, #0
 80063b6:	46c4      	mov	ip, r8
 80063b8:	46ae      	mov	lr, r5
 80063ba:	46d3      	mov	fp, sl
 80063bc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80063c0:	b298      	uxth	r0, r3
 80063c2:	fb06 a000 	mla	r0, r6, r0, sl
 80063c6:	0c02      	lsrs	r2, r0, #16
 80063c8:	0c1b      	lsrs	r3, r3, #16
 80063ca:	fb06 2303 	mla	r3, r6, r3, r2
 80063ce:	f8de 2000 	ldr.w	r2, [lr]
 80063d2:	b280      	uxth	r0, r0
 80063d4:	b292      	uxth	r2, r2
 80063d6:	1a12      	subs	r2, r2, r0
 80063d8:	445a      	add	r2, fp
 80063da:	f8de 0000 	ldr.w	r0, [lr]
 80063de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063e8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063ec:	b292      	uxth	r2, r2
 80063ee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063f2:	45e1      	cmp	r9, ip
 80063f4:	f84e 2b04 	str.w	r2, [lr], #4
 80063f8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063fc:	d2de      	bcs.n	80063bc <quorem+0x42>
 80063fe:	9b00      	ldr	r3, [sp, #0]
 8006400:	58eb      	ldr	r3, [r5, r3]
 8006402:	b92b      	cbnz	r3, 8006410 <quorem+0x96>
 8006404:	9b01      	ldr	r3, [sp, #4]
 8006406:	3b04      	subs	r3, #4
 8006408:	429d      	cmp	r5, r3
 800640a:	461a      	mov	r2, r3
 800640c:	d32f      	bcc.n	800646e <quorem+0xf4>
 800640e:	613c      	str	r4, [r7, #16]
 8006410:	4638      	mov	r0, r7
 8006412:	f001 f90d 	bl	8007630 <__mcmp>
 8006416:	2800      	cmp	r0, #0
 8006418:	db25      	blt.n	8006466 <quorem+0xec>
 800641a:	4629      	mov	r1, r5
 800641c:	2000      	movs	r0, #0
 800641e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006422:	f8d1 c000 	ldr.w	ip, [r1]
 8006426:	fa1f fe82 	uxth.w	lr, r2
 800642a:	fa1f f38c 	uxth.w	r3, ip
 800642e:	eba3 030e 	sub.w	r3, r3, lr
 8006432:	4403      	add	r3, r0
 8006434:	0c12      	lsrs	r2, r2, #16
 8006436:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800643a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800643e:	b29b      	uxth	r3, r3
 8006440:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006444:	45c1      	cmp	r9, r8
 8006446:	f841 3b04 	str.w	r3, [r1], #4
 800644a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800644e:	d2e6      	bcs.n	800641e <quorem+0xa4>
 8006450:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006454:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006458:	b922      	cbnz	r2, 8006464 <quorem+0xea>
 800645a:	3b04      	subs	r3, #4
 800645c:	429d      	cmp	r5, r3
 800645e:	461a      	mov	r2, r3
 8006460:	d30b      	bcc.n	800647a <quorem+0x100>
 8006462:	613c      	str	r4, [r7, #16]
 8006464:	3601      	adds	r6, #1
 8006466:	4630      	mov	r0, r6
 8006468:	b003      	add	sp, #12
 800646a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800646e:	6812      	ldr	r2, [r2, #0]
 8006470:	3b04      	subs	r3, #4
 8006472:	2a00      	cmp	r2, #0
 8006474:	d1cb      	bne.n	800640e <quorem+0x94>
 8006476:	3c01      	subs	r4, #1
 8006478:	e7c6      	b.n	8006408 <quorem+0x8e>
 800647a:	6812      	ldr	r2, [r2, #0]
 800647c:	3b04      	subs	r3, #4
 800647e:	2a00      	cmp	r2, #0
 8006480:	d1ef      	bne.n	8006462 <quorem+0xe8>
 8006482:	3c01      	subs	r4, #1
 8006484:	e7ea      	b.n	800645c <quorem+0xe2>
 8006486:	2000      	movs	r0, #0
 8006488:	e7ee      	b.n	8006468 <quorem+0xee>
 800648a:	0000      	movs	r0, r0
 800648c:	0000      	movs	r0, r0
	...

08006490 <_dtoa_r>:
 8006490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006494:	ed2d 8b02 	vpush	{d8}
 8006498:	69c7      	ldr	r7, [r0, #28]
 800649a:	b091      	sub	sp, #68	@ 0x44
 800649c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80064a0:	ec55 4b10 	vmov	r4, r5, d0
 80064a4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80064a6:	9107      	str	r1, [sp, #28]
 80064a8:	4681      	mov	r9, r0
 80064aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80064ac:	930d      	str	r3, [sp, #52]	@ 0x34
 80064ae:	b97f      	cbnz	r7, 80064d0 <_dtoa_r+0x40>
 80064b0:	2010      	movs	r0, #16
 80064b2:	f000 fd95 	bl	8006fe0 <malloc>
 80064b6:	4602      	mov	r2, r0
 80064b8:	f8c9 001c 	str.w	r0, [r9, #28]
 80064bc:	b920      	cbnz	r0, 80064c8 <_dtoa_r+0x38>
 80064be:	4ba0      	ldr	r3, [pc, #640]	@ (8006740 <_dtoa_r+0x2b0>)
 80064c0:	21ef      	movs	r1, #239	@ 0xef
 80064c2:	48a0      	ldr	r0, [pc, #640]	@ (8006744 <_dtoa_r+0x2b4>)
 80064c4:	f001 fbf8 	bl	8007cb8 <__assert_func>
 80064c8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80064cc:	6007      	str	r7, [r0, #0]
 80064ce:	60c7      	str	r7, [r0, #12]
 80064d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064d4:	6819      	ldr	r1, [r3, #0]
 80064d6:	b159      	cbz	r1, 80064f0 <_dtoa_r+0x60>
 80064d8:	685a      	ldr	r2, [r3, #4]
 80064da:	604a      	str	r2, [r1, #4]
 80064dc:	2301      	movs	r3, #1
 80064de:	4093      	lsls	r3, r2
 80064e0:	608b      	str	r3, [r1, #8]
 80064e2:	4648      	mov	r0, r9
 80064e4:	f000 fe72 	bl	80071cc <_Bfree>
 80064e8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064ec:	2200      	movs	r2, #0
 80064ee:	601a      	str	r2, [r3, #0]
 80064f0:	1e2b      	subs	r3, r5, #0
 80064f2:	bfbb      	ittet	lt
 80064f4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064f8:	9303      	strlt	r3, [sp, #12]
 80064fa:	2300      	movge	r3, #0
 80064fc:	2201      	movlt	r2, #1
 80064fe:	bfac      	ite	ge
 8006500:	6033      	strge	r3, [r6, #0]
 8006502:	6032      	strlt	r2, [r6, #0]
 8006504:	4b90      	ldr	r3, [pc, #576]	@ (8006748 <_dtoa_r+0x2b8>)
 8006506:	9e03      	ldr	r6, [sp, #12]
 8006508:	43b3      	bics	r3, r6
 800650a:	d110      	bne.n	800652e <_dtoa_r+0x9e>
 800650c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800650e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006512:	6013      	str	r3, [r2, #0]
 8006514:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006518:	4323      	orrs	r3, r4
 800651a:	f000 84e6 	beq.w	8006eea <_dtoa_r+0xa5a>
 800651e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006520:	4f8a      	ldr	r7, [pc, #552]	@ (800674c <_dtoa_r+0x2bc>)
 8006522:	2b00      	cmp	r3, #0
 8006524:	f000 84e8 	beq.w	8006ef8 <_dtoa_r+0xa68>
 8006528:	1cfb      	adds	r3, r7, #3
 800652a:	f000 bce3 	b.w	8006ef4 <_dtoa_r+0xa64>
 800652e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006532:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800653a:	d10a      	bne.n	8006552 <_dtoa_r+0xc2>
 800653c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800653e:	2301      	movs	r3, #1
 8006540:	6013      	str	r3, [r2, #0]
 8006542:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006544:	b113      	cbz	r3, 800654c <_dtoa_r+0xbc>
 8006546:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006548:	4b81      	ldr	r3, [pc, #516]	@ (8006750 <_dtoa_r+0x2c0>)
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	4f81      	ldr	r7, [pc, #516]	@ (8006754 <_dtoa_r+0x2c4>)
 800654e:	f000 bcd3 	b.w	8006ef8 <_dtoa_r+0xa68>
 8006552:	aa0e      	add	r2, sp, #56	@ 0x38
 8006554:	a90f      	add	r1, sp, #60	@ 0x3c
 8006556:	4648      	mov	r0, r9
 8006558:	eeb0 0b48 	vmov.f64	d0, d8
 800655c:	f001 f918 	bl	8007790 <__d2b>
 8006560:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8006564:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006566:	9001      	str	r0, [sp, #4]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d045      	beq.n	80065f8 <_dtoa_r+0x168>
 800656c:	eeb0 7b48 	vmov.f64	d7, d8
 8006570:	ee18 1a90 	vmov	r1, s17
 8006574:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006578:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800657c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006580:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006584:	2500      	movs	r5, #0
 8006586:	ee07 1a90 	vmov	s15, r1
 800658a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800658e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006728 <_dtoa_r+0x298>
 8006592:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006596:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006730 <_dtoa_r+0x2a0>
 800659a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800659e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006738 <_dtoa_r+0x2a8>
 80065a2:	ee07 3a90 	vmov	s15, r3
 80065a6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80065aa:	eeb0 7b46 	vmov.f64	d7, d6
 80065ae:	eea4 7b05 	vfma.f64	d7, d4, d5
 80065b2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80065b6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80065ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065be:	ee16 8a90 	vmov	r8, s13
 80065c2:	d508      	bpl.n	80065d6 <_dtoa_r+0x146>
 80065c4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80065c8:	eeb4 6b47 	vcmp.f64	d6, d7
 80065cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065d0:	bf18      	it	ne
 80065d2:	f108 38ff 	addne.w	r8, r8, #4294967295
 80065d6:	f1b8 0f16 	cmp.w	r8, #22
 80065da:	d82b      	bhi.n	8006634 <_dtoa_r+0x1a4>
 80065dc:	495e      	ldr	r1, [pc, #376]	@ (8006758 <_dtoa_r+0x2c8>)
 80065de:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80065e2:	ed91 7b00 	vldr	d7, [r1]
 80065e6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80065ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ee:	d501      	bpl.n	80065f4 <_dtoa_r+0x164>
 80065f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80065f4:	2100      	movs	r1, #0
 80065f6:	e01e      	b.n	8006636 <_dtoa_r+0x1a6>
 80065f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065fa:	4413      	add	r3, r2
 80065fc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8006600:	2920      	cmp	r1, #32
 8006602:	bfc1      	itttt	gt
 8006604:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8006608:	408e      	lslgt	r6, r1
 800660a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800660e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8006612:	bfd6      	itet	le
 8006614:	f1c1 0120 	rsble	r1, r1, #32
 8006618:	4331      	orrgt	r1, r6
 800661a:	fa04 f101 	lslle.w	r1, r4, r1
 800661e:	ee07 1a90 	vmov	s15, r1
 8006622:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006626:	3b01      	subs	r3, #1
 8006628:	ee17 1a90 	vmov	r1, s15
 800662c:	2501      	movs	r5, #1
 800662e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8006632:	e7a8      	b.n	8006586 <_dtoa_r+0xf6>
 8006634:	2101      	movs	r1, #1
 8006636:	1ad2      	subs	r2, r2, r3
 8006638:	1e53      	subs	r3, r2, #1
 800663a:	9306      	str	r3, [sp, #24]
 800663c:	bf45      	ittet	mi
 800663e:	f1c2 0301 	rsbmi	r3, r2, #1
 8006642:	9304      	strmi	r3, [sp, #16]
 8006644:	2300      	movpl	r3, #0
 8006646:	2300      	movmi	r3, #0
 8006648:	bf4c      	ite	mi
 800664a:	9306      	strmi	r3, [sp, #24]
 800664c:	9304      	strpl	r3, [sp, #16]
 800664e:	f1b8 0f00 	cmp.w	r8, #0
 8006652:	910c      	str	r1, [sp, #48]	@ 0x30
 8006654:	db18      	blt.n	8006688 <_dtoa_r+0x1f8>
 8006656:	9b06      	ldr	r3, [sp, #24]
 8006658:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800665c:	4443      	add	r3, r8
 800665e:	9306      	str	r3, [sp, #24]
 8006660:	2300      	movs	r3, #0
 8006662:	9a07      	ldr	r2, [sp, #28]
 8006664:	2a09      	cmp	r2, #9
 8006666:	d845      	bhi.n	80066f4 <_dtoa_r+0x264>
 8006668:	2a05      	cmp	r2, #5
 800666a:	bfc4      	itt	gt
 800666c:	3a04      	subgt	r2, #4
 800666e:	9207      	strgt	r2, [sp, #28]
 8006670:	9a07      	ldr	r2, [sp, #28]
 8006672:	f1a2 0202 	sub.w	r2, r2, #2
 8006676:	bfcc      	ite	gt
 8006678:	2400      	movgt	r4, #0
 800667a:	2401      	movle	r4, #1
 800667c:	2a03      	cmp	r2, #3
 800667e:	d844      	bhi.n	800670a <_dtoa_r+0x27a>
 8006680:	e8df f002 	tbb	[pc, r2]
 8006684:	0b173634 	.word	0x0b173634
 8006688:	9b04      	ldr	r3, [sp, #16]
 800668a:	2200      	movs	r2, #0
 800668c:	eba3 0308 	sub.w	r3, r3, r8
 8006690:	9304      	str	r3, [sp, #16]
 8006692:	920a      	str	r2, [sp, #40]	@ 0x28
 8006694:	f1c8 0300 	rsb	r3, r8, #0
 8006698:	e7e3      	b.n	8006662 <_dtoa_r+0x1d2>
 800669a:	2201      	movs	r2, #1
 800669c:	9208      	str	r2, [sp, #32]
 800669e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066a0:	eb08 0b02 	add.w	fp, r8, r2
 80066a4:	f10b 0a01 	add.w	sl, fp, #1
 80066a8:	4652      	mov	r2, sl
 80066aa:	2a01      	cmp	r2, #1
 80066ac:	bfb8      	it	lt
 80066ae:	2201      	movlt	r2, #1
 80066b0:	e006      	b.n	80066c0 <_dtoa_r+0x230>
 80066b2:	2201      	movs	r2, #1
 80066b4:	9208      	str	r2, [sp, #32]
 80066b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066b8:	2a00      	cmp	r2, #0
 80066ba:	dd29      	ble.n	8006710 <_dtoa_r+0x280>
 80066bc:	4693      	mov	fp, r2
 80066be:	4692      	mov	sl, r2
 80066c0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80066c4:	2100      	movs	r1, #0
 80066c6:	2004      	movs	r0, #4
 80066c8:	f100 0614 	add.w	r6, r0, #20
 80066cc:	4296      	cmp	r6, r2
 80066ce:	d926      	bls.n	800671e <_dtoa_r+0x28e>
 80066d0:	6079      	str	r1, [r7, #4]
 80066d2:	4648      	mov	r0, r9
 80066d4:	9305      	str	r3, [sp, #20]
 80066d6:	f000 fd39 	bl	800714c <_Balloc>
 80066da:	9b05      	ldr	r3, [sp, #20]
 80066dc:	4607      	mov	r7, r0
 80066de:	2800      	cmp	r0, #0
 80066e0:	d13e      	bne.n	8006760 <_dtoa_r+0x2d0>
 80066e2:	4b1e      	ldr	r3, [pc, #120]	@ (800675c <_dtoa_r+0x2cc>)
 80066e4:	4602      	mov	r2, r0
 80066e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80066ea:	e6ea      	b.n	80064c2 <_dtoa_r+0x32>
 80066ec:	2200      	movs	r2, #0
 80066ee:	e7e1      	b.n	80066b4 <_dtoa_r+0x224>
 80066f0:	2200      	movs	r2, #0
 80066f2:	e7d3      	b.n	800669c <_dtoa_r+0x20c>
 80066f4:	2401      	movs	r4, #1
 80066f6:	2200      	movs	r2, #0
 80066f8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80066fc:	f04f 3bff 	mov.w	fp, #4294967295
 8006700:	2100      	movs	r1, #0
 8006702:	46da      	mov	sl, fp
 8006704:	2212      	movs	r2, #18
 8006706:	9109      	str	r1, [sp, #36]	@ 0x24
 8006708:	e7da      	b.n	80066c0 <_dtoa_r+0x230>
 800670a:	2201      	movs	r2, #1
 800670c:	9208      	str	r2, [sp, #32]
 800670e:	e7f5      	b.n	80066fc <_dtoa_r+0x26c>
 8006710:	f04f 0b01 	mov.w	fp, #1
 8006714:	46da      	mov	sl, fp
 8006716:	465a      	mov	r2, fp
 8006718:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800671c:	e7d0      	b.n	80066c0 <_dtoa_r+0x230>
 800671e:	3101      	adds	r1, #1
 8006720:	0040      	lsls	r0, r0, #1
 8006722:	e7d1      	b.n	80066c8 <_dtoa_r+0x238>
 8006724:	f3af 8000 	nop.w
 8006728:	636f4361 	.word	0x636f4361
 800672c:	3fd287a7 	.word	0x3fd287a7
 8006730:	8b60c8b3 	.word	0x8b60c8b3
 8006734:	3fc68a28 	.word	0x3fc68a28
 8006738:	509f79fb 	.word	0x509f79fb
 800673c:	3fd34413 	.word	0x3fd34413
 8006740:	080084c5 	.word	0x080084c5
 8006744:	080084dc 	.word	0x080084dc
 8006748:	7ff00000 	.word	0x7ff00000
 800674c:	080084c1 	.word	0x080084c1
 8006750:	08008495 	.word	0x08008495
 8006754:	08008494 	.word	0x08008494
 8006758:	08008630 	.word	0x08008630
 800675c:	08008534 	.word	0x08008534
 8006760:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8006764:	f1ba 0f0e 	cmp.w	sl, #14
 8006768:	6010      	str	r0, [r2, #0]
 800676a:	d86e      	bhi.n	800684a <_dtoa_r+0x3ba>
 800676c:	2c00      	cmp	r4, #0
 800676e:	d06c      	beq.n	800684a <_dtoa_r+0x3ba>
 8006770:	f1b8 0f00 	cmp.w	r8, #0
 8006774:	f340 80b4 	ble.w	80068e0 <_dtoa_r+0x450>
 8006778:	4ac8      	ldr	r2, [pc, #800]	@ (8006a9c <_dtoa_r+0x60c>)
 800677a:	f008 010f 	and.w	r1, r8, #15
 800677e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006782:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8006786:	ed92 7b00 	vldr	d7, [r2]
 800678a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800678e:	f000 809b 	beq.w	80068c8 <_dtoa_r+0x438>
 8006792:	4ac3      	ldr	r2, [pc, #780]	@ (8006aa0 <_dtoa_r+0x610>)
 8006794:	ed92 6b08 	vldr	d6, [r2, #32]
 8006798:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800679c:	ed8d 6b02 	vstr	d6, [sp, #8]
 80067a0:	f001 010f 	and.w	r1, r1, #15
 80067a4:	2203      	movs	r2, #3
 80067a6:	48be      	ldr	r0, [pc, #760]	@ (8006aa0 <_dtoa_r+0x610>)
 80067a8:	2900      	cmp	r1, #0
 80067aa:	f040 808f 	bne.w	80068cc <_dtoa_r+0x43c>
 80067ae:	ed9d 6b02 	vldr	d6, [sp, #8]
 80067b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80067b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80067ba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80067bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80067c0:	2900      	cmp	r1, #0
 80067c2:	f000 80b3 	beq.w	800692c <_dtoa_r+0x49c>
 80067c6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80067ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80067ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067d2:	f140 80ab 	bpl.w	800692c <_dtoa_r+0x49c>
 80067d6:	f1ba 0f00 	cmp.w	sl, #0
 80067da:	f000 80a7 	beq.w	800692c <_dtoa_r+0x49c>
 80067de:	f1bb 0f00 	cmp.w	fp, #0
 80067e2:	dd30      	ble.n	8006846 <_dtoa_r+0x3b6>
 80067e4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80067e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80067ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80067f0:	f108 31ff 	add.w	r1, r8, #4294967295
 80067f4:	9105      	str	r1, [sp, #20]
 80067f6:	3201      	adds	r2, #1
 80067f8:	465c      	mov	r4, fp
 80067fa:	ed9d 6b02 	vldr	d6, [sp, #8]
 80067fe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8006802:	ee07 2a90 	vmov	s15, r2
 8006806:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800680a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800680e:	ee15 2a90 	vmov	r2, s11
 8006812:	ec51 0b15 	vmov	r0, r1, d5
 8006816:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800681a:	2c00      	cmp	r4, #0
 800681c:	f040 808a 	bne.w	8006934 <_dtoa_r+0x4a4>
 8006820:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006824:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006828:	ec41 0b17 	vmov	d7, r0, r1
 800682c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006834:	f300 826a 	bgt.w	8006d0c <_dtoa_r+0x87c>
 8006838:	eeb1 7b47 	vneg.f64	d7, d7
 800683c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006844:	d423      	bmi.n	800688e <_dtoa_r+0x3fe>
 8006846:	ed8d 8b02 	vstr	d8, [sp, #8]
 800684a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800684c:	2a00      	cmp	r2, #0
 800684e:	f2c0 8129 	blt.w	8006aa4 <_dtoa_r+0x614>
 8006852:	f1b8 0f0e 	cmp.w	r8, #14
 8006856:	f300 8125 	bgt.w	8006aa4 <_dtoa_r+0x614>
 800685a:	4b90      	ldr	r3, [pc, #576]	@ (8006a9c <_dtoa_r+0x60c>)
 800685c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006860:	ed93 6b00 	vldr	d6, [r3]
 8006864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006866:	2b00      	cmp	r3, #0
 8006868:	f280 80c8 	bge.w	80069fc <_dtoa_r+0x56c>
 800686c:	f1ba 0f00 	cmp.w	sl, #0
 8006870:	f300 80c4 	bgt.w	80069fc <_dtoa_r+0x56c>
 8006874:	d10b      	bne.n	800688e <_dtoa_r+0x3fe>
 8006876:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800687a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800687e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006882:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800688a:	f2c0 823c 	blt.w	8006d06 <_dtoa_r+0x876>
 800688e:	2400      	movs	r4, #0
 8006890:	4625      	mov	r5, r4
 8006892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006894:	43db      	mvns	r3, r3
 8006896:	9305      	str	r3, [sp, #20]
 8006898:	463e      	mov	r6, r7
 800689a:	f04f 0800 	mov.w	r8, #0
 800689e:	4621      	mov	r1, r4
 80068a0:	4648      	mov	r0, r9
 80068a2:	f000 fc93 	bl	80071cc <_Bfree>
 80068a6:	2d00      	cmp	r5, #0
 80068a8:	f000 80a2 	beq.w	80069f0 <_dtoa_r+0x560>
 80068ac:	f1b8 0f00 	cmp.w	r8, #0
 80068b0:	d005      	beq.n	80068be <_dtoa_r+0x42e>
 80068b2:	45a8      	cmp	r8, r5
 80068b4:	d003      	beq.n	80068be <_dtoa_r+0x42e>
 80068b6:	4641      	mov	r1, r8
 80068b8:	4648      	mov	r0, r9
 80068ba:	f000 fc87 	bl	80071cc <_Bfree>
 80068be:	4629      	mov	r1, r5
 80068c0:	4648      	mov	r0, r9
 80068c2:	f000 fc83 	bl	80071cc <_Bfree>
 80068c6:	e093      	b.n	80069f0 <_dtoa_r+0x560>
 80068c8:	2202      	movs	r2, #2
 80068ca:	e76c      	b.n	80067a6 <_dtoa_r+0x316>
 80068cc:	07cc      	lsls	r4, r1, #31
 80068ce:	d504      	bpl.n	80068da <_dtoa_r+0x44a>
 80068d0:	ed90 6b00 	vldr	d6, [r0]
 80068d4:	3201      	adds	r2, #1
 80068d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80068da:	1049      	asrs	r1, r1, #1
 80068dc:	3008      	adds	r0, #8
 80068de:	e763      	b.n	80067a8 <_dtoa_r+0x318>
 80068e0:	d022      	beq.n	8006928 <_dtoa_r+0x498>
 80068e2:	f1c8 0100 	rsb	r1, r8, #0
 80068e6:	4a6d      	ldr	r2, [pc, #436]	@ (8006a9c <_dtoa_r+0x60c>)
 80068e8:	f001 000f 	and.w	r0, r1, #15
 80068ec:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80068f0:	ed92 7b00 	vldr	d7, [r2]
 80068f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80068f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80068fc:	4868      	ldr	r0, [pc, #416]	@ (8006aa0 <_dtoa_r+0x610>)
 80068fe:	1109      	asrs	r1, r1, #4
 8006900:	2400      	movs	r4, #0
 8006902:	2202      	movs	r2, #2
 8006904:	b929      	cbnz	r1, 8006912 <_dtoa_r+0x482>
 8006906:	2c00      	cmp	r4, #0
 8006908:	f43f af57 	beq.w	80067ba <_dtoa_r+0x32a>
 800690c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006910:	e753      	b.n	80067ba <_dtoa_r+0x32a>
 8006912:	07ce      	lsls	r6, r1, #31
 8006914:	d505      	bpl.n	8006922 <_dtoa_r+0x492>
 8006916:	ed90 6b00 	vldr	d6, [r0]
 800691a:	3201      	adds	r2, #1
 800691c:	2401      	movs	r4, #1
 800691e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006922:	1049      	asrs	r1, r1, #1
 8006924:	3008      	adds	r0, #8
 8006926:	e7ed      	b.n	8006904 <_dtoa_r+0x474>
 8006928:	2202      	movs	r2, #2
 800692a:	e746      	b.n	80067ba <_dtoa_r+0x32a>
 800692c:	f8cd 8014 	str.w	r8, [sp, #20]
 8006930:	4654      	mov	r4, sl
 8006932:	e762      	b.n	80067fa <_dtoa_r+0x36a>
 8006934:	4a59      	ldr	r2, [pc, #356]	@ (8006a9c <_dtoa_r+0x60c>)
 8006936:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800693a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800693e:	9a08      	ldr	r2, [sp, #32]
 8006940:	ec41 0b17 	vmov	d7, r0, r1
 8006944:	443c      	add	r4, r7
 8006946:	b34a      	cbz	r2, 800699c <_dtoa_r+0x50c>
 8006948:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800694c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8006950:	463e      	mov	r6, r7
 8006952:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006956:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800695a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800695e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006962:	ee14 2a90 	vmov	r2, s9
 8006966:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800696a:	3230      	adds	r2, #48	@ 0x30
 800696c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006970:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006978:	f806 2b01 	strb.w	r2, [r6], #1
 800697c:	d438      	bmi.n	80069f0 <_dtoa_r+0x560>
 800697e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006982:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800698a:	d46e      	bmi.n	8006a6a <_dtoa_r+0x5da>
 800698c:	42a6      	cmp	r6, r4
 800698e:	f43f af5a 	beq.w	8006846 <_dtoa_r+0x3b6>
 8006992:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006996:	ee26 6b03 	vmul.f64	d6, d6, d3
 800699a:	e7e0      	b.n	800695e <_dtoa_r+0x4ce>
 800699c:	4621      	mov	r1, r4
 800699e:	463e      	mov	r6, r7
 80069a0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80069a4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80069a8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80069ac:	ee14 2a90 	vmov	r2, s9
 80069b0:	3230      	adds	r2, #48	@ 0x30
 80069b2:	f806 2b01 	strb.w	r2, [r6], #1
 80069b6:	42a6      	cmp	r6, r4
 80069b8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80069bc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80069c0:	d119      	bne.n	80069f6 <_dtoa_r+0x566>
 80069c2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80069c6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80069ca:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80069ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069d2:	dc4a      	bgt.n	8006a6a <_dtoa_r+0x5da>
 80069d4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80069d8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80069dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069e0:	f57f af31 	bpl.w	8006846 <_dtoa_r+0x3b6>
 80069e4:	460e      	mov	r6, r1
 80069e6:	3901      	subs	r1, #1
 80069e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80069ec:	2b30      	cmp	r3, #48	@ 0x30
 80069ee:	d0f9      	beq.n	80069e4 <_dtoa_r+0x554>
 80069f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80069f4:	e027      	b.n	8006a46 <_dtoa_r+0x5b6>
 80069f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80069fa:	e7d5      	b.n	80069a8 <_dtoa_r+0x518>
 80069fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a00:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8006a04:	463e      	mov	r6, r7
 8006a06:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006a0a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006a0e:	ee15 3a10 	vmov	r3, s10
 8006a12:	3330      	adds	r3, #48	@ 0x30
 8006a14:	f806 3b01 	strb.w	r3, [r6], #1
 8006a18:	1bf3      	subs	r3, r6, r7
 8006a1a:	459a      	cmp	sl, r3
 8006a1c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006a20:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006a24:	d132      	bne.n	8006a8c <_dtoa_r+0x5fc>
 8006a26:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006a2a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a32:	dc18      	bgt.n	8006a66 <_dtoa_r+0x5d6>
 8006a34:	eeb4 7b46 	vcmp.f64	d7, d6
 8006a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3c:	d103      	bne.n	8006a46 <_dtoa_r+0x5b6>
 8006a3e:	ee15 3a10 	vmov	r3, s10
 8006a42:	07db      	lsls	r3, r3, #31
 8006a44:	d40f      	bmi.n	8006a66 <_dtoa_r+0x5d6>
 8006a46:	9901      	ldr	r1, [sp, #4]
 8006a48:	4648      	mov	r0, r9
 8006a4a:	f000 fbbf 	bl	80071cc <_Bfree>
 8006a4e:	2300      	movs	r3, #0
 8006a50:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006a52:	7033      	strb	r3, [r6, #0]
 8006a54:	f108 0301 	add.w	r3, r8, #1
 8006a58:	6013      	str	r3, [r2, #0]
 8006a5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	f000 824b 	beq.w	8006ef8 <_dtoa_r+0xa68>
 8006a62:	601e      	str	r6, [r3, #0]
 8006a64:	e248      	b.n	8006ef8 <_dtoa_r+0xa68>
 8006a66:	f8cd 8014 	str.w	r8, [sp, #20]
 8006a6a:	4633      	mov	r3, r6
 8006a6c:	461e      	mov	r6, r3
 8006a6e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a72:	2a39      	cmp	r2, #57	@ 0x39
 8006a74:	d106      	bne.n	8006a84 <_dtoa_r+0x5f4>
 8006a76:	429f      	cmp	r7, r3
 8006a78:	d1f8      	bne.n	8006a6c <_dtoa_r+0x5dc>
 8006a7a:	9a05      	ldr	r2, [sp, #20]
 8006a7c:	3201      	adds	r2, #1
 8006a7e:	9205      	str	r2, [sp, #20]
 8006a80:	2230      	movs	r2, #48	@ 0x30
 8006a82:	703a      	strb	r2, [r7, #0]
 8006a84:	781a      	ldrb	r2, [r3, #0]
 8006a86:	3201      	adds	r2, #1
 8006a88:	701a      	strb	r2, [r3, #0]
 8006a8a:	e7b1      	b.n	80069f0 <_dtoa_r+0x560>
 8006a8c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006a90:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a98:	d1b5      	bne.n	8006a06 <_dtoa_r+0x576>
 8006a9a:	e7d4      	b.n	8006a46 <_dtoa_r+0x5b6>
 8006a9c:	08008630 	.word	0x08008630
 8006aa0:	08008608 	.word	0x08008608
 8006aa4:	9908      	ldr	r1, [sp, #32]
 8006aa6:	2900      	cmp	r1, #0
 8006aa8:	f000 80e9 	beq.w	8006c7e <_dtoa_r+0x7ee>
 8006aac:	9907      	ldr	r1, [sp, #28]
 8006aae:	2901      	cmp	r1, #1
 8006ab0:	f300 80cb 	bgt.w	8006c4a <_dtoa_r+0x7ba>
 8006ab4:	2d00      	cmp	r5, #0
 8006ab6:	f000 80c4 	beq.w	8006c42 <_dtoa_r+0x7b2>
 8006aba:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006abe:	9e04      	ldr	r6, [sp, #16]
 8006ac0:	461c      	mov	r4, r3
 8006ac2:	9305      	str	r3, [sp, #20]
 8006ac4:	9b04      	ldr	r3, [sp, #16]
 8006ac6:	4413      	add	r3, r2
 8006ac8:	9304      	str	r3, [sp, #16]
 8006aca:	9b06      	ldr	r3, [sp, #24]
 8006acc:	2101      	movs	r1, #1
 8006ace:	4413      	add	r3, r2
 8006ad0:	4648      	mov	r0, r9
 8006ad2:	9306      	str	r3, [sp, #24]
 8006ad4:	f000 fc2e 	bl	8007334 <__i2b>
 8006ad8:	9b05      	ldr	r3, [sp, #20]
 8006ada:	4605      	mov	r5, r0
 8006adc:	b166      	cbz	r6, 8006af8 <_dtoa_r+0x668>
 8006ade:	9a06      	ldr	r2, [sp, #24]
 8006ae0:	2a00      	cmp	r2, #0
 8006ae2:	dd09      	ble.n	8006af8 <_dtoa_r+0x668>
 8006ae4:	42b2      	cmp	r2, r6
 8006ae6:	9904      	ldr	r1, [sp, #16]
 8006ae8:	bfa8      	it	ge
 8006aea:	4632      	movge	r2, r6
 8006aec:	1a89      	subs	r1, r1, r2
 8006aee:	9104      	str	r1, [sp, #16]
 8006af0:	9906      	ldr	r1, [sp, #24]
 8006af2:	1ab6      	subs	r6, r6, r2
 8006af4:	1a8a      	subs	r2, r1, r2
 8006af6:	9206      	str	r2, [sp, #24]
 8006af8:	b30b      	cbz	r3, 8006b3e <_dtoa_r+0x6ae>
 8006afa:	9a08      	ldr	r2, [sp, #32]
 8006afc:	2a00      	cmp	r2, #0
 8006afe:	f000 80c5 	beq.w	8006c8c <_dtoa_r+0x7fc>
 8006b02:	2c00      	cmp	r4, #0
 8006b04:	f000 80bf 	beq.w	8006c86 <_dtoa_r+0x7f6>
 8006b08:	4629      	mov	r1, r5
 8006b0a:	4622      	mov	r2, r4
 8006b0c:	4648      	mov	r0, r9
 8006b0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b10:	f000 fcc8 	bl	80074a4 <__pow5mult>
 8006b14:	9a01      	ldr	r2, [sp, #4]
 8006b16:	4601      	mov	r1, r0
 8006b18:	4605      	mov	r5, r0
 8006b1a:	4648      	mov	r0, r9
 8006b1c:	f000 fc20 	bl	8007360 <__multiply>
 8006b20:	9901      	ldr	r1, [sp, #4]
 8006b22:	9005      	str	r0, [sp, #20]
 8006b24:	4648      	mov	r0, r9
 8006b26:	f000 fb51 	bl	80071cc <_Bfree>
 8006b2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b2c:	1b1b      	subs	r3, r3, r4
 8006b2e:	f000 80b0 	beq.w	8006c92 <_dtoa_r+0x802>
 8006b32:	9905      	ldr	r1, [sp, #20]
 8006b34:	461a      	mov	r2, r3
 8006b36:	4648      	mov	r0, r9
 8006b38:	f000 fcb4 	bl	80074a4 <__pow5mult>
 8006b3c:	9001      	str	r0, [sp, #4]
 8006b3e:	2101      	movs	r1, #1
 8006b40:	4648      	mov	r0, r9
 8006b42:	f000 fbf7 	bl	8007334 <__i2b>
 8006b46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b48:	4604      	mov	r4, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f000 81da 	beq.w	8006f04 <_dtoa_r+0xa74>
 8006b50:	461a      	mov	r2, r3
 8006b52:	4601      	mov	r1, r0
 8006b54:	4648      	mov	r0, r9
 8006b56:	f000 fca5 	bl	80074a4 <__pow5mult>
 8006b5a:	9b07      	ldr	r3, [sp, #28]
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	4604      	mov	r4, r0
 8006b60:	f300 80a0 	bgt.w	8006ca4 <_dtoa_r+0x814>
 8006b64:	9b02      	ldr	r3, [sp, #8]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f040 8096 	bne.w	8006c98 <_dtoa_r+0x808>
 8006b6c:	9b03      	ldr	r3, [sp, #12]
 8006b6e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006b72:	2a00      	cmp	r2, #0
 8006b74:	f040 8092 	bne.w	8006c9c <_dtoa_r+0x80c>
 8006b78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006b7c:	0d12      	lsrs	r2, r2, #20
 8006b7e:	0512      	lsls	r2, r2, #20
 8006b80:	2a00      	cmp	r2, #0
 8006b82:	f000 808d 	beq.w	8006ca0 <_dtoa_r+0x810>
 8006b86:	9b04      	ldr	r3, [sp, #16]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	9304      	str	r3, [sp, #16]
 8006b8c:	9b06      	ldr	r3, [sp, #24]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	9306      	str	r3, [sp, #24]
 8006b92:	2301      	movs	r3, #1
 8006b94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	f000 81b9 	beq.w	8006f10 <_dtoa_r+0xa80>
 8006b9e:	6922      	ldr	r2, [r4, #16]
 8006ba0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006ba4:	6910      	ldr	r0, [r2, #16]
 8006ba6:	f000 fb79 	bl	800729c <__hi0bits>
 8006baa:	f1c0 0020 	rsb	r0, r0, #32
 8006bae:	9b06      	ldr	r3, [sp, #24]
 8006bb0:	4418      	add	r0, r3
 8006bb2:	f010 001f 	ands.w	r0, r0, #31
 8006bb6:	f000 8081 	beq.w	8006cbc <_dtoa_r+0x82c>
 8006bba:	f1c0 0220 	rsb	r2, r0, #32
 8006bbe:	2a04      	cmp	r2, #4
 8006bc0:	dd73      	ble.n	8006caa <_dtoa_r+0x81a>
 8006bc2:	9b04      	ldr	r3, [sp, #16]
 8006bc4:	f1c0 001c 	rsb	r0, r0, #28
 8006bc8:	4403      	add	r3, r0
 8006bca:	9304      	str	r3, [sp, #16]
 8006bcc:	9b06      	ldr	r3, [sp, #24]
 8006bce:	4406      	add	r6, r0
 8006bd0:	4403      	add	r3, r0
 8006bd2:	9306      	str	r3, [sp, #24]
 8006bd4:	9b04      	ldr	r3, [sp, #16]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	dd05      	ble.n	8006be6 <_dtoa_r+0x756>
 8006bda:	9901      	ldr	r1, [sp, #4]
 8006bdc:	461a      	mov	r2, r3
 8006bde:	4648      	mov	r0, r9
 8006be0:	f000 fcba 	bl	8007558 <__lshift>
 8006be4:	9001      	str	r0, [sp, #4]
 8006be6:	9b06      	ldr	r3, [sp, #24]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	dd05      	ble.n	8006bf8 <_dtoa_r+0x768>
 8006bec:	4621      	mov	r1, r4
 8006bee:	461a      	mov	r2, r3
 8006bf0:	4648      	mov	r0, r9
 8006bf2:	f000 fcb1 	bl	8007558 <__lshift>
 8006bf6:	4604      	mov	r4, r0
 8006bf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d060      	beq.n	8006cc0 <_dtoa_r+0x830>
 8006bfe:	9801      	ldr	r0, [sp, #4]
 8006c00:	4621      	mov	r1, r4
 8006c02:	f000 fd15 	bl	8007630 <__mcmp>
 8006c06:	2800      	cmp	r0, #0
 8006c08:	da5a      	bge.n	8006cc0 <_dtoa_r+0x830>
 8006c0a:	f108 33ff 	add.w	r3, r8, #4294967295
 8006c0e:	9305      	str	r3, [sp, #20]
 8006c10:	9901      	ldr	r1, [sp, #4]
 8006c12:	2300      	movs	r3, #0
 8006c14:	220a      	movs	r2, #10
 8006c16:	4648      	mov	r0, r9
 8006c18:	f000 fafa 	bl	8007210 <__multadd>
 8006c1c:	9b08      	ldr	r3, [sp, #32]
 8006c1e:	9001      	str	r0, [sp, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 8177 	beq.w	8006f14 <_dtoa_r+0xa84>
 8006c26:	4629      	mov	r1, r5
 8006c28:	2300      	movs	r3, #0
 8006c2a:	220a      	movs	r2, #10
 8006c2c:	4648      	mov	r0, r9
 8006c2e:	f000 faef 	bl	8007210 <__multadd>
 8006c32:	f1bb 0f00 	cmp.w	fp, #0
 8006c36:	4605      	mov	r5, r0
 8006c38:	dc6e      	bgt.n	8006d18 <_dtoa_r+0x888>
 8006c3a:	9b07      	ldr	r3, [sp, #28]
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	dc48      	bgt.n	8006cd2 <_dtoa_r+0x842>
 8006c40:	e06a      	b.n	8006d18 <_dtoa_r+0x888>
 8006c42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c44:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006c48:	e739      	b.n	8006abe <_dtoa_r+0x62e>
 8006c4a:	f10a 34ff 	add.w	r4, sl, #4294967295
 8006c4e:	42a3      	cmp	r3, r4
 8006c50:	db07      	blt.n	8006c62 <_dtoa_r+0x7d2>
 8006c52:	f1ba 0f00 	cmp.w	sl, #0
 8006c56:	eba3 0404 	sub.w	r4, r3, r4
 8006c5a:	db0b      	blt.n	8006c74 <_dtoa_r+0x7e4>
 8006c5c:	9e04      	ldr	r6, [sp, #16]
 8006c5e:	4652      	mov	r2, sl
 8006c60:	e72f      	b.n	8006ac2 <_dtoa_r+0x632>
 8006c62:	1ae2      	subs	r2, r4, r3
 8006c64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c66:	9e04      	ldr	r6, [sp, #16]
 8006c68:	4413      	add	r3, r2
 8006c6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c6c:	4652      	mov	r2, sl
 8006c6e:	4623      	mov	r3, r4
 8006c70:	2400      	movs	r4, #0
 8006c72:	e726      	b.n	8006ac2 <_dtoa_r+0x632>
 8006c74:	9a04      	ldr	r2, [sp, #16]
 8006c76:	eba2 060a 	sub.w	r6, r2, sl
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	e721      	b.n	8006ac2 <_dtoa_r+0x632>
 8006c7e:	9e04      	ldr	r6, [sp, #16]
 8006c80:	9d08      	ldr	r5, [sp, #32]
 8006c82:	461c      	mov	r4, r3
 8006c84:	e72a      	b.n	8006adc <_dtoa_r+0x64c>
 8006c86:	9a01      	ldr	r2, [sp, #4]
 8006c88:	9205      	str	r2, [sp, #20]
 8006c8a:	e752      	b.n	8006b32 <_dtoa_r+0x6a2>
 8006c8c:	9901      	ldr	r1, [sp, #4]
 8006c8e:	461a      	mov	r2, r3
 8006c90:	e751      	b.n	8006b36 <_dtoa_r+0x6a6>
 8006c92:	9b05      	ldr	r3, [sp, #20]
 8006c94:	9301      	str	r3, [sp, #4]
 8006c96:	e752      	b.n	8006b3e <_dtoa_r+0x6ae>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	e77b      	b.n	8006b94 <_dtoa_r+0x704>
 8006c9c:	9b02      	ldr	r3, [sp, #8]
 8006c9e:	e779      	b.n	8006b94 <_dtoa_r+0x704>
 8006ca0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006ca2:	e778      	b.n	8006b96 <_dtoa_r+0x706>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ca8:	e779      	b.n	8006b9e <_dtoa_r+0x70e>
 8006caa:	d093      	beq.n	8006bd4 <_dtoa_r+0x744>
 8006cac:	9b04      	ldr	r3, [sp, #16]
 8006cae:	321c      	adds	r2, #28
 8006cb0:	4413      	add	r3, r2
 8006cb2:	9304      	str	r3, [sp, #16]
 8006cb4:	9b06      	ldr	r3, [sp, #24]
 8006cb6:	4416      	add	r6, r2
 8006cb8:	4413      	add	r3, r2
 8006cba:	e78a      	b.n	8006bd2 <_dtoa_r+0x742>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	e7f5      	b.n	8006cac <_dtoa_r+0x81c>
 8006cc0:	f1ba 0f00 	cmp.w	sl, #0
 8006cc4:	f8cd 8014 	str.w	r8, [sp, #20]
 8006cc8:	46d3      	mov	fp, sl
 8006cca:	dc21      	bgt.n	8006d10 <_dtoa_r+0x880>
 8006ccc:	9b07      	ldr	r3, [sp, #28]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	dd1e      	ble.n	8006d10 <_dtoa_r+0x880>
 8006cd2:	f1bb 0f00 	cmp.w	fp, #0
 8006cd6:	f47f addc 	bne.w	8006892 <_dtoa_r+0x402>
 8006cda:	4621      	mov	r1, r4
 8006cdc:	465b      	mov	r3, fp
 8006cde:	2205      	movs	r2, #5
 8006ce0:	4648      	mov	r0, r9
 8006ce2:	f000 fa95 	bl	8007210 <__multadd>
 8006ce6:	4601      	mov	r1, r0
 8006ce8:	4604      	mov	r4, r0
 8006cea:	9801      	ldr	r0, [sp, #4]
 8006cec:	f000 fca0 	bl	8007630 <__mcmp>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	f77f adce 	ble.w	8006892 <_dtoa_r+0x402>
 8006cf6:	463e      	mov	r6, r7
 8006cf8:	2331      	movs	r3, #49	@ 0x31
 8006cfa:	f806 3b01 	strb.w	r3, [r6], #1
 8006cfe:	9b05      	ldr	r3, [sp, #20]
 8006d00:	3301      	adds	r3, #1
 8006d02:	9305      	str	r3, [sp, #20]
 8006d04:	e5c9      	b.n	800689a <_dtoa_r+0x40a>
 8006d06:	f8cd 8014 	str.w	r8, [sp, #20]
 8006d0a:	4654      	mov	r4, sl
 8006d0c:	4625      	mov	r5, r4
 8006d0e:	e7f2      	b.n	8006cf6 <_dtoa_r+0x866>
 8006d10:	9b08      	ldr	r3, [sp, #32]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f000 8102 	beq.w	8006f1c <_dtoa_r+0xa8c>
 8006d18:	2e00      	cmp	r6, #0
 8006d1a:	dd05      	ble.n	8006d28 <_dtoa_r+0x898>
 8006d1c:	4629      	mov	r1, r5
 8006d1e:	4632      	mov	r2, r6
 8006d20:	4648      	mov	r0, r9
 8006d22:	f000 fc19 	bl	8007558 <__lshift>
 8006d26:	4605      	mov	r5, r0
 8006d28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d058      	beq.n	8006de0 <_dtoa_r+0x950>
 8006d2e:	6869      	ldr	r1, [r5, #4]
 8006d30:	4648      	mov	r0, r9
 8006d32:	f000 fa0b 	bl	800714c <_Balloc>
 8006d36:	4606      	mov	r6, r0
 8006d38:	b928      	cbnz	r0, 8006d46 <_dtoa_r+0x8b6>
 8006d3a:	4b82      	ldr	r3, [pc, #520]	@ (8006f44 <_dtoa_r+0xab4>)
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006d42:	f7ff bbbe 	b.w	80064c2 <_dtoa_r+0x32>
 8006d46:	692a      	ldr	r2, [r5, #16]
 8006d48:	3202      	adds	r2, #2
 8006d4a:	0092      	lsls	r2, r2, #2
 8006d4c:	f105 010c 	add.w	r1, r5, #12
 8006d50:	300c      	adds	r0, #12
 8006d52:	f000 ffa3 	bl	8007c9c <memcpy>
 8006d56:	2201      	movs	r2, #1
 8006d58:	4631      	mov	r1, r6
 8006d5a:	4648      	mov	r0, r9
 8006d5c:	f000 fbfc 	bl	8007558 <__lshift>
 8006d60:	1c7b      	adds	r3, r7, #1
 8006d62:	9304      	str	r3, [sp, #16]
 8006d64:	eb07 030b 	add.w	r3, r7, fp
 8006d68:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d6a:	9b02      	ldr	r3, [sp, #8]
 8006d6c:	f003 0301 	and.w	r3, r3, #1
 8006d70:	46a8      	mov	r8, r5
 8006d72:	9308      	str	r3, [sp, #32]
 8006d74:	4605      	mov	r5, r0
 8006d76:	9b04      	ldr	r3, [sp, #16]
 8006d78:	9801      	ldr	r0, [sp, #4]
 8006d7a:	4621      	mov	r1, r4
 8006d7c:	f103 3bff 	add.w	fp, r3, #4294967295
 8006d80:	f7ff fafb 	bl	800637a <quorem>
 8006d84:	4641      	mov	r1, r8
 8006d86:	9002      	str	r0, [sp, #8]
 8006d88:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006d8c:	9801      	ldr	r0, [sp, #4]
 8006d8e:	f000 fc4f 	bl	8007630 <__mcmp>
 8006d92:	462a      	mov	r2, r5
 8006d94:	9006      	str	r0, [sp, #24]
 8006d96:	4621      	mov	r1, r4
 8006d98:	4648      	mov	r0, r9
 8006d9a:	f000 fc65 	bl	8007668 <__mdiff>
 8006d9e:	68c2      	ldr	r2, [r0, #12]
 8006da0:	4606      	mov	r6, r0
 8006da2:	b9fa      	cbnz	r2, 8006de4 <_dtoa_r+0x954>
 8006da4:	4601      	mov	r1, r0
 8006da6:	9801      	ldr	r0, [sp, #4]
 8006da8:	f000 fc42 	bl	8007630 <__mcmp>
 8006dac:	4602      	mov	r2, r0
 8006dae:	4631      	mov	r1, r6
 8006db0:	4648      	mov	r0, r9
 8006db2:	920a      	str	r2, [sp, #40]	@ 0x28
 8006db4:	f000 fa0a 	bl	80071cc <_Bfree>
 8006db8:	9b07      	ldr	r3, [sp, #28]
 8006dba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dbc:	9e04      	ldr	r6, [sp, #16]
 8006dbe:	ea42 0103 	orr.w	r1, r2, r3
 8006dc2:	9b08      	ldr	r3, [sp, #32]
 8006dc4:	4319      	orrs	r1, r3
 8006dc6:	d10f      	bne.n	8006de8 <_dtoa_r+0x958>
 8006dc8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006dcc:	d028      	beq.n	8006e20 <_dtoa_r+0x990>
 8006dce:	9b06      	ldr	r3, [sp, #24]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	dd02      	ble.n	8006dda <_dtoa_r+0x94a>
 8006dd4:	9b02      	ldr	r3, [sp, #8]
 8006dd6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8006dda:	f88b a000 	strb.w	sl, [fp]
 8006dde:	e55e      	b.n	800689e <_dtoa_r+0x40e>
 8006de0:	4628      	mov	r0, r5
 8006de2:	e7bd      	b.n	8006d60 <_dtoa_r+0x8d0>
 8006de4:	2201      	movs	r2, #1
 8006de6:	e7e2      	b.n	8006dae <_dtoa_r+0x91e>
 8006de8:	9b06      	ldr	r3, [sp, #24]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	db04      	blt.n	8006df8 <_dtoa_r+0x968>
 8006dee:	9907      	ldr	r1, [sp, #28]
 8006df0:	430b      	orrs	r3, r1
 8006df2:	9908      	ldr	r1, [sp, #32]
 8006df4:	430b      	orrs	r3, r1
 8006df6:	d120      	bne.n	8006e3a <_dtoa_r+0x9aa>
 8006df8:	2a00      	cmp	r2, #0
 8006dfa:	ddee      	ble.n	8006dda <_dtoa_r+0x94a>
 8006dfc:	9901      	ldr	r1, [sp, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	4648      	mov	r0, r9
 8006e02:	f000 fba9 	bl	8007558 <__lshift>
 8006e06:	4621      	mov	r1, r4
 8006e08:	9001      	str	r0, [sp, #4]
 8006e0a:	f000 fc11 	bl	8007630 <__mcmp>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	dc03      	bgt.n	8006e1a <_dtoa_r+0x98a>
 8006e12:	d1e2      	bne.n	8006dda <_dtoa_r+0x94a>
 8006e14:	f01a 0f01 	tst.w	sl, #1
 8006e18:	d0df      	beq.n	8006dda <_dtoa_r+0x94a>
 8006e1a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006e1e:	d1d9      	bne.n	8006dd4 <_dtoa_r+0x944>
 8006e20:	2339      	movs	r3, #57	@ 0x39
 8006e22:	f88b 3000 	strb.w	r3, [fp]
 8006e26:	4633      	mov	r3, r6
 8006e28:	461e      	mov	r6, r3
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006e30:	2a39      	cmp	r2, #57	@ 0x39
 8006e32:	d052      	beq.n	8006eda <_dtoa_r+0xa4a>
 8006e34:	3201      	adds	r2, #1
 8006e36:	701a      	strb	r2, [r3, #0]
 8006e38:	e531      	b.n	800689e <_dtoa_r+0x40e>
 8006e3a:	2a00      	cmp	r2, #0
 8006e3c:	dd07      	ble.n	8006e4e <_dtoa_r+0x9be>
 8006e3e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006e42:	d0ed      	beq.n	8006e20 <_dtoa_r+0x990>
 8006e44:	f10a 0301 	add.w	r3, sl, #1
 8006e48:	f88b 3000 	strb.w	r3, [fp]
 8006e4c:	e527      	b.n	800689e <_dtoa_r+0x40e>
 8006e4e:	9b04      	ldr	r3, [sp, #16]
 8006e50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e52:	f803 ac01 	strb.w	sl, [r3, #-1]
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d029      	beq.n	8006eae <_dtoa_r+0xa1e>
 8006e5a:	9901      	ldr	r1, [sp, #4]
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	220a      	movs	r2, #10
 8006e60:	4648      	mov	r0, r9
 8006e62:	f000 f9d5 	bl	8007210 <__multadd>
 8006e66:	45a8      	cmp	r8, r5
 8006e68:	9001      	str	r0, [sp, #4]
 8006e6a:	f04f 0300 	mov.w	r3, #0
 8006e6e:	f04f 020a 	mov.w	r2, #10
 8006e72:	4641      	mov	r1, r8
 8006e74:	4648      	mov	r0, r9
 8006e76:	d107      	bne.n	8006e88 <_dtoa_r+0x9f8>
 8006e78:	f000 f9ca 	bl	8007210 <__multadd>
 8006e7c:	4680      	mov	r8, r0
 8006e7e:	4605      	mov	r5, r0
 8006e80:	9b04      	ldr	r3, [sp, #16]
 8006e82:	3301      	adds	r3, #1
 8006e84:	9304      	str	r3, [sp, #16]
 8006e86:	e776      	b.n	8006d76 <_dtoa_r+0x8e6>
 8006e88:	f000 f9c2 	bl	8007210 <__multadd>
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	4680      	mov	r8, r0
 8006e90:	2300      	movs	r3, #0
 8006e92:	220a      	movs	r2, #10
 8006e94:	4648      	mov	r0, r9
 8006e96:	f000 f9bb 	bl	8007210 <__multadd>
 8006e9a:	4605      	mov	r5, r0
 8006e9c:	e7f0      	b.n	8006e80 <_dtoa_r+0x9f0>
 8006e9e:	f1bb 0f00 	cmp.w	fp, #0
 8006ea2:	bfcc      	ite	gt
 8006ea4:	465e      	movgt	r6, fp
 8006ea6:	2601      	movle	r6, #1
 8006ea8:	443e      	add	r6, r7
 8006eaa:	f04f 0800 	mov.w	r8, #0
 8006eae:	9901      	ldr	r1, [sp, #4]
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	4648      	mov	r0, r9
 8006eb4:	f000 fb50 	bl	8007558 <__lshift>
 8006eb8:	4621      	mov	r1, r4
 8006eba:	9001      	str	r0, [sp, #4]
 8006ebc:	f000 fbb8 	bl	8007630 <__mcmp>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	dcb0      	bgt.n	8006e26 <_dtoa_r+0x996>
 8006ec4:	d102      	bne.n	8006ecc <_dtoa_r+0xa3c>
 8006ec6:	f01a 0f01 	tst.w	sl, #1
 8006eca:	d1ac      	bne.n	8006e26 <_dtoa_r+0x996>
 8006ecc:	4633      	mov	r3, r6
 8006ece:	461e      	mov	r6, r3
 8006ed0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ed4:	2a30      	cmp	r2, #48	@ 0x30
 8006ed6:	d0fa      	beq.n	8006ece <_dtoa_r+0xa3e>
 8006ed8:	e4e1      	b.n	800689e <_dtoa_r+0x40e>
 8006eda:	429f      	cmp	r7, r3
 8006edc:	d1a4      	bne.n	8006e28 <_dtoa_r+0x998>
 8006ede:	9b05      	ldr	r3, [sp, #20]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	9305      	str	r3, [sp, #20]
 8006ee4:	2331      	movs	r3, #49	@ 0x31
 8006ee6:	703b      	strb	r3, [r7, #0]
 8006ee8:	e4d9      	b.n	800689e <_dtoa_r+0x40e>
 8006eea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006eec:	4f16      	ldr	r7, [pc, #88]	@ (8006f48 <_dtoa_r+0xab8>)
 8006eee:	b11b      	cbz	r3, 8006ef8 <_dtoa_r+0xa68>
 8006ef0:	f107 0308 	add.w	r3, r7, #8
 8006ef4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006ef6:	6013      	str	r3, [r2, #0]
 8006ef8:	4638      	mov	r0, r7
 8006efa:	b011      	add	sp, #68	@ 0x44
 8006efc:	ecbd 8b02 	vpop	{d8}
 8006f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	f77f ae2c 	ble.w	8006b64 <_dtoa_r+0x6d4>
 8006f0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f10:	2001      	movs	r0, #1
 8006f12:	e64c      	b.n	8006bae <_dtoa_r+0x71e>
 8006f14:	f1bb 0f00 	cmp.w	fp, #0
 8006f18:	f77f aed8 	ble.w	8006ccc <_dtoa_r+0x83c>
 8006f1c:	463e      	mov	r6, r7
 8006f1e:	9801      	ldr	r0, [sp, #4]
 8006f20:	4621      	mov	r1, r4
 8006f22:	f7ff fa2a 	bl	800637a <quorem>
 8006f26:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006f2a:	f806 ab01 	strb.w	sl, [r6], #1
 8006f2e:	1bf2      	subs	r2, r6, r7
 8006f30:	4593      	cmp	fp, r2
 8006f32:	ddb4      	ble.n	8006e9e <_dtoa_r+0xa0e>
 8006f34:	9901      	ldr	r1, [sp, #4]
 8006f36:	2300      	movs	r3, #0
 8006f38:	220a      	movs	r2, #10
 8006f3a:	4648      	mov	r0, r9
 8006f3c:	f000 f968 	bl	8007210 <__multadd>
 8006f40:	9001      	str	r0, [sp, #4]
 8006f42:	e7ec      	b.n	8006f1e <_dtoa_r+0xa8e>
 8006f44:	08008534 	.word	0x08008534
 8006f48:	080084b8 	.word	0x080084b8

08006f4c <_free_r>:
 8006f4c:	b538      	push	{r3, r4, r5, lr}
 8006f4e:	4605      	mov	r5, r0
 8006f50:	2900      	cmp	r1, #0
 8006f52:	d041      	beq.n	8006fd8 <_free_r+0x8c>
 8006f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f58:	1f0c      	subs	r4, r1, #4
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	bfb8      	it	lt
 8006f5e:	18e4      	addlt	r4, r4, r3
 8006f60:	f000 f8e8 	bl	8007134 <__malloc_lock>
 8006f64:	4a1d      	ldr	r2, [pc, #116]	@ (8006fdc <_free_r+0x90>)
 8006f66:	6813      	ldr	r3, [r2, #0]
 8006f68:	b933      	cbnz	r3, 8006f78 <_free_r+0x2c>
 8006f6a:	6063      	str	r3, [r4, #4]
 8006f6c:	6014      	str	r4, [r2, #0]
 8006f6e:	4628      	mov	r0, r5
 8006f70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f74:	f000 b8e4 	b.w	8007140 <__malloc_unlock>
 8006f78:	42a3      	cmp	r3, r4
 8006f7a:	d908      	bls.n	8006f8e <_free_r+0x42>
 8006f7c:	6820      	ldr	r0, [r4, #0]
 8006f7e:	1821      	adds	r1, r4, r0
 8006f80:	428b      	cmp	r3, r1
 8006f82:	bf01      	itttt	eq
 8006f84:	6819      	ldreq	r1, [r3, #0]
 8006f86:	685b      	ldreq	r3, [r3, #4]
 8006f88:	1809      	addeq	r1, r1, r0
 8006f8a:	6021      	streq	r1, [r4, #0]
 8006f8c:	e7ed      	b.n	8006f6a <_free_r+0x1e>
 8006f8e:	461a      	mov	r2, r3
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	b10b      	cbz	r3, 8006f98 <_free_r+0x4c>
 8006f94:	42a3      	cmp	r3, r4
 8006f96:	d9fa      	bls.n	8006f8e <_free_r+0x42>
 8006f98:	6811      	ldr	r1, [r2, #0]
 8006f9a:	1850      	adds	r0, r2, r1
 8006f9c:	42a0      	cmp	r0, r4
 8006f9e:	d10b      	bne.n	8006fb8 <_free_r+0x6c>
 8006fa0:	6820      	ldr	r0, [r4, #0]
 8006fa2:	4401      	add	r1, r0
 8006fa4:	1850      	adds	r0, r2, r1
 8006fa6:	4283      	cmp	r3, r0
 8006fa8:	6011      	str	r1, [r2, #0]
 8006faa:	d1e0      	bne.n	8006f6e <_free_r+0x22>
 8006fac:	6818      	ldr	r0, [r3, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	6053      	str	r3, [r2, #4]
 8006fb2:	4408      	add	r0, r1
 8006fb4:	6010      	str	r0, [r2, #0]
 8006fb6:	e7da      	b.n	8006f6e <_free_r+0x22>
 8006fb8:	d902      	bls.n	8006fc0 <_free_r+0x74>
 8006fba:	230c      	movs	r3, #12
 8006fbc:	602b      	str	r3, [r5, #0]
 8006fbe:	e7d6      	b.n	8006f6e <_free_r+0x22>
 8006fc0:	6820      	ldr	r0, [r4, #0]
 8006fc2:	1821      	adds	r1, r4, r0
 8006fc4:	428b      	cmp	r3, r1
 8006fc6:	bf04      	itt	eq
 8006fc8:	6819      	ldreq	r1, [r3, #0]
 8006fca:	685b      	ldreq	r3, [r3, #4]
 8006fcc:	6063      	str	r3, [r4, #4]
 8006fce:	bf04      	itt	eq
 8006fd0:	1809      	addeq	r1, r1, r0
 8006fd2:	6021      	streq	r1, [r4, #0]
 8006fd4:	6054      	str	r4, [r2, #4]
 8006fd6:	e7ca      	b.n	8006f6e <_free_r+0x22>
 8006fd8:	bd38      	pop	{r3, r4, r5, pc}
 8006fda:	bf00      	nop
 8006fdc:	240005e0 	.word	0x240005e0

08006fe0 <malloc>:
 8006fe0:	4b02      	ldr	r3, [pc, #8]	@ (8006fec <malloc+0xc>)
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	6818      	ldr	r0, [r3, #0]
 8006fe6:	f000 b825 	b.w	8007034 <_malloc_r>
 8006fea:	bf00      	nop
 8006fec:	24000024 	.word	0x24000024

08006ff0 <sbrk_aligned>:
 8006ff0:	b570      	push	{r4, r5, r6, lr}
 8006ff2:	4e0f      	ldr	r6, [pc, #60]	@ (8007030 <sbrk_aligned+0x40>)
 8006ff4:	460c      	mov	r4, r1
 8006ff6:	6831      	ldr	r1, [r6, #0]
 8006ff8:	4605      	mov	r5, r0
 8006ffa:	b911      	cbnz	r1, 8007002 <sbrk_aligned+0x12>
 8006ffc:	f000 fe3e 	bl	8007c7c <_sbrk_r>
 8007000:	6030      	str	r0, [r6, #0]
 8007002:	4621      	mov	r1, r4
 8007004:	4628      	mov	r0, r5
 8007006:	f000 fe39 	bl	8007c7c <_sbrk_r>
 800700a:	1c43      	adds	r3, r0, #1
 800700c:	d103      	bne.n	8007016 <sbrk_aligned+0x26>
 800700e:	f04f 34ff 	mov.w	r4, #4294967295
 8007012:	4620      	mov	r0, r4
 8007014:	bd70      	pop	{r4, r5, r6, pc}
 8007016:	1cc4      	adds	r4, r0, #3
 8007018:	f024 0403 	bic.w	r4, r4, #3
 800701c:	42a0      	cmp	r0, r4
 800701e:	d0f8      	beq.n	8007012 <sbrk_aligned+0x22>
 8007020:	1a21      	subs	r1, r4, r0
 8007022:	4628      	mov	r0, r5
 8007024:	f000 fe2a 	bl	8007c7c <_sbrk_r>
 8007028:	3001      	adds	r0, #1
 800702a:	d1f2      	bne.n	8007012 <sbrk_aligned+0x22>
 800702c:	e7ef      	b.n	800700e <sbrk_aligned+0x1e>
 800702e:	bf00      	nop
 8007030:	240005dc 	.word	0x240005dc

08007034 <_malloc_r>:
 8007034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007038:	1ccd      	adds	r5, r1, #3
 800703a:	f025 0503 	bic.w	r5, r5, #3
 800703e:	3508      	adds	r5, #8
 8007040:	2d0c      	cmp	r5, #12
 8007042:	bf38      	it	cc
 8007044:	250c      	movcc	r5, #12
 8007046:	2d00      	cmp	r5, #0
 8007048:	4606      	mov	r6, r0
 800704a:	db01      	blt.n	8007050 <_malloc_r+0x1c>
 800704c:	42a9      	cmp	r1, r5
 800704e:	d904      	bls.n	800705a <_malloc_r+0x26>
 8007050:	230c      	movs	r3, #12
 8007052:	6033      	str	r3, [r6, #0]
 8007054:	2000      	movs	r0, #0
 8007056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800705a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007130 <_malloc_r+0xfc>
 800705e:	f000 f869 	bl	8007134 <__malloc_lock>
 8007062:	f8d8 3000 	ldr.w	r3, [r8]
 8007066:	461c      	mov	r4, r3
 8007068:	bb44      	cbnz	r4, 80070bc <_malloc_r+0x88>
 800706a:	4629      	mov	r1, r5
 800706c:	4630      	mov	r0, r6
 800706e:	f7ff ffbf 	bl	8006ff0 <sbrk_aligned>
 8007072:	1c43      	adds	r3, r0, #1
 8007074:	4604      	mov	r4, r0
 8007076:	d158      	bne.n	800712a <_malloc_r+0xf6>
 8007078:	f8d8 4000 	ldr.w	r4, [r8]
 800707c:	4627      	mov	r7, r4
 800707e:	2f00      	cmp	r7, #0
 8007080:	d143      	bne.n	800710a <_malloc_r+0xd6>
 8007082:	2c00      	cmp	r4, #0
 8007084:	d04b      	beq.n	800711e <_malloc_r+0xea>
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	4639      	mov	r1, r7
 800708a:	4630      	mov	r0, r6
 800708c:	eb04 0903 	add.w	r9, r4, r3
 8007090:	f000 fdf4 	bl	8007c7c <_sbrk_r>
 8007094:	4581      	cmp	r9, r0
 8007096:	d142      	bne.n	800711e <_malloc_r+0xea>
 8007098:	6821      	ldr	r1, [r4, #0]
 800709a:	1a6d      	subs	r5, r5, r1
 800709c:	4629      	mov	r1, r5
 800709e:	4630      	mov	r0, r6
 80070a0:	f7ff ffa6 	bl	8006ff0 <sbrk_aligned>
 80070a4:	3001      	adds	r0, #1
 80070a6:	d03a      	beq.n	800711e <_malloc_r+0xea>
 80070a8:	6823      	ldr	r3, [r4, #0]
 80070aa:	442b      	add	r3, r5
 80070ac:	6023      	str	r3, [r4, #0]
 80070ae:	f8d8 3000 	ldr.w	r3, [r8]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	bb62      	cbnz	r2, 8007110 <_malloc_r+0xdc>
 80070b6:	f8c8 7000 	str.w	r7, [r8]
 80070ba:	e00f      	b.n	80070dc <_malloc_r+0xa8>
 80070bc:	6822      	ldr	r2, [r4, #0]
 80070be:	1b52      	subs	r2, r2, r5
 80070c0:	d420      	bmi.n	8007104 <_malloc_r+0xd0>
 80070c2:	2a0b      	cmp	r2, #11
 80070c4:	d917      	bls.n	80070f6 <_malloc_r+0xc2>
 80070c6:	1961      	adds	r1, r4, r5
 80070c8:	42a3      	cmp	r3, r4
 80070ca:	6025      	str	r5, [r4, #0]
 80070cc:	bf18      	it	ne
 80070ce:	6059      	strne	r1, [r3, #4]
 80070d0:	6863      	ldr	r3, [r4, #4]
 80070d2:	bf08      	it	eq
 80070d4:	f8c8 1000 	streq.w	r1, [r8]
 80070d8:	5162      	str	r2, [r4, r5]
 80070da:	604b      	str	r3, [r1, #4]
 80070dc:	4630      	mov	r0, r6
 80070de:	f000 f82f 	bl	8007140 <__malloc_unlock>
 80070e2:	f104 000b 	add.w	r0, r4, #11
 80070e6:	1d23      	adds	r3, r4, #4
 80070e8:	f020 0007 	bic.w	r0, r0, #7
 80070ec:	1ac2      	subs	r2, r0, r3
 80070ee:	bf1c      	itt	ne
 80070f0:	1a1b      	subne	r3, r3, r0
 80070f2:	50a3      	strne	r3, [r4, r2]
 80070f4:	e7af      	b.n	8007056 <_malloc_r+0x22>
 80070f6:	6862      	ldr	r2, [r4, #4]
 80070f8:	42a3      	cmp	r3, r4
 80070fa:	bf0c      	ite	eq
 80070fc:	f8c8 2000 	streq.w	r2, [r8]
 8007100:	605a      	strne	r2, [r3, #4]
 8007102:	e7eb      	b.n	80070dc <_malloc_r+0xa8>
 8007104:	4623      	mov	r3, r4
 8007106:	6864      	ldr	r4, [r4, #4]
 8007108:	e7ae      	b.n	8007068 <_malloc_r+0x34>
 800710a:	463c      	mov	r4, r7
 800710c:	687f      	ldr	r7, [r7, #4]
 800710e:	e7b6      	b.n	800707e <_malloc_r+0x4a>
 8007110:	461a      	mov	r2, r3
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	42a3      	cmp	r3, r4
 8007116:	d1fb      	bne.n	8007110 <_malloc_r+0xdc>
 8007118:	2300      	movs	r3, #0
 800711a:	6053      	str	r3, [r2, #4]
 800711c:	e7de      	b.n	80070dc <_malloc_r+0xa8>
 800711e:	230c      	movs	r3, #12
 8007120:	6033      	str	r3, [r6, #0]
 8007122:	4630      	mov	r0, r6
 8007124:	f000 f80c 	bl	8007140 <__malloc_unlock>
 8007128:	e794      	b.n	8007054 <_malloc_r+0x20>
 800712a:	6005      	str	r5, [r0, #0]
 800712c:	e7d6      	b.n	80070dc <_malloc_r+0xa8>
 800712e:	bf00      	nop
 8007130:	240005e0 	.word	0x240005e0

08007134 <__malloc_lock>:
 8007134:	4801      	ldr	r0, [pc, #4]	@ (800713c <__malloc_lock+0x8>)
 8007136:	f7ff b91e 	b.w	8006376 <__retarget_lock_acquire_recursive>
 800713a:	bf00      	nop
 800713c:	240005d8 	.word	0x240005d8

08007140 <__malloc_unlock>:
 8007140:	4801      	ldr	r0, [pc, #4]	@ (8007148 <__malloc_unlock+0x8>)
 8007142:	f7ff b919 	b.w	8006378 <__retarget_lock_release_recursive>
 8007146:	bf00      	nop
 8007148:	240005d8 	.word	0x240005d8

0800714c <_Balloc>:
 800714c:	b570      	push	{r4, r5, r6, lr}
 800714e:	69c6      	ldr	r6, [r0, #28]
 8007150:	4604      	mov	r4, r0
 8007152:	460d      	mov	r5, r1
 8007154:	b976      	cbnz	r6, 8007174 <_Balloc+0x28>
 8007156:	2010      	movs	r0, #16
 8007158:	f7ff ff42 	bl	8006fe0 <malloc>
 800715c:	4602      	mov	r2, r0
 800715e:	61e0      	str	r0, [r4, #28]
 8007160:	b920      	cbnz	r0, 800716c <_Balloc+0x20>
 8007162:	4b18      	ldr	r3, [pc, #96]	@ (80071c4 <_Balloc+0x78>)
 8007164:	4818      	ldr	r0, [pc, #96]	@ (80071c8 <_Balloc+0x7c>)
 8007166:	216b      	movs	r1, #107	@ 0x6b
 8007168:	f000 fda6 	bl	8007cb8 <__assert_func>
 800716c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007170:	6006      	str	r6, [r0, #0]
 8007172:	60c6      	str	r6, [r0, #12]
 8007174:	69e6      	ldr	r6, [r4, #28]
 8007176:	68f3      	ldr	r3, [r6, #12]
 8007178:	b183      	cbz	r3, 800719c <_Balloc+0x50>
 800717a:	69e3      	ldr	r3, [r4, #28]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007182:	b9b8      	cbnz	r0, 80071b4 <_Balloc+0x68>
 8007184:	2101      	movs	r1, #1
 8007186:	fa01 f605 	lsl.w	r6, r1, r5
 800718a:	1d72      	adds	r2, r6, #5
 800718c:	0092      	lsls	r2, r2, #2
 800718e:	4620      	mov	r0, r4
 8007190:	f000 fdb0 	bl	8007cf4 <_calloc_r>
 8007194:	b160      	cbz	r0, 80071b0 <_Balloc+0x64>
 8007196:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800719a:	e00e      	b.n	80071ba <_Balloc+0x6e>
 800719c:	2221      	movs	r2, #33	@ 0x21
 800719e:	2104      	movs	r1, #4
 80071a0:	4620      	mov	r0, r4
 80071a2:	f000 fda7 	bl	8007cf4 <_calloc_r>
 80071a6:	69e3      	ldr	r3, [r4, #28]
 80071a8:	60f0      	str	r0, [r6, #12]
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e4      	bne.n	800717a <_Balloc+0x2e>
 80071b0:	2000      	movs	r0, #0
 80071b2:	bd70      	pop	{r4, r5, r6, pc}
 80071b4:	6802      	ldr	r2, [r0, #0]
 80071b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071ba:	2300      	movs	r3, #0
 80071bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071c0:	e7f7      	b.n	80071b2 <_Balloc+0x66>
 80071c2:	bf00      	nop
 80071c4:	080084c5 	.word	0x080084c5
 80071c8:	08008545 	.word	0x08008545

080071cc <_Bfree>:
 80071cc:	b570      	push	{r4, r5, r6, lr}
 80071ce:	69c6      	ldr	r6, [r0, #28]
 80071d0:	4605      	mov	r5, r0
 80071d2:	460c      	mov	r4, r1
 80071d4:	b976      	cbnz	r6, 80071f4 <_Bfree+0x28>
 80071d6:	2010      	movs	r0, #16
 80071d8:	f7ff ff02 	bl	8006fe0 <malloc>
 80071dc:	4602      	mov	r2, r0
 80071de:	61e8      	str	r0, [r5, #28]
 80071e0:	b920      	cbnz	r0, 80071ec <_Bfree+0x20>
 80071e2:	4b09      	ldr	r3, [pc, #36]	@ (8007208 <_Bfree+0x3c>)
 80071e4:	4809      	ldr	r0, [pc, #36]	@ (800720c <_Bfree+0x40>)
 80071e6:	218f      	movs	r1, #143	@ 0x8f
 80071e8:	f000 fd66 	bl	8007cb8 <__assert_func>
 80071ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071f0:	6006      	str	r6, [r0, #0]
 80071f2:	60c6      	str	r6, [r0, #12]
 80071f4:	b13c      	cbz	r4, 8007206 <_Bfree+0x3a>
 80071f6:	69eb      	ldr	r3, [r5, #28]
 80071f8:	6862      	ldr	r2, [r4, #4]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007200:	6021      	str	r1, [r4, #0]
 8007202:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007206:	bd70      	pop	{r4, r5, r6, pc}
 8007208:	080084c5 	.word	0x080084c5
 800720c:	08008545 	.word	0x08008545

08007210 <__multadd>:
 8007210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007214:	690d      	ldr	r5, [r1, #16]
 8007216:	4607      	mov	r7, r0
 8007218:	460c      	mov	r4, r1
 800721a:	461e      	mov	r6, r3
 800721c:	f101 0c14 	add.w	ip, r1, #20
 8007220:	2000      	movs	r0, #0
 8007222:	f8dc 3000 	ldr.w	r3, [ip]
 8007226:	b299      	uxth	r1, r3
 8007228:	fb02 6101 	mla	r1, r2, r1, r6
 800722c:	0c1e      	lsrs	r6, r3, #16
 800722e:	0c0b      	lsrs	r3, r1, #16
 8007230:	fb02 3306 	mla	r3, r2, r6, r3
 8007234:	b289      	uxth	r1, r1
 8007236:	3001      	adds	r0, #1
 8007238:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800723c:	4285      	cmp	r5, r0
 800723e:	f84c 1b04 	str.w	r1, [ip], #4
 8007242:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007246:	dcec      	bgt.n	8007222 <__multadd+0x12>
 8007248:	b30e      	cbz	r6, 800728e <__multadd+0x7e>
 800724a:	68a3      	ldr	r3, [r4, #8]
 800724c:	42ab      	cmp	r3, r5
 800724e:	dc19      	bgt.n	8007284 <__multadd+0x74>
 8007250:	6861      	ldr	r1, [r4, #4]
 8007252:	4638      	mov	r0, r7
 8007254:	3101      	adds	r1, #1
 8007256:	f7ff ff79 	bl	800714c <_Balloc>
 800725a:	4680      	mov	r8, r0
 800725c:	b928      	cbnz	r0, 800726a <__multadd+0x5a>
 800725e:	4602      	mov	r2, r0
 8007260:	4b0c      	ldr	r3, [pc, #48]	@ (8007294 <__multadd+0x84>)
 8007262:	480d      	ldr	r0, [pc, #52]	@ (8007298 <__multadd+0x88>)
 8007264:	21ba      	movs	r1, #186	@ 0xba
 8007266:	f000 fd27 	bl	8007cb8 <__assert_func>
 800726a:	6922      	ldr	r2, [r4, #16]
 800726c:	3202      	adds	r2, #2
 800726e:	f104 010c 	add.w	r1, r4, #12
 8007272:	0092      	lsls	r2, r2, #2
 8007274:	300c      	adds	r0, #12
 8007276:	f000 fd11 	bl	8007c9c <memcpy>
 800727a:	4621      	mov	r1, r4
 800727c:	4638      	mov	r0, r7
 800727e:	f7ff ffa5 	bl	80071cc <_Bfree>
 8007282:	4644      	mov	r4, r8
 8007284:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007288:	3501      	adds	r5, #1
 800728a:	615e      	str	r6, [r3, #20]
 800728c:	6125      	str	r5, [r4, #16]
 800728e:	4620      	mov	r0, r4
 8007290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007294:	08008534 	.word	0x08008534
 8007298:	08008545 	.word	0x08008545

0800729c <__hi0bits>:
 800729c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80072a0:	4603      	mov	r3, r0
 80072a2:	bf36      	itet	cc
 80072a4:	0403      	lslcc	r3, r0, #16
 80072a6:	2000      	movcs	r0, #0
 80072a8:	2010      	movcc	r0, #16
 80072aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072ae:	bf3c      	itt	cc
 80072b0:	021b      	lslcc	r3, r3, #8
 80072b2:	3008      	addcc	r0, #8
 80072b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072b8:	bf3c      	itt	cc
 80072ba:	011b      	lslcc	r3, r3, #4
 80072bc:	3004      	addcc	r0, #4
 80072be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072c2:	bf3c      	itt	cc
 80072c4:	009b      	lslcc	r3, r3, #2
 80072c6:	3002      	addcc	r0, #2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	db05      	blt.n	80072d8 <__hi0bits+0x3c>
 80072cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80072d0:	f100 0001 	add.w	r0, r0, #1
 80072d4:	bf08      	it	eq
 80072d6:	2020      	moveq	r0, #32
 80072d8:	4770      	bx	lr

080072da <__lo0bits>:
 80072da:	6803      	ldr	r3, [r0, #0]
 80072dc:	4602      	mov	r2, r0
 80072de:	f013 0007 	ands.w	r0, r3, #7
 80072e2:	d00b      	beq.n	80072fc <__lo0bits+0x22>
 80072e4:	07d9      	lsls	r1, r3, #31
 80072e6:	d421      	bmi.n	800732c <__lo0bits+0x52>
 80072e8:	0798      	lsls	r0, r3, #30
 80072ea:	bf49      	itett	mi
 80072ec:	085b      	lsrmi	r3, r3, #1
 80072ee:	089b      	lsrpl	r3, r3, #2
 80072f0:	2001      	movmi	r0, #1
 80072f2:	6013      	strmi	r3, [r2, #0]
 80072f4:	bf5c      	itt	pl
 80072f6:	6013      	strpl	r3, [r2, #0]
 80072f8:	2002      	movpl	r0, #2
 80072fa:	4770      	bx	lr
 80072fc:	b299      	uxth	r1, r3
 80072fe:	b909      	cbnz	r1, 8007304 <__lo0bits+0x2a>
 8007300:	0c1b      	lsrs	r3, r3, #16
 8007302:	2010      	movs	r0, #16
 8007304:	b2d9      	uxtb	r1, r3
 8007306:	b909      	cbnz	r1, 800730c <__lo0bits+0x32>
 8007308:	3008      	adds	r0, #8
 800730a:	0a1b      	lsrs	r3, r3, #8
 800730c:	0719      	lsls	r1, r3, #28
 800730e:	bf04      	itt	eq
 8007310:	091b      	lsreq	r3, r3, #4
 8007312:	3004      	addeq	r0, #4
 8007314:	0799      	lsls	r1, r3, #30
 8007316:	bf04      	itt	eq
 8007318:	089b      	lsreq	r3, r3, #2
 800731a:	3002      	addeq	r0, #2
 800731c:	07d9      	lsls	r1, r3, #31
 800731e:	d403      	bmi.n	8007328 <__lo0bits+0x4e>
 8007320:	085b      	lsrs	r3, r3, #1
 8007322:	f100 0001 	add.w	r0, r0, #1
 8007326:	d003      	beq.n	8007330 <__lo0bits+0x56>
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	4770      	bx	lr
 800732c:	2000      	movs	r0, #0
 800732e:	4770      	bx	lr
 8007330:	2020      	movs	r0, #32
 8007332:	4770      	bx	lr

08007334 <__i2b>:
 8007334:	b510      	push	{r4, lr}
 8007336:	460c      	mov	r4, r1
 8007338:	2101      	movs	r1, #1
 800733a:	f7ff ff07 	bl	800714c <_Balloc>
 800733e:	4602      	mov	r2, r0
 8007340:	b928      	cbnz	r0, 800734e <__i2b+0x1a>
 8007342:	4b05      	ldr	r3, [pc, #20]	@ (8007358 <__i2b+0x24>)
 8007344:	4805      	ldr	r0, [pc, #20]	@ (800735c <__i2b+0x28>)
 8007346:	f240 1145 	movw	r1, #325	@ 0x145
 800734a:	f000 fcb5 	bl	8007cb8 <__assert_func>
 800734e:	2301      	movs	r3, #1
 8007350:	6144      	str	r4, [r0, #20]
 8007352:	6103      	str	r3, [r0, #16]
 8007354:	bd10      	pop	{r4, pc}
 8007356:	bf00      	nop
 8007358:	08008534 	.word	0x08008534
 800735c:	08008545 	.word	0x08008545

08007360 <__multiply>:
 8007360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007364:	4617      	mov	r7, r2
 8007366:	690a      	ldr	r2, [r1, #16]
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	429a      	cmp	r2, r3
 800736c:	bfa8      	it	ge
 800736e:	463b      	movge	r3, r7
 8007370:	4689      	mov	r9, r1
 8007372:	bfa4      	itt	ge
 8007374:	460f      	movge	r7, r1
 8007376:	4699      	movge	r9, r3
 8007378:	693d      	ldr	r5, [r7, #16]
 800737a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	6879      	ldr	r1, [r7, #4]
 8007382:	eb05 060a 	add.w	r6, r5, sl
 8007386:	42b3      	cmp	r3, r6
 8007388:	b085      	sub	sp, #20
 800738a:	bfb8      	it	lt
 800738c:	3101      	addlt	r1, #1
 800738e:	f7ff fedd 	bl	800714c <_Balloc>
 8007392:	b930      	cbnz	r0, 80073a2 <__multiply+0x42>
 8007394:	4602      	mov	r2, r0
 8007396:	4b41      	ldr	r3, [pc, #260]	@ (800749c <__multiply+0x13c>)
 8007398:	4841      	ldr	r0, [pc, #260]	@ (80074a0 <__multiply+0x140>)
 800739a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800739e:	f000 fc8b 	bl	8007cb8 <__assert_func>
 80073a2:	f100 0414 	add.w	r4, r0, #20
 80073a6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80073aa:	4623      	mov	r3, r4
 80073ac:	2200      	movs	r2, #0
 80073ae:	4573      	cmp	r3, lr
 80073b0:	d320      	bcc.n	80073f4 <__multiply+0x94>
 80073b2:	f107 0814 	add.w	r8, r7, #20
 80073b6:	f109 0114 	add.w	r1, r9, #20
 80073ba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80073be:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80073c2:	9302      	str	r3, [sp, #8]
 80073c4:	1beb      	subs	r3, r5, r7
 80073c6:	3b15      	subs	r3, #21
 80073c8:	f023 0303 	bic.w	r3, r3, #3
 80073cc:	3304      	adds	r3, #4
 80073ce:	3715      	adds	r7, #21
 80073d0:	42bd      	cmp	r5, r7
 80073d2:	bf38      	it	cc
 80073d4:	2304      	movcc	r3, #4
 80073d6:	9301      	str	r3, [sp, #4]
 80073d8:	9b02      	ldr	r3, [sp, #8]
 80073da:	9103      	str	r1, [sp, #12]
 80073dc:	428b      	cmp	r3, r1
 80073de:	d80c      	bhi.n	80073fa <__multiply+0x9a>
 80073e0:	2e00      	cmp	r6, #0
 80073e2:	dd03      	ble.n	80073ec <__multiply+0x8c>
 80073e4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d055      	beq.n	8007498 <__multiply+0x138>
 80073ec:	6106      	str	r6, [r0, #16]
 80073ee:	b005      	add	sp, #20
 80073f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f4:	f843 2b04 	str.w	r2, [r3], #4
 80073f8:	e7d9      	b.n	80073ae <__multiply+0x4e>
 80073fa:	f8b1 a000 	ldrh.w	sl, [r1]
 80073fe:	f1ba 0f00 	cmp.w	sl, #0
 8007402:	d01f      	beq.n	8007444 <__multiply+0xe4>
 8007404:	46c4      	mov	ip, r8
 8007406:	46a1      	mov	r9, r4
 8007408:	2700      	movs	r7, #0
 800740a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800740e:	f8d9 3000 	ldr.w	r3, [r9]
 8007412:	fa1f fb82 	uxth.w	fp, r2
 8007416:	b29b      	uxth	r3, r3
 8007418:	fb0a 330b 	mla	r3, sl, fp, r3
 800741c:	443b      	add	r3, r7
 800741e:	f8d9 7000 	ldr.w	r7, [r9]
 8007422:	0c12      	lsrs	r2, r2, #16
 8007424:	0c3f      	lsrs	r7, r7, #16
 8007426:	fb0a 7202 	mla	r2, sl, r2, r7
 800742a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800742e:	b29b      	uxth	r3, r3
 8007430:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007434:	4565      	cmp	r5, ip
 8007436:	f849 3b04 	str.w	r3, [r9], #4
 800743a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800743e:	d8e4      	bhi.n	800740a <__multiply+0xaa>
 8007440:	9b01      	ldr	r3, [sp, #4]
 8007442:	50e7      	str	r7, [r4, r3]
 8007444:	9b03      	ldr	r3, [sp, #12]
 8007446:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800744a:	3104      	adds	r1, #4
 800744c:	f1b9 0f00 	cmp.w	r9, #0
 8007450:	d020      	beq.n	8007494 <__multiply+0x134>
 8007452:	6823      	ldr	r3, [r4, #0]
 8007454:	4647      	mov	r7, r8
 8007456:	46a4      	mov	ip, r4
 8007458:	f04f 0a00 	mov.w	sl, #0
 800745c:	f8b7 b000 	ldrh.w	fp, [r7]
 8007460:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007464:	fb09 220b 	mla	r2, r9, fp, r2
 8007468:	4452      	add	r2, sl
 800746a:	b29b      	uxth	r3, r3
 800746c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007470:	f84c 3b04 	str.w	r3, [ip], #4
 8007474:	f857 3b04 	ldr.w	r3, [r7], #4
 8007478:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800747c:	f8bc 3000 	ldrh.w	r3, [ip]
 8007480:	fb09 330a 	mla	r3, r9, sl, r3
 8007484:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007488:	42bd      	cmp	r5, r7
 800748a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800748e:	d8e5      	bhi.n	800745c <__multiply+0xfc>
 8007490:	9a01      	ldr	r2, [sp, #4]
 8007492:	50a3      	str	r3, [r4, r2]
 8007494:	3404      	adds	r4, #4
 8007496:	e79f      	b.n	80073d8 <__multiply+0x78>
 8007498:	3e01      	subs	r6, #1
 800749a:	e7a1      	b.n	80073e0 <__multiply+0x80>
 800749c:	08008534 	.word	0x08008534
 80074a0:	08008545 	.word	0x08008545

080074a4 <__pow5mult>:
 80074a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074a8:	4615      	mov	r5, r2
 80074aa:	f012 0203 	ands.w	r2, r2, #3
 80074ae:	4607      	mov	r7, r0
 80074b0:	460e      	mov	r6, r1
 80074b2:	d007      	beq.n	80074c4 <__pow5mult+0x20>
 80074b4:	4c25      	ldr	r4, [pc, #148]	@ (800754c <__pow5mult+0xa8>)
 80074b6:	3a01      	subs	r2, #1
 80074b8:	2300      	movs	r3, #0
 80074ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074be:	f7ff fea7 	bl	8007210 <__multadd>
 80074c2:	4606      	mov	r6, r0
 80074c4:	10ad      	asrs	r5, r5, #2
 80074c6:	d03d      	beq.n	8007544 <__pow5mult+0xa0>
 80074c8:	69fc      	ldr	r4, [r7, #28]
 80074ca:	b97c      	cbnz	r4, 80074ec <__pow5mult+0x48>
 80074cc:	2010      	movs	r0, #16
 80074ce:	f7ff fd87 	bl	8006fe0 <malloc>
 80074d2:	4602      	mov	r2, r0
 80074d4:	61f8      	str	r0, [r7, #28]
 80074d6:	b928      	cbnz	r0, 80074e4 <__pow5mult+0x40>
 80074d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007550 <__pow5mult+0xac>)
 80074da:	481e      	ldr	r0, [pc, #120]	@ (8007554 <__pow5mult+0xb0>)
 80074dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80074e0:	f000 fbea 	bl	8007cb8 <__assert_func>
 80074e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074e8:	6004      	str	r4, [r0, #0]
 80074ea:	60c4      	str	r4, [r0, #12]
 80074ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80074f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074f4:	b94c      	cbnz	r4, 800750a <__pow5mult+0x66>
 80074f6:	f240 2171 	movw	r1, #625	@ 0x271
 80074fa:	4638      	mov	r0, r7
 80074fc:	f7ff ff1a 	bl	8007334 <__i2b>
 8007500:	2300      	movs	r3, #0
 8007502:	f8c8 0008 	str.w	r0, [r8, #8]
 8007506:	4604      	mov	r4, r0
 8007508:	6003      	str	r3, [r0, #0]
 800750a:	f04f 0900 	mov.w	r9, #0
 800750e:	07eb      	lsls	r3, r5, #31
 8007510:	d50a      	bpl.n	8007528 <__pow5mult+0x84>
 8007512:	4631      	mov	r1, r6
 8007514:	4622      	mov	r2, r4
 8007516:	4638      	mov	r0, r7
 8007518:	f7ff ff22 	bl	8007360 <__multiply>
 800751c:	4631      	mov	r1, r6
 800751e:	4680      	mov	r8, r0
 8007520:	4638      	mov	r0, r7
 8007522:	f7ff fe53 	bl	80071cc <_Bfree>
 8007526:	4646      	mov	r6, r8
 8007528:	106d      	asrs	r5, r5, #1
 800752a:	d00b      	beq.n	8007544 <__pow5mult+0xa0>
 800752c:	6820      	ldr	r0, [r4, #0]
 800752e:	b938      	cbnz	r0, 8007540 <__pow5mult+0x9c>
 8007530:	4622      	mov	r2, r4
 8007532:	4621      	mov	r1, r4
 8007534:	4638      	mov	r0, r7
 8007536:	f7ff ff13 	bl	8007360 <__multiply>
 800753a:	6020      	str	r0, [r4, #0]
 800753c:	f8c0 9000 	str.w	r9, [r0]
 8007540:	4604      	mov	r4, r0
 8007542:	e7e4      	b.n	800750e <__pow5mult+0x6a>
 8007544:	4630      	mov	r0, r6
 8007546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800754a:	bf00      	nop
 800754c:	080085f8 	.word	0x080085f8
 8007550:	080084c5 	.word	0x080084c5
 8007554:	08008545 	.word	0x08008545

08007558 <__lshift>:
 8007558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800755c:	460c      	mov	r4, r1
 800755e:	6849      	ldr	r1, [r1, #4]
 8007560:	6923      	ldr	r3, [r4, #16]
 8007562:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007566:	68a3      	ldr	r3, [r4, #8]
 8007568:	4607      	mov	r7, r0
 800756a:	4691      	mov	r9, r2
 800756c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007570:	f108 0601 	add.w	r6, r8, #1
 8007574:	42b3      	cmp	r3, r6
 8007576:	db0b      	blt.n	8007590 <__lshift+0x38>
 8007578:	4638      	mov	r0, r7
 800757a:	f7ff fde7 	bl	800714c <_Balloc>
 800757e:	4605      	mov	r5, r0
 8007580:	b948      	cbnz	r0, 8007596 <__lshift+0x3e>
 8007582:	4602      	mov	r2, r0
 8007584:	4b28      	ldr	r3, [pc, #160]	@ (8007628 <__lshift+0xd0>)
 8007586:	4829      	ldr	r0, [pc, #164]	@ (800762c <__lshift+0xd4>)
 8007588:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800758c:	f000 fb94 	bl	8007cb8 <__assert_func>
 8007590:	3101      	adds	r1, #1
 8007592:	005b      	lsls	r3, r3, #1
 8007594:	e7ee      	b.n	8007574 <__lshift+0x1c>
 8007596:	2300      	movs	r3, #0
 8007598:	f100 0114 	add.w	r1, r0, #20
 800759c:	f100 0210 	add.w	r2, r0, #16
 80075a0:	4618      	mov	r0, r3
 80075a2:	4553      	cmp	r3, sl
 80075a4:	db33      	blt.n	800760e <__lshift+0xb6>
 80075a6:	6920      	ldr	r0, [r4, #16]
 80075a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075ac:	f104 0314 	add.w	r3, r4, #20
 80075b0:	f019 091f 	ands.w	r9, r9, #31
 80075b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075bc:	d02b      	beq.n	8007616 <__lshift+0xbe>
 80075be:	f1c9 0e20 	rsb	lr, r9, #32
 80075c2:	468a      	mov	sl, r1
 80075c4:	2200      	movs	r2, #0
 80075c6:	6818      	ldr	r0, [r3, #0]
 80075c8:	fa00 f009 	lsl.w	r0, r0, r9
 80075cc:	4310      	orrs	r0, r2
 80075ce:	f84a 0b04 	str.w	r0, [sl], #4
 80075d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80075d6:	459c      	cmp	ip, r3
 80075d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80075dc:	d8f3      	bhi.n	80075c6 <__lshift+0x6e>
 80075de:	ebac 0304 	sub.w	r3, ip, r4
 80075e2:	3b15      	subs	r3, #21
 80075e4:	f023 0303 	bic.w	r3, r3, #3
 80075e8:	3304      	adds	r3, #4
 80075ea:	f104 0015 	add.w	r0, r4, #21
 80075ee:	4560      	cmp	r0, ip
 80075f0:	bf88      	it	hi
 80075f2:	2304      	movhi	r3, #4
 80075f4:	50ca      	str	r2, [r1, r3]
 80075f6:	b10a      	cbz	r2, 80075fc <__lshift+0xa4>
 80075f8:	f108 0602 	add.w	r6, r8, #2
 80075fc:	3e01      	subs	r6, #1
 80075fe:	4638      	mov	r0, r7
 8007600:	612e      	str	r6, [r5, #16]
 8007602:	4621      	mov	r1, r4
 8007604:	f7ff fde2 	bl	80071cc <_Bfree>
 8007608:	4628      	mov	r0, r5
 800760a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800760e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007612:	3301      	adds	r3, #1
 8007614:	e7c5      	b.n	80075a2 <__lshift+0x4a>
 8007616:	3904      	subs	r1, #4
 8007618:	f853 2b04 	ldr.w	r2, [r3], #4
 800761c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007620:	459c      	cmp	ip, r3
 8007622:	d8f9      	bhi.n	8007618 <__lshift+0xc0>
 8007624:	e7ea      	b.n	80075fc <__lshift+0xa4>
 8007626:	bf00      	nop
 8007628:	08008534 	.word	0x08008534
 800762c:	08008545 	.word	0x08008545

08007630 <__mcmp>:
 8007630:	690a      	ldr	r2, [r1, #16]
 8007632:	4603      	mov	r3, r0
 8007634:	6900      	ldr	r0, [r0, #16]
 8007636:	1a80      	subs	r0, r0, r2
 8007638:	b530      	push	{r4, r5, lr}
 800763a:	d10e      	bne.n	800765a <__mcmp+0x2a>
 800763c:	3314      	adds	r3, #20
 800763e:	3114      	adds	r1, #20
 8007640:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007644:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007648:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800764c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007650:	4295      	cmp	r5, r2
 8007652:	d003      	beq.n	800765c <__mcmp+0x2c>
 8007654:	d205      	bcs.n	8007662 <__mcmp+0x32>
 8007656:	f04f 30ff 	mov.w	r0, #4294967295
 800765a:	bd30      	pop	{r4, r5, pc}
 800765c:	42a3      	cmp	r3, r4
 800765e:	d3f3      	bcc.n	8007648 <__mcmp+0x18>
 8007660:	e7fb      	b.n	800765a <__mcmp+0x2a>
 8007662:	2001      	movs	r0, #1
 8007664:	e7f9      	b.n	800765a <__mcmp+0x2a>
	...

08007668 <__mdiff>:
 8007668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	4689      	mov	r9, r1
 800766e:	4606      	mov	r6, r0
 8007670:	4611      	mov	r1, r2
 8007672:	4648      	mov	r0, r9
 8007674:	4614      	mov	r4, r2
 8007676:	f7ff ffdb 	bl	8007630 <__mcmp>
 800767a:	1e05      	subs	r5, r0, #0
 800767c:	d112      	bne.n	80076a4 <__mdiff+0x3c>
 800767e:	4629      	mov	r1, r5
 8007680:	4630      	mov	r0, r6
 8007682:	f7ff fd63 	bl	800714c <_Balloc>
 8007686:	4602      	mov	r2, r0
 8007688:	b928      	cbnz	r0, 8007696 <__mdiff+0x2e>
 800768a:	4b3f      	ldr	r3, [pc, #252]	@ (8007788 <__mdiff+0x120>)
 800768c:	f240 2137 	movw	r1, #567	@ 0x237
 8007690:	483e      	ldr	r0, [pc, #248]	@ (800778c <__mdiff+0x124>)
 8007692:	f000 fb11 	bl	8007cb8 <__assert_func>
 8007696:	2301      	movs	r3, #1
 8007698:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800769c:	4610      	mov	r0, r2
 800769e:	b003      	add	sp, #12
 80076a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a4:	bfbc      	itt	lt
 80076a6:	464b      	movlt	r3, r9
 80076a8:	46a1      	movlt	r9, r4
 80076aa:	4630      	mov	r0, r6
 80076ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80076b0:	bfba      	itte	lt
 80076b2:	461c      	movlt	r4, r3
 80076b4:	2501      	movlt	r5, #1
 80076b6:	2500      	movge	r5, #0
 80076b8:	f7ff fd48 	bl	800714c <_Balloc>
 80076bc:	4602      	mov	r2, r0
 80076be:	b918      	cbnz	r0, 80076c8 <__mdiff+0x60>
 80076c0:	4b31      	ldr	r3, [pc, #196]	@ (8007788 <__mdiff+0x120>)
 80076c2:	f240 2145 	movw	r1, #581	@ 0x245
 80076c6:	e7e3      	b.n	8007690 <__mdiff+0x28>
 80076c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80076cc:	6926      	ldr	r6, [r4, #16]
 80076ce:	60c5      	str	r5, [r0, #12]
 80076d0:	f109 0310 	add.w	r3, r9, #16
 80076d4:	f109 0514 	add.w	r5, r9, #20
 80076d8:	f104 0e14 	add.w	lr, r4, #20
 80076dc:	f100 0b14 	add.w	fp, r0, #20
 80076e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80076e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80076e8:	9301      	str	r3, [sp, #4]
 80076ea:	46d9      	mov	r9, fp
 80076ec:	f04f 0c00 	mov.w	ip, #0
 80076f0:	9b01      	ldr	r3, [sp, #4]
 80076f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80076f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80076fa:	9301      	str	r3, [sp, #4]
 80076fc:	fa1f f38a 	uxth.w	r3, sl
 8007700:	4619      	mov	r1, r3
 8007702:	b283      	uxth	r3, r0
 8007704:	1acb      	subs	r3, r1, r3
 8007706:	0c00      	lsrs	r0, r0, #16
 8007708:	4463      	add	r3, ip
 800770a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800770e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007712:	b29b      	uxth	r3, r3
 8007714:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007718:	4576      	cmp	r6, lr
 800771a:	f849 3b04 	str.w	r3, [r9], #4
 800771e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007722:	d8e5      	bhi.n	80076f0 <__mdiff+0x88>
 8007724:	1b33      	subs	r3, r6, r4
 8007726:	3b15      	subs	r3, #21
 8007728:	f023 0303 	bic.w	r3, r3, #3
 800772c:	3415      	adds	r4, #21
 800772e:	3304      	adds	r3, #4
 8007730:	42a6      	cmp	r6, r4
 8007732:	bf38      	it	cc
 8007734:	2304      	movcc	r3, #4
 8007736:	441d      	add	r5, r3
 8007738:	445b      	add	r3, fp
 800773a:	461e      	mov	r6, r3
 800773c:	462c      	mov	r4, r5
 800773e:	4544      	cmp	r4, r8
 8007740:	d30e      	bcc.n	8007760 <__mdiff+0xf8>
 8007742:	f108 0103 	add.w	r1, r8, #3
 8007746:	1b49      	subs	r1, r1, r5
 8007748:	f021 0103 	bic.w	r1, r1, #3
 800774c:	3d03      	subs	r5, #3
 800774e:	45a8      	cmp	r8, r5
 8007750:	bf38      	it	cc
 8007752:	2100      	movcc	r1, #0
 8007754:	440b      	add	r3, r1
 8007756:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800775a:	b191      	cbz	r1, 8007782 <__mdiff+0x11a>
 800775c:	6117      	str	r7, [r2, #16]
 800775e:	e79d      	b.n	800769c <__mdiff+0x34>
 8007760:	f854 1b04 	ldr.w	r1, [r4], #4
 8007764:	46e6      	mov	lr, ip
 8007766:	0c08      	lsrs	r0, r1, #16
 8007768:	fa1c fc81 	uxtah	ip, ip, r1
 800776c:	4471      	add	r1, lr
 800776e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007772:	b289      	uxth	r1, r1
 8007774:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007778:	f846 1b04 	str.w	r1, [r6], #4
 800777c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007780:	e7dd      	b.n	800773e <__mdiff+0xd6>
 8007782:	3f01      	subs	r7, #1
 8007784:	e7e7      	b.n	8007756 <__mdiff+0xee>
 8007786:	bf00      	nop
 8007788:	08008534 	.word	0x08008534
 800778c:	08008545 	.word	0x08008545

08007790 <__d2b>:
 8007790:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007794:	460f      	mov	r7, r1
 8007796:	2101      	movs	r1, #1
 8007798:	ec59 8b10 	vmov	r8, r9, d0
 800779c:	4616      	mov	r6, r2
 800779e:	f7ff fcd5 	bl	800714c <_Balloc>
 80077a2:	4604      	mov	r4, r0
 80077a4:	b930      	cbnz	r0, 80077b4 <__d2b+0x24>
 80077a6:	4602      	mov	r2, r0
 80077a8:	4b23      	ldr	r3, [pc, #140]	@ (8007838 <__d2b+0xa8>)
 80077aa:	4824      	ldr	r0, [pc, #144]	@ (800783c <__d2b+0xac>)
 80077ac:	f240 310f 	movw	r1, #783	@ 0x30f
 80077b0:	f000 fa82 	bl	8007cb8 <__assert_func>
 80077b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80077b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077bc:	b10d      	cbz	r5, 80077c2 <__d2b+0x32>
 80077be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077c2:	9301      	str	r3, [sp, #4]
 80077c4:	f1b8 0300 	subs.w	r3, r8, #0
 80077c8:	d023      	beq.n	8007812 <__d2b+0x82>
 80077ca:	4668      	mov	r0, sp
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	f7ff fd84 	bl	80072da <__lo0bits>
 80077d2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80077d6:	b1d0      	cbz	r0, 800780e <__d2b+0x7e>
 80077d8:	f1c0 0320 	rsb	r3, r0, #32
 80077dc:	fa02 f303 	lsl.w	r3, r2, r3
 80077e0:	430b      	orrs	r3, r1
 80077e2:	40c2      	lsrs	r2, r0
 80077e4:	6163      	str	r3, [r4, #20]
 80077e6:	9201      	str	r2, [sp, #4]
 80077e8:	9b01      	ldr	r3, [sp, #4]
 80077ea:	61a3      	str	r3, [r4, #24]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	bf0c      	ite	eq
 80077f0:	2201      	moveq	r2, #1
 80077f2:	2202      	movne	r2, #2
 80077f4:	6122      	str	r2, [r4, #16]
 80077f6:	b1a5      	cbz	r5, 8007822 <__d2b+0x92>
 80077f8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80077fc:	4405      	add	r5, r0
 80077fe:	603d      	str	r5, [r7, #0]
 8007800:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007804:	6030      	str	r0, [r6, #0]
 8007806:	4620      	mov	r0, r4
 8007808:	b003      	add	sp, #12
 800780a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800780e:	6161      	str	r1, [r4, #20]
 8007810:	e7ea      	b.n	80077e8 <__d2b+0x58>
 8007812:	a801      	add	r0, sp, #4
 8007814:	f7ff fd61 	bl	80072da <__lo0bits>
 8007818:	9b01      	ldr	r3, [sp, #4]
 800781a:	6163      	str	r3, [r4, #20]
 800781c:	3020      	adds	r0, #32
 800781e:	2201      	movs	r2, #1
 8007820:	e7e8      	b.n	80077f4 <__d2b+0x64>
 8007822:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007826:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800782a:	6038      	str	r0, [r7, #0]
 800782c:	6918      	ldr	r0, [r3, #16]
 800782e:	f7ff fd35 	bl	800729c <__hi0bits>
 8007832:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007836:	e7e5      	b.n	8007804 <__d2b+0x74>
 8007838:	08008534 	.word	0x08008534
 800783c:	08008545 	.word	0x08008545

08007840 <__ssputs_r>:
 8007840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007844:	688e      	ldr	r6, [r1, #8]
 8007846:	461f      	mov	r7, r3
 8007848:	42be      	cmp	r6, r7
 800784a:	680b      	ldr	r3, [r1, #0]
 800784c:	4682      	mov	sl, r0
 800784e:	460c      	mov	r4, r1
 8007850:	4690      	mov	r8, r2
 8007852:	d82d      	bhi.n	80078b0 <__ssputs_r+0x70>
 8007854:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007858:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800785c:	d026      	beq.n	80078ac <__ssputs_r+0x6c>
 800785e:	6965      	ldr	r5, [r4, #20]
 8007860:	6909      	ldr	r1, [r1, #16]
 8007862:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007866:	eba3 0901 	sub.w	r9, r3, r1
 800786a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800786e:	1c7b      	adds	r3, r7, #1
 8007870:	444b      	add	r3, r9
 8007872:	106d      	asrs	r5, r5, #1
 8007874:	429d      	cmp	r5, r3
 8007876:	bf38      	it	cc
 8007878:	461d      	movcc	r5, r3
 800787a:	0553      	lsls	r3, r2, #21
 800787c:	d527      	bpl.n	80078ce <__ssputs_r+0x8e>
 800787e:	4629      	mov	r1, r5
 8007880:	f7ff fbd8 	bl	8007034 <_malloc_r>
 8007884:	4606      	mov	r6, r0
 8007886:	b360      	cbz	r0, 80078e2 <__ssputs_r+0xa2>
 8007888:	6921      	ldr	r1, [r4, #16]
 800788a:	464a      	mov	r2, r9
 800788c:	f000 fa06 	bl	8007c9c <memcpy>
 8007890:	89a3      	ldrh	r3, [r4, #12]
 8007892:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007896:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800789a:	81a3      	strh	r3, [r4, #12]
 800789c:	6126      	str	r6, [r4, #16]
 800789e:	6165      	str	r5, [r4, #20]
 80078a0:	444e      	add	r6, r9
 80078a2:	eba5 0509 	sub.w	r5, r5, r9
 80078a6:	6026      	str	r6, [r4, #0]
 80078a8:	60a5      	str	r5, [r4, #8]
 80078aa:	463e      	mov	r6, r7
 80078ac:	42be      	cmp	r6, r7
 80078ae:	d900      	bls.n	80078b2 <__ssputs_r+0x72>
 80078b0:	463e      	mov	r6, r7
 80078b2:	6820      	ldr	r0, [r4, #0]
 80078b4:	4632      	mov	r2, r6
 80078b6:	4641      	mov	r1, r8
 80078b8:	f000 f9c6 	bl	8007c48 <memmove>
 80078bc:	68a3      	ldr	r3, [r4, #8]
 80078be:	1b9b      	subs	r3, r3, r6
 80078c0:	60a3      	str	r3, [r4, #8]
 80078c2:	6823      	ldr	r3, [r4, #0]
 80078c4:	4433      	add	r3, r6
 80078c6:	6023      	str	r3, [r4, #0]
 80078c8:	2000      	movs	r0, #0
 80078ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ce:	462a      	mov	r2, r5
 80078d0:	f000 fa36 	bl	8007d40 <_realloc_r>
 80078d4:	4606      	mov	r6, r0
 80078d6:	2800      	cmp	r0, #0
 80078d8:	d1e0      	bne.n	800789c <__ssputs_r+0x5c>
 80078da:	6921      	ldr	r1, [r4, #16]
 80078dc:	4650      	mov	r0, sl
 80078de:	f7ff fb35 	bl	8006f4c <_free_r>
 80078e2:	230c      	movs	r3, #12
 80078e4:	f8ca 3000 	str.w	r3, [sl]
 80078e8:	89a3      	ldrh	r3, [r4, #12]
 80078ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078ee:	81a3      	strh	r3, [r4, #12]
 80078f0:	f04f 30ff 	mov.w	r0, #4294967295
 80078f4:	e7e9      	b.n	80078ca <__ssputs_r+0x8a>
	...

080078f8 <_svfiprintf_r>:
 80078f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fc:	4698      	mov	r8, r3
 80078fe:	898b      	ldrh	r3, [r1, #12]
 8007900:	061b      	lsls	r3, r3, #24
 8007902:	b09d      	sub	sp, #116	@ 0x74
 8007904:	4607      	mov	r7, r0
 8007906:	460d      	mov	r5, r1
 8007908:	4614      	mov	r4, r2
 800790a:	d510      	bpl.n	800792e <_svfiprintf_r+0x36>
 800790c:	690b      	ldr	r3, [r1, #16]
 800790e:	b973      	cbnz	r3, 800792e <_svfiprintf_r+0x36>
 8007910:	2140      	movs	r1, #64	@ 0x40
 8007912:	f7ff fb8f 	bl	8007034 <_malloc_r>
 8007916:	6028      	str	r0, [r5, #0]
 8007918:	6128      	str	r0, [r5, #16]
 800791a:	b930      	cbnz	r0, 800792a <_svfiprintf_r+0x32>
 800791c:	230c      	movs	r3, #12
 800791e:	603b      	str	r3, [r7, #0]
 8007920:	f04f 30ff 	mov.w	r0, #4294967295
 8007924:	b01d      	add	sp, #116	@ 0x74
 8007926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800792a:	2340      	movs	r3, #64	@ 0x40
 800792c:	616b      	str	r3, [r5, #20]
 800792e:	2300      	movs	r3, #0
 8007930:	9309      	str	r3, [sp, #36]	@ 0x24
 8007932:	2320      	movs	r3, #32
 8007934:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007938:	f8cd 800c 	str.w	r8, [sp, #12]
 800793c:	2330      	movs	r3, #48	@ 0x30
 800793e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007adc <_svfiprintf_r+0x1e4>
 8007942:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007946:	f04f 0901 	mov.w	r9, #1
 800794a:	4623      	mov	r3, r4
 800794c:	469a      	mov	sl, r3
 800794e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007952:	b10a      	cbz	r2, 8007958 <_svfiprintf_r+0x60>
 8007954:	2a25      	cmp	r2, #37	@ 0x25
 8007956:	d1f9      	bne.n	800794c <_svfiprintf_r+0x54>
 8007958:	ebba 0b04 	subs.w	fp, sl, r4
 800795c:	d00b      	beq.n	8007976 <_svfiprintf_r+0x7e>
 800795e:	465b      	mov	r3, fp
 8007960:	4622      	mov	r2, r4
 8007962:	4629      	mov	r1, r5
 8007964:	4638      	mov	r0, r7
 8007966:	f7ff ff6b 	bl	8007840 <__ssputs_r>
 800796a:	3001      	adds	r0, #1
 800796c:	f000 80a7 	beq.w	8007abe <_svfiprintf_r+0x1c6>
 8007970:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007972:	445a      	add	r2, fp
 8007974:	9209      	str	r2, [sp, #36]	@ 0x24
 8007976:	f89a 3000 	ldrb.w	r3, [sl]
 800797a:	2b00      	cmp	r3, #0
 800797c:	f000 809f 	beq.w	8007abe <_svfiprintf_r+0x1c6>
 8007980:	2300      	movs	r3, #0
 8007982:	f04f 32ff 	mov.w	r2, #4294967295
 8007986:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800798a:	f10a 0a01 	add.w	sl, sl, #1
 800798e:	9304      	str	r3, [sp, #16]
 8007990:	9307      	str	r3, [sp, #28]
 8007992:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007996:	931a      	str	r3, [sp, #104]	@ 0x68
 8007998:	4654      	mov	r4, sl
 800799a:	2205      	movs	r2, #5
 800799c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079a0:	484e      	ldr	r0, [pc, #312]	@ (8007adc <_svfiprintf_r+0x1e4>)
 80079a2:	f7f8 fc9d 	bl	80002e0 <memchr>
 80079a6:	9a04      	ldr	r2, [sp, #16]
 80079a8:	b9d8      	cbnz	r0, 80079e2 <_svfiprintf_r+0xea>
 80079aa:	06d0      	lsls	r0, r2, #27
 80079ac:	bf44      	itt	mi
 80079ae:	2320      	movmi	r3, #32
 80079b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079b4:	0711      	lsls	r1, r2, #28
 80079b6:	bf44      	itt	mi
 80079b8:	232b      	movmi	r3, #43	@ 0x2b
 80079ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079be:	f89a 3000 	ldrb.w	r3, [sl]
 80079c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80079c4:	d015      	beq.n	80079f2 <_svfiprintf_r+0xfa>
 80079c6:	9a07      	ldr	r2, [sp, #28]
 80079c8:	4654      	mov	r4, sl
 80079ca:	2000      	movs	r0, #0
 80079cc:	f04f 0c0a 	mov.w	ip, #10
 80079d0:	4621      	mov	r1, r4
 80079d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079d6:	3b30      	subs	r3, #48	@ 0x30
 80079d8:	2b09      	cmp	r3, #9
 80079da:	d94b      	bls.n	8007a74 <_svfiprintf_r+0x17c>
 80079dc:	b1b0      	cbz	r0, 8007a0c <_svfiprintf_r+0x114>
 80079de:	9207      	str	r2, [sp, #28]
 80079e0:	e014      	b.n	8007a0c <_svfiprintf_r+0x114>
 80079e2:	eba0 0308 	sub.w	r3, r0, r8
 80079e6:	fa09 f303 	lsl.w	r3, r9, r3
 80079ea:	4313      	orrs	r3, r2
 80079ec:	9304      	str	r3, [sp, #16]
 80079ee:	46a2      	mov	sl, r4
 80079f0:	e7d2      	b.n	8007998 <_svfiprintf_r+0xa0>
 80079f2:	9b03      	ldr	r3, [sp, #12]
 80079f4:	1d19      	adds	r1, r3, #4
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	9103      	str	r1, [sp, #12]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	bfbb      	ittet	lt
 80079fe:	425b      	neglt	r3, r3
 8007a00:	f042 0202 	orrlt.w	r2, r2, #2
 8007a04:	9307      	strge	r3, [sp, #28]
 8007a06:	9307      	strlt	r3, [sp, #28]
 8007a08:	bfb8      	it	lt
 8007a0a:	9204      	strlt	r2, [sp, #16]
 8007a0c:	7823      	ldrb	r3, [r4, #0]
 8007a0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a10:	d10a      	bne.n	8007a28 <_svfiprintf_r+0x130>
 8007a12:	7863      	ldrb	r3, [r4, #1]
 8007a14:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a16:	d132      	bne.n	8007a7e <_svfiprintf_r+0x186>
 8007a18:	9b03      	ldr	r3, [sp, #12]
 8007a1a:	1d1a      	adds	r2, r3, #4
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	9203      	str	r2, [sp, #12]
 8007a20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a24:	3402      	adds	r4, #2
 8007a26:	9305      	str	r3, [sp, #20]
 8007a28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007aec <_svfiprintf_r+0x1f4>
 8007a2c:	7821      	ldrb	r1, [r4, #0]
 8007a2e:	2203      	movs	r2, #3
 8007a30:	4650      	mov	r0, sl
 8007a32:	f7f8 fc55 	bl	80002e0 <memchr>
 8007a36:	b138      	cbz	r0, 8007a48 <_svfiprintf_r+0x150>
 8007a38:	9b04      	ldr	r3, [sp, #16]
 8007a3a:	eba0 000a 	sub.w	r0, r0, sl
 8007a3e:	2240      	movs	r2, #64	@ 0x40
 8007a40:	4082      	lsls	r2, r0
 8007a42:	4313      	orrs	r3, r2
 8007a44:	3401      	adds	r4, #1
 8007a46:	9304      	str	r3, [sp, #16]
 8007a48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a4c:	4824      	ldr	r0, [pc, #144]	@ (8007ae0 <_svfiprintf_r+0x1e8>)
 8007a4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a52:	2206      	movs	r2, #6
 8007a54:	f7f8 fc44 	bl	80002e0 <memchr>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	d036      	beq.n	8007aca <_svfiprintf_r+0x1d2>
 8007a5c:	4b21      	ldr	r3, [pc, #132]	@ (8007ae4 <_svfiprintf_r+0x1ec>)
 8007a5e:	bb1b      	cbnz	r3, 8007aa8 <_svfiprintf_r+0x1b0>
 8007a60:	9b03      	ldr	r3, [sp, #12]
 8007a62:	3307      	adds	r3, #7
 8007a64:	f023 0307 	bic.w	r3, r3, #7
 8007a68:	3308      	adds	r3, #8
 8007a6a:	9303      	str	r3, [sp, #12]
 8007a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a6e:	4433      	add	r3, r6
 8007a70:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a72:	e76a      	b.n	800794a <_svfiprintf_r+0x52>
 8007a74:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a78:	460c      	mov	r4, r1
 8007a7a:	2001      	movs	r0, #1
 8007a7c:	e7a8      	b.n	80079d0 <_svfiprintf_r+0xd8>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	3401      	adds	r4, #1
 8007a82:	9305      	str	r3, [sp, #20]
 8007a84:	4619      	mov	r1, r3
 8007a86:	f04f 0c0a 	mov.w	ip, #10
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a90:	3a30      	subs	r2, #48	@ 0x30
 8007a92:	2a09      	cmp	r2, #9
 8007a94:	d903      	bls.n	8007a9e <_svfiprintf_r+0x1a6>
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d0c6      	beq.n	8007a28 <_svfiprintf_r+0x130>
 8007a9a:	9105      	str	r1, [sp, #20]
 8007a9c:	e7c4      	b.n	8007a28 <_svfiprintf_r+0x130>
 8007a9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aa2:	4604      	mov	r4, r0
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e7f0      	b.n	8007a8a <_svfiprintf_r+0x192>
 8007aa8:	ab03      	add	r3, sp, #12
 8007aaa:	9300      	str	r3, [sp, #0]
 8007aac:	462a      	mov	r2, r5
 8007aae:	4b0e      	ldr	r3, [pc, #56]	@ (8007ae8 <_svfiprintf_r+0x1f0>)
 8007ab0:	a904      	add	r1, sp, #16
 8007ab2:	4638      	mov	r0, r7
 8007ab4:	f7fd ff00 	bl	80058b8 <_printf_float>
 8007ab8:	1c42      	adds	r2, r0, #1
 8007aba:	4606      	mov	r6, r0
 8007abc:	d1d6      	bne.n	8007a6c <_svfiprintf_r+0x174>
 8007abe:	89ab      	ldrh	r3, [r5, #12]
 8007ac0:	065b      	lsls	r3, r3, #25
 8007ac2:	f53f af2d 	bmi.w	8007920 <_svfiprintf_r+0x28>
 8007ac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ac8:	e72c      	b.n	8007924 <_svfiprintf_r+0x2c>
 8007aca:	ab03      	add	r3, sp, #12
 8007acc:	9300      	str	r3, [sp, #0]
 8007ace:	462a      	mov	r2, r5
 8007ad0:	4b05      	ldr	r3, [pc, #20]	@ (8007ae8 <_svfiprintf_r+0x1f0>)
 8007ad2:	a904      	add	r1, sp, #16
 8007ad4:	4638      	mov	r0, r7
 8007ad6:	f7fe f977 	bl	8005dc8 <_printf_i>
 8007ada:	e7ed      	b.n	8007ab8 <_svfiprintf_r+0x1c0>
 8007adc:	0800859e 	.word	0x0800859e
 8007ae0:	080085a8 	.word	0x080085a8
 8007ae4:	080058b9 	.word	0x080058b9
 8007ae8:	08007841 	.word	0x08007841
 8007aec:	080085a4 	.word	0x080085a4

08007af0 <__sflush_r>:
 8007af0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007af8:	0716      	lsls	r6, r2, #28
 8007afa:	4605      	mov	r5, r0
 8007afc:	460c      	mov	r4, r1
 8007afe:	d454      	bmi.n	8007baa <__sflush_r+0xba>
 8007b00:	684b      	ldr	r3, [r1, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	dc02      	bgt.n	8007b0c <__sflush_r+0x1c>
 8007b06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	dd48      	ble.n	8007b9e <__sflush_r+0xae>
 8007b0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b0e:	2e00      	cmp	r6, #0
 8007b10:	d045      	beq.n	8007b9e <__sflush_r+0xae>
 8007b12:	2300      	movs	r3, #0
 8007b14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b18:	682f      	ldr	r7, [r5, #0]
 8007b1a:	6a21      	ldr	r1, [r4, #32]
 8007b1c:	602b      	str	r3, [r5, #0]
 8007b1e:	d030      	beq.n	8007b82 <__sflush_r+0x92>
 8007b20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b22:	89a3      	ldrh	r3, [r4, #12]
 8007b24:	0759      	lsls	r1, r3, #29
 8007b26:	d505      	bpl.n	8007b34 <__sflush_r+0x44>
 8007b28:	6863      	ldr	r3, [r4, #4]
 8007b2a:	1ad2      	subs	r2, r2, r3
 8007b2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b2e:	b10b      	cbz	r3, 8007b34 <__sflush_r+0x44>
 8007b30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b32:	1ad2      	subs	r2, r2, r3
 8007b34:	2300      	movs	r3, #0
 8007b36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b38:	6a21      	ldr	r1, [r4, #32]
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	47b0      	blx	r6
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	d106      	bne.n	8007b52 <__sflush_r+0x62>
 8007b44:	6829      	ldr	r1, [r5, #0]
 8007b46:	291d      	cmp	r1, #29
 8007b48:	d82b      	bhi.n	8007ba2 <__sflush_r+0xb2>
 8007b4a:	4a2a      	ldr	r2, [pc, #168]	@ (8007bf4 <__sflush_r+0x104>)
 8007b4c:	40ca      	lsrs	r2, r1
 8007b4e:	07d6      	lsls	r6, r2, #31
 8007b50:	d527      	bpl.n	8007ba2 <__sflush_r+0xb2>
 8007b52:	2200      	movs	r2, #0
 8007b54:	6062      	str	r2, [r4, #4]
 8007b56:	04d9      	lsls	r1, r3, #19
 8007b58:	6922      	ldr	r2, [r4, #16]
 8007b5a:	6022      	str	r2, [r4, #0]
 8007b5c:	d504      	bpl.n	8007b68 <__sflush_r+0x78>
 8007b5e:	1c42      	adds	r2, r0, #1
 8007b60:	d101      	bne.n	8007b66 <__sflush_r+0x76>
 8007b62:	682b      	ldr	r3, [r5, #0]
 8007b64:	b903      	cbnz	r3, 8007b68 <__sflush_r+0x78>
 8007b66:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b6a:	602f      	str	r7, [r5, #0]
 8007b6c:	b1b9      	cbz	r1, 8007b9e <__sflush_r+0xae>
 8007b6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b72:	4299      	cmp	r1, r3
 8007b74:	d002      	beq.n	8007b7c <__sflush_r+0x8c>
 8007b76:	4628      	mov	r0, r5
 8007b78:	f7ff f9e8 	bl	8006f4c <_free_r>
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b80:	e00d      	b.n	8007b9e <__sflush_r+0xae>
 8007b82:	2301      	movs	r3, #1
 8007b84:	4628      	mov	r0, r5
 8007b86:	47b0      	blx	r6
 8007b88:	4602      	mov	r2, r0
 8007b8a:	1c50      	adds	r0, r2, #1
 8007b8c:	d1c9      	bne.n	8007b22 <__sflush_r+0x32>
 8007b8e:	682b      	ldr	r3, [r5, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d0c6      	beq.n	8007b22 <__sflush_r+0x32>
 8007b94:	2b1d      	cmp	r3, #29
 8007b96:	d001      	beq.n	8007b9c <__sflush_r+0xac>
 8007b98:	2b16      	cmp	r3, #22
 8007b9a:	d11e      	bne.n	8007bda <__sflush_r+0xea>
 8007b9c:	602f      	str	r7, [r5, #0]
 8007b9e:	2000      	movs	r0, #0
 8007ba0:	e022      	b.n	8007be8 <__sflush_r+0xf8>
 8007ba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ba6:	b21b      	sxth	r3, r3
 8007ba8:	e01b      	b.n	8007be2 <__sflush_r+0xf2>
 8007baa:	690f      	ldr	r7, [r1, #16]
 8007bac:	2f00      	cmp	r7, #0
 8007bae:	d0f6      	beq.n	8007b9e <__sflush_r+0xae>
 8007bb0:	0793      	lsls	r3, r2, #30
 8007bb2:	680e      	ldr	r6, [r1, #0]
 8007bb4:	bf08      	it	eq
 8007bb6:	694b      	ldreq	r3, [r1, #20]
 8007bb8:	600f      	str	r7, [r1, #0]
 8007bba:	bf18      	it	ne
 8007bbc:	2300      	movne	r3, #0
 8007bbe:	eba6 0807 	sub.w	r8, r6, r7
 8007bc2:	608b      	str	r3, [r1, #8]
 8007bc4:	f1b8 0f00 	cmp.w	r8, #0
 8007bc8:	dde9      	ble.n	8007b9e <__sflush_r+0xae>
 8007bca:	6a21      	ldr	r1, [r4, #32]
 8007bcc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007bce:	4643      	mov	r3, r8
 8007bd0:	463a      	mov	r2, r7
 8007bd2:	4628      	mov	r0, r5
 8007bd4:	47b0      	blx	r6
 8007bd6:	2800      	cmp	r0, #0
 8007bd8:	dc08      	bgt.n	8007bec <__sflush_r+0xfc>
 8007bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007be2:	81a3      	strh	r3, [r4, #12]
 8007be4:	f04f 30ff 	mov.w	r0, #4294967295
 8007be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bec:	4407      	add	r7, r0
 8007bee:	eba8 0800 	sub.w	r8, r8, r0
 8007bf2:	e7e7      	b.n	8007bc4 <__sflush_r+0xd4>
 8007bf4:	20400001 	.word	0x20400001

08007bf8 <_fflush_r>:
 8007bf8:	b538      	push	{r3, r4, r5, lr}
 8007bfa:	690b      	ldr	r3, [r1, #16]
 8007bfc:	4605      	mov	r5, r0
 8007bfe:	460c      	mov	r4, r1
 8007c00:	b913      	cbnz	r3, 8007c08 <_fflush_r+0x10>
 8007c02:	2500      	movs	r5, #0
 8007c04:	4628      	mov	r0, r5
 8007c06:	bd38      	pop	{r3, r4, r5, pc}
 8007c08:	b118      	cbz	r0, 8007c12 <_fflush_r+0x1a>
 8007c0a:	6a03      	ldr	r3, [r0, #32]
 8007c0c:	b90b      	cbnz	r3, 8007c12 <_fflush_r+0x1a>
 8007c0e:	f7fe fa85 	bl	800611c <__sinit>
 8007c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d0f3      	beq.n	8007c02 <_fflush_r+0xa>
 8007c1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c1c:	07d0      	lsls	r0, r2, #31
 8007c1e:	d404      	bmi.n	8007c2a <_fflush_r+0x32>
 8007c20:	0599      	lsls	r1, r3, #22
 8007c22:	d402      	bmi.n	8007c2a <_fflush_r+0x32>
 8007c24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c26:	f7fe fba6 	bl	8006376 <__retarget_lock_acquire_recursive>
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	4621      	mov	r1, r4
 8007c2e:	f7ff ff5f 	bl	8007af0 <__sflush_r>
 8007c32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c34:	07da      	lsls	r2, r3, #31
 8007c36:	4605      	mov	r5, r0
 8007c38:	d4e4      	bmi.n	8007c04 <_fflush_r+0xc>
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	059b      	lsls	r3, r3, #22
 8007c3e:	d4e1      	bmi.n	8007c04 <_fflush_r+0xc>
 8007c40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c42:	f7fe fb99 	bl	8006378 <__retarget_lock_release_recursive>
 8007c46:	e7dd      	b.n	8007c04 <_fflush_r+0xc>

08007c48 <memmove>:
 8007c48:	4288      	cmp	r0, r1
 8007c4a:	b510      	push	{r4, lr}
 8007c4c:	eb01 0402 	add.w	r4, r1, r2
 8007c50:	d902      	bls.n	8007c58 <memmove+0x10>
 8007c52:	4284      	cmp	r4, r0
 8007c54:	4623      	mov	r3, r4
 8007c56:	d807      	bhi.n	8007c68 <memmove+0x20>
 8007c58:	1e43      	subs	r3, r0, #1
 8007c5a:	42a1      	cmp	r1, r4
 8007c5c:	d008      	beq.n	8007c70 <memmove+0x28>
 8007c5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c66:	e7f8      	b.n	8007c5a <memmove+0x12>
 8007c68:	4402      	add	r2, r0
 8007c6a:	4601      	mov	r1, r0
 8007c6c:	428a      	cmp	r2, r1
 8007c6e:	d100      	bne.n	8007c72 <memmove+0x2a>
 8007c70:	bd10      	pop	{r4, pc}
 8007c72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c7a:	e7f7      	b.n	8007c6c <memmove+0x24>

08007c7c <_sbrk_r>:
 8007c7c:	b538      	push	{r3, r4, r5, lr}
 8007c7e:	4d06      	ldr	r5, [pc, #24]	@ (8007c98 <_sbrk_r+0x1c>)
 8007c80:	2300      	movs	r3, #0
 8007c82:	4604      	mov	r4, r0
 8007c84:	4608      	mov	r0, r1
 8007c86:	602b      	str	r3, [r5, #0]
 8007c88:	f7f9 fa1c 	bl	80010c4 <_sbrk>
 8007c8c:	1c43      	adds	r3, r0, #1
 8007c8e:	d102      	bne.n	8007c96 <_sbrk_r+0x1a>
 8007c90:	682b      	ldr	r3, [r5, #0]
 8007c92:	b103      	cbz	r3, 8007c96 <_sbrk_r+0x1a>
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	240005d4 	.word	0x240005d4

08007c9c <memcpy>:
 8007c9c:	440a      	add	r2, r1
 8007c9e:	4291      	cmp	r1, r2
 8007ca0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ca4:	d100      	bne.n	8007ca8 <memcpy+0xc>
 8007ca6:	4770      	bx	lr
 8007ca8:	b510      	push	{r4, lr}
 8007caa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cb2:	4291      	cmp	r1, r2
 8007cb4:	d1f9      	bne.n	8007caa <memcpy+0xe>
 8007cb6:	bd10      	pop	{r4, pc}

08007cb8 <__assert_func>:
 8007cb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007cba:	4614      	mov	r4, r2
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	4b09      	ldr	r3, [pc, #36]	@ (8007ce4 <__assert_func+0x2c>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	68d8      	ldr	r0, [r3, #12]
 8007cc6:	b14c      	cbz	r4, 8007cdc <__assert_func+0x24>
 8007cc8:	4b07      	ldr	r3, [pc, #28]	@ (8007ce8 <__assert_func+0x30>)
 8007cca:	9100      	str	r1, [sp, #0]
 8007ccc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007cd0:	4906      	ldr	r1, [pc, #24]	@ (8007cec <__assert_func+0x34>)
 8007cd2:	462b      	mov	r3, r5
 8007cd4:	f000 f870 	bl	8007db8 <fiprintf>
 8007cd8:	f000 f880 	bl	8007ddc <abort>
 8007cdc:	4b04      	ldr	r3, [pc, #16]	@ (8007cf0 <__assert_func+0x38>)
 8007cde:	461c      	mov	r4, r3
 8007ce0:	e7f3      	b.n	8007cca <__assert_func+0x12>
 8007ce2:	bf00      	nop
 8007ce4:	24000024 	.word	0x24000024
 8007ce8:	080085b9 	.word	0x080085b9
 8007cec:	080085c6 	.word	0x080085c6
 8007cf0:	080085f4 	.word	0x080085f4

08007cf4 <_calloc_r>:
 8007cf4:	b570      	push	{r4, r5, r6, lr}
 8007cf6:	fba1 5402 	umull	r5, r4, r1, r2
 8007cfa:	b934      	cbnz	r4, 8007d0a <_calloc_r+0x16>
 8007cfc:	4629      	mov	r1, r5
 8007cfe:	f7ff f999 	bl	8007034 <_malloc_r>
 8007d02:	4606      	mov	r6, r0
 8007d04:	b928      	cbnz	r0, 8007d12 <_calloc_r+0x1e>
 8007d06:	4630      	mov	r0, r6
 8007d08:	bd70      	pop	{r4, r5, r6, pc}
 8007d0a:	220c      	movs	r2, #12
 8007d0c:	6002      	str	r2, [r0, #0]
 8007d0e:	2600      	movs	r6, #0
 8007d10:	e7f9      	b.n	8007d06 <_calloc_r+0x12>
 8007d12:	462a      	mov	r2, r5
 8007d14:	4621      	mov	r1, r4
 8007d16:	f7fe fab0 	bl	800627a <memset>
 8007d1a:	e7f4      	b.n	8007d06 <_calloc_r+0x12>

08007d1c <__ascii_mbtowc>:
 8007d1c:	b082      	sub	sp, #8
 8007d1e:	b901      	cbnz	r1, 8007d22 <__ascii_mbtowc+0x6>
 8007d20:	a901      	add	r1, sp, #4
 8007d22:	b142      	cbz	r2, 8007d36 <__ascii_mbtowc+0x1a>
 8007d24:	b14b      	cbz	r3, 8007d3a <__ascii_mbtowc+0x1e>
 8007d26:	7813      	ldrb	r3, [r2, #0]
 8007d28:	600b      	str	r3, [r1, #0]
 8007d2a:	7812      	ldrb	r2, [r2, #0]
 8007d2c:	1e10      	subs	r0, r2, #0
 8007d2e:	bf18      	it	ne
 8007d30:	2001      	movne	r0, #1
 8007d32:	b002      	add	sp, #8
 8007d34:	4770      	bx	lr
 8007d36:	4610      	mov	r0, r2
 8007d38:	e7fb      	b.n	8007d32 <__ascii_mbtowc+0x16>
 8007d3a:	f06f 0001 	mvn.w	r0, #1
 8007d3e:	e7f8      	b.n	8007d32 <__ascii_mbtowc+0x16>

08007d40 <_realloc_r>:
 8007d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d44:	4607      	mov	r7, r0
 8007d46:	4614      	mov	r4, r2
 8007d48:	460d      	mov	r5, r1
 8007d4a:	b921      	cbnz	r1, 8007d56 <_realloc_r+0x16>
 8007d4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d50:	4611      	mov	r1, r2
 8007d52:	f7ff b96f 	b.w	8007034 <_malloc_r>
 8007d56:	b92a      	cbnz	r2, 8007d64 <_realloc_r+0x24>
 8007d58:	f7ff f8f8 	bl	8006f4c <_free_r>
 8007d5c:	4625      	mov	r5, r4
 8007d5e:	4628      	mov	r0, r5
 8007d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d64:	f000 f841 	bl	8007dea <_malloc_usable_size_r>
 8007d68:	4284      	cmp	r4, r0
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	d802      	bhi.n	8007d74 <_realloc_r+0x34>
 8007d6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d72:	d8f4      	bhi.n	8007d5e <_realloc_r+0x1e>
 8007d74:	4621      	mov	r1, r4
 8007d76:	4638      	mov	r0, r7
 8007d78:	f7ff f95c 	bl	8007034 <_malloc_r>
 8007d7c:	4680      	mov	r8, r0
 8007d7e:	b908      	cbnz	r0, 8007d84 <_realloc_r+0x44>
 8007d80:	4645      	mov	r5, r8
 8007d82:	e7ec      	b.n	8007d5e <_realloc_r+0x1e>
 8007d84:	42b4      	cmp	r4, r6
 8007d86:	4622      	mov	r2, r4
 8007d88:	4629      	mov	r1, r5
 8007d8a:	bf28      	it	cs
 8007d8c:	4632      	movcs	r2, r6
 8007d8e:	f7ff ff85 	bl	8007c9c <memcpy>
 8007d92:	4629      	mov	r1, r5
 8007d94:	4638      	mov	r0, r7
 8007d96:	f7ff f8d9 	bl	8006f4c <_free_r>
 8007d9a:	e7f1      	b.n	8007d80 <_realloc_r+0x40>

08007d9c <__ascii_wctomb>:
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	4608      	mov	r0, r1
 8007da0:	b141      	cbz	r1, 8007db4 <__ascii_wctomb+0x18>
 8007da2:	2aff      	cmp	r2, #255	@ 0xff
 8007da4:	d904      	bls.n	8007db0 <__ascii_wctomb+0x14>
 8007da6:	228a      	movs	r2, #138	@ 0x8a
 8007da8:	601a      	str	r2, [r3, #0]
 8007daa:	f04f 30ff 	mov.w	r0, #4294967295
 8007dae:	4770      	bx	lr
 8007db0:	700a      	strb	r2, [r1, #0]
 8007db2:	2001      	movs	r0, #1
 8007db4:	4770      	bx	lr
	...

08007db8 <fiprintf>:
 8007db8:	b40e      	push	{r1, r2, r3}
 8007dba:	b503      	push	{r0, r1, lr}
 8007dbc:	4601      	mov	r1, r0
 8007dbe:	ab03      	add	r3, sp, #12
 8007dc0:	4805      	ldr	r0, [pc, #20]	@ (8007dd8 <fiprintf+0x20>)
 8007dc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dc6:	6800      	ldr	r0, [r0, #0]
 8007dc8:	9301      	str	r3, [sp, #4]
 8007dca:	f000 f83f 	bl	8007e4c <_vfiprintf_r>
 8007dce:	b002      	add	sp, #8
 8007dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007dd4:	b003      	add	sp, #12
 8007dd6:	4770      	bx	lr
 8007dd8:	24000024 	.word	0x24000024

08007ddc <abort>:
 8007ddc:	b508      	push	{r3, lr}
 8007dde:	2006      	movs	r0, #6
 8007de0:	f000 fa08 	bl	80081f4 <raise>
 8007de4:	2001      	movs	r0, #1
 8007de6:	f7f9 f8f4 	bl	8000fd2 <_exit>

08007dea <_malloc_usable_size_r>:
 8007dea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dee:	1f18      	subs	r0, r3, #4
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	bfbc      	itt	lt
 8007df4:	580b      	ldrlt	r3, [r1, r0]
 8007df6:	18c0      	addlt	r0, r0, r3
 8007df8:	4770      	bx	lr

08007dfa <__sfputc_r>:
 8007dfa:	6893      	ldr	r3, [r2, #8]
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	b410      	push	{r4}
 8007e02:	6093      	str	r3, [r2, #8]
 8007e04:	da08      	bge.n	8007e18 <__sfputc_r+0x1e>
 8007e06:	6994      	ldr	r4, [r2, #24]
 8007e08:	42a3      	cmp	r3, r4
 8007e0a:	db01      	blt.n	8007e10 <__sfputc_r+0x16>
 8007e0c:	290a      	cmp	r1, #10
 8007e0e:	d103      	bne.n	8007e18 <__sfputc_r+0x1e>
 8007e10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e14:	f000 b932 	b.w	800807c <__swbuf_r>
 8007e18:	6813      	ldr	r3, [r2, #0]
 8007e1a:	1c58      	adds	r0, r3, #1
 8007e1c:	6010      	str	r0, [r2, #0]
 8007e1e:	7019      	strb	r1, [r3, #0]
 8007e20:	4608      	mov	r0, r1
 8007e22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <__sfputs_r>:
 8007e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	460f      	mov	r7, r1
 8007e2e:	4614      	mov	r4, r2
 8007e30:	18d5      	adds	r5, r2, r3
 8007e32:	42ac      	cmp	r4, r5
 8007e34:	d101      	bne.n	8007e3a <__sfputs_r+0x12>
 8007e36:	2000      	movs	r0, #0
 8007e38:	e007      	b.n	8007e4a <__sfputs_r+0x22>
 8007e3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e3e:	463a      	mov	r2, r7
 8007e40:	4630      	mov	r0, r6
 8007e42:	f7ff ffda 	bl	8007dfa <__sfputc_r>
 8007e46:	1c43      	adds	r3, r0, #1
 8007e48:	d1f3      	bne.n	8007e32 <__sfputs_r+0xa>
 8007e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e4c <_vfiprintf_r>:
 8007e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e50:	460d      	mov	r5, r1
 8007e52:	b09d      	sub	sp, #116	@ 0x74
 8007e54:	4614      	mov	r4, r2
 8007e56:	4698      	mov	r8, r3
 8007e58:	4606      	mov	r6, r0
 8007e5a:	b118      	cbz	r0, 8007e64 <_vfiprintf_r+0x18>
 8007e5c:	6a03      	ldr	r3, [r0, #32]
 8007e5e:	b90b      	cbnz	r3, 8007e64 <_vfiprintf_r+0x18>
 8007e60:	f7fe f95c 	bl	800611c <__sinit>
 8007e64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e66:	07d9      	lsls	r1, r3, #31
 8007e68:	d405      	bmi.n	8007e76 <_vfiprintf_r+0x2a>
 8007e6a:	89ab      	ldrh	r3, [r5, #12]
 8007e6c:	059a      	lsls	r2, r3, #22
 8007e6e:	d402      	bmi.n	8007e76 <_vfiprintf_r+0x2a>
 8007e70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e72:	f7fe fa80 	bl	8006376 <__retarget_lock_acquire_recursive>
 8007e76:	89ab      	ldrh	r3, [r5, #12]
 8007e78:	071b      	lsls	r3, r3, #28
 8007e7a:	d501      	bpl.n	8007e80 <_vfiprintf_r+0x34>
 8007e7c:	692b      	ldr	r3, [r5, #16]
 8007e7e:	b99b      	cbnz	r3, 8007ea8 <_vfiprintf_r+0x5c>
 8007e80:	4629      	mov	r1, r5
 8007e82:	4630      	mov	r0, r6
 8007e84:	f000 f938 	bl	80080f8 <__swsetup_r>
 8007e88:	b170      	cbz	r0, 8007ea8 <_vfiprintf_r+0x5c>
 8007e8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e8c:	07dc      	lsls	r4, r3, #31
 8007e8e:	d504      	bpl.n	8007e9a <_vfiprintf_r+0x4e>
 8007e90:	f04f 30ff 	mov.w	r0, #4294967295
 8007e94:	b01d      	add	sp, #116	@ 0x74
 8007e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9a:	89ab      	ldrh	r3, [r5, #12]
 8007e9c:	0598      	lsls	r0, r3, #22
 8007e9e:	d4f7      	bmi.n	8007e90 <_vfiprintf_r+0x44>
 8007ea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ea2:	f7fe fa69 	bl	8006378 <__retarget_lock_release_recursive>
 8007ea6:	e7f3      	b.n	8007e90 <_vfiprintf_r+0x44>
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eac:	2320      	movs	r3, #32
 8007eae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007eb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eb6:	2330      	movs	r3, #48	@ 0x30
 8007eb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008068 <_vfiprintf_r+0x21c>
 8007ebc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ec0:	f04f 0901 	mov.w	r9, #1
 8007ec4:	4623      	mov	r3, r4
 8007ec6:	469a      	mov	sl, r3
 8007ec8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ecc:	b10a      	cbz	r2, 8007ed2 <_vfiprintf_r+0x86>
 8007ece:	2a25      	cmp	r2, #37	@ 0x25
 8007ed0:	d1f9      	bne.n	8007ec6 <_vfiprintf_r+0x7a>
 8007ed2:	ebba 0b04 	subs.w	fp, sl, r4
 8007ed6:	d00b      	beq.n	8007ef0 <_vfiprintf_r+0xa4>
 8007ed8:	465b      	mov	r3, fp
 8007eda:	4622      	mov	r2, r4
 8007edc:	4629      	mov	r1, r5
 8007ede:	4630      	mov	r0, r6
 8007ee0:	f7ff ffa2 	bl	8007e28 <__sfputs_r>
 8007ee4:	3001      	adds	r0, #1
 8007ee6:	f000 80a7 	beq.w	8008038 <_vfiprintf_r+0x1ec>
 8007eea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eec:	445a      	add	r2, fp
 8007eee:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ef0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f000 809f 	beq.w	8008038 <_vfiprintf_r+0x1ec>
 8007efa:	2300      	movs	r3, #0
 8007efc:	f04f 32ff 	mov.w	r2, #4294967295
 8007f00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f04:	f10a 0a01 	add.w	sl, sl, #1
 8007f08:	9304      	str	r3, [sp, #16]
 8007f0a:	9307      	str	r3, [sp, #28]
 8007f0c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f10:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f12:	4654      	mov	r4, sl
 8007f14:	2205      	movs	r2, #5
 8007f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f1a:	4853      	ldr	r0, [pc, #332]	@ (8008068 <_vfiprintf_r+0x21c>)
 8007f1c:	f7f8 f9e0 	bl	80002e0 <memchr>
 8007f20:	9a04      	ldr	r2, [sp, #16]
 8007f22:	b9d8      	cbnz	r0, 8007f5c <_vfiprintf_r+0x110>
 8007f24:	06d1      	lsls	r1, r2, #27
 8007f26:	bf44      	itt	mi
 8007f28:	2320      	movmi	r3, #32
 8007f2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f2e:	0713      	lsls	r3, r2, #28
 8007f30:	bf44      	itt	mi
 8007f32:	232b      	movmi	r3, #43	@ 0x2b
 8007f34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f38:	f89a 3000 	ldrb.w	r3, [sl]
 8007f3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f3e:	d015      	beq.n	8007f6c <_vfiprintf_r+0x120>
 8007f40:	9a07      	ldr	r2, [sp, #28]
 8007f42:	4654      	mov	r4, sl
 8007f44:	2000      	movs	r0, #0
 8007f46:	f04f 0c0a 	mov.w	ip, #10
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f50:	3b30      	subs	r3, #48	@ 0x30
 8007f52:	2b09      	cmp	r3, #9
 8007f54:	d94b      	bls.n	8007fee <_vfiprintf_r+0x1a2>
 8007f56:	b1b0      	cbz	r0, 8007f86 <_vfiprintf_r+0x13a>
 8007f58:	9207      	str	r2, [sp, #28]
 8007f5a:	e014      	b.n	8007f86 <_vfiprintf_r+0x13a>
 8007f5c:	eba0 0308 	sub.w	r3, r0, r8
 8007f60:	fa09 f303 	lsl.w	r3, r9, r3
 8007f64:	4313      	orrs	r3, r2
 8007f66:	9304      	str	r3, [sp, #16]
 8007f68:	46a2      	mov	sl, r4
 8007f6a:	e7d2      	b.n	8007f12 <_vfiprintf_r+0xc6>
 8007f6c:	9b03      	ldr	r3, [sp, #12]
 8007f6e:	1d19      	adds	r1, r3, #4
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	9103      	str	r1, [sp, #12]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	bfbb      	ittet	lt
 8007f78:	425b      	neglt	r3, r3
 8007f7a:	f042 0202 	orrlt.w	r2, r2, #2
 8007f7e:	9307      	strge	r3, [sp, #28]
 8007f80:	9307      	strlt	r3, [sp, #28]
 8007f82:	bfb8      	it	lt
 8007f84:	9204      	strlt	r2, [sp, #16]
 8007f86:	7823      	ldrb	r3, [r4, #0]
 8007f88:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f8a:	d10a      	bne.n	8007fa2 <_vfiprintf_r+0x156>
 8007f8c:	7863      	ldrb	r3, [r4, #1]
 8007f8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f90:	d132      	bne.n	8007ff8 <_vfiprintf_r+0x1ac>
 8007f92:	9b03      	ldr	r3, [sp, #12]
 8007f94:	1d1a      	adds	r2, r3, #4
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	9203      	str	r2, [sp, #12]
 8007f9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f9e:	3402      	adds	r4, #2
 8007fa0:	9305      	str	r3, [sp, #20]
 8007fa2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008078 <_vfiprintf_r+0x22c>
 8007fa6:	7821      	ldrb	r1, [r4, #0]
 8007fa8:	2203      	movs	r2, #3
 8007faa:	4650      	mov	r0, sl
 8007fac:	f7f8 f998 	bl	80002e0 <memchr>
 8007fb0:	b138      	cbz	r0, 8007fc2 <_vfiprintf_r+0x176>
 8007fb2:	9b04      	ldr	r3, [sp, #16]
 8007fb4:	eba0 000a 	sub.w	r0, r0, sl
 8007fb8:	2240      	movs	r2, #64	@ 0x40
 8007fba:	4082      	lsls	r2, r0
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	3401      	adds	r4, #1
 8007fc0:	9304      	str	r3, [sp, #16]
 8007fc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fc6:	4829      	ldr	r0, [pc, #164]	@ (800806c <_vfiprintf_r+0x220>)
 8007fc8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007fcc:	2206      	movs	r2, #6
 8007fce:	f7f8 f987 	bl	80002e0 <memchr>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	d03f      	beq.n	8008056 <_vfiprintf_r+0x20a>
 8007fd6:	4b26      	ldr	r3, [pc, #152]	@ (8008070 <_vfiprintf_r+0x224>)
 8007fd8:	bb1b      	cbnz	r3, 8008022 <_vfiprintf_r+0x1d6>
 8007fda:	9b03      	ldr	r3, [sp, #12]
 8007fdc:	3307      	adds	r3, #7
 8007fde:	f023 0307 	bic.w	r3, r3, #7
 8007fe2:	3308      	adds	r3, #8
 8007fe4:	9303      	str	r3, [sp, #12]
 8007fe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe8:	443b      	add	r3, r7
 8007fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fec:	e76a      	b.n	8007ec4 <_vfiprintf_r+0x78>
 8007fee:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	2001      	movs	r0, #1
 8007ff6:	e7a8      	b.n	8007f4a <_vfiprintf_r+0xfe>
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	3401      	adds	r4, #1
 8007ffc:	9305      	str	r3, [sp, #20]
 8007ffe:	4619      	mov	r1, r3
 8008000:	f04f 0c0a 	mov.w	ip, #10
 8008004:	4620      	mov	r0, r4
 8008006:	f810 2b01 	ldrb.w	r2, [r0], #1
 800800a:	3a30      	subs	r2, #48	@ 0x30
 800800c:	2a09      	cmp	r2, #9
 800800e:	d903      	bls.n	8008018 <_vfiprintf_r+0x1cc>
 8008010:	2b00      	cmp	r3, #0
 8008012:	d0c6      	beq.n	8007fa2 <_vfiprintf_r+0x156>
 8008014:	9105      	str	r1, [sp, #20]
 8008016:	e7c4      	b.n	8007fa2 <_vfiprintf_r+0x156>
 8008018:	fb0c 2101 	mla	r1, ip, r1, r2
 800801c:	4604      	mov	r4, r0
 800801e:	2301      	movs	r3, #1
 8008020:	e7f0      	b.n	8008004 <_vfiprintf_r+0x1b8>
 8008022:	ab03      	add	r3, sp, #12
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	462a      	mov	r2, r5
 8008028:	4b12      	ldr	r3, [pc, #72]	@ (8008074 <_vfiprintf_r+0x228>)
 800802a:	a904      	add	r1, sp, #16
 800802c:	4630      	mov	r0, r6
 800802e:	f7fd fc43 	bl	80058b8 <_printf_float>
 8008032:	4607      	mov	r7, r0
 8008034:	1c78      	adds	r0, r7, #1
 8008036:	d1d6      	bne.n	8007fe6 <_vfiprintf_r+0x19a>
 8008038:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800803a:	07d9      	lsls	r1, r3, #31
 800803c:	d405      	bmi.n	800804a <_vfiprintf_r+0x1fe>
 800803e:	89ab      	ldrh	r3, [r5, #12]
 8008040:	059a      	lsls	r2, r3, #22
 8008042:	d402      	bmi.n	800804a <_vfiprintf_r+0x1fe>
 8008044:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008046:	f7fe f997 	bl	8006378 <__retarget_lock_release_recursive>
 800804a:	89ab      	ldrh	r3, [r5, #12]
 800804c:	065b      	lsls	r3, r3, #25
 800804e:	f53f af1f 	bmi.w	8007e90 <_vfiprintf_r+0x44>
 8008052:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008054:	e71e      	b.n	8007e94 <_vfiprintf_r+0x48>
 8008056:	ab03      	add	r3, sp, #12
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	462a      	mov	r2, r5
 800805c:	4b05      	ldr	r3, [pc, #20]	@ (8008074 <_vfiprintf_r+0x228>)
 800805e:	a904      	add	r1, sp, #16
 8008060:	4630      	mov	r0, r6
 8008062:	f7fd feb1 	bl	8005dc8 <_printf_i>
 8008066:	e7e4      	b.n	8008032 <_vfiprintf_r+0x1e6>
 8008068:	0800859e 	.word	0x0800859e
 800806c:	080085a8 	.word	0x080085a8
 8008070:	080058b9 	.word	0x080058b9
 8008074:	08007e29 	.word	0x08007e29
 8008078:	080085a4 	.word	0x080085a4

0800807c <__swbuf_r>:
 800807c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800807e:	460e      	mov	r6, r1
 8008080:	4614      	mov	r4, r2
 8008082:	4605      	mov	r5, r0
 8008084:	b118      	cbz	r0, 800808e <__swbuf_r+0x12>
 8008086:	6a03      	ldr	r3, [r0, #32]
 8008088:	b90b      	cbnz	r3, 800808e <__swbuf_r+0x12>
 800808a:	f7fe f847 	bl	800611c <__sinit>
 800808e:	69a3      	ldr	r3, [r4, #24]
 8008090:	60a3      	str	r3, [r4, #8]
 8008092:	89a3      	ldrh	r3, [r4, #12]
 8008094:	071a      	lsls	r2, r3, #28
 8008096:	d501      	bpl.n	800809c <__swbuf_r+0x20>
 8008098:	6923      	ldr	r3, [r4, #16]
 800809a:	b943      	cbnz	r3, 80080ae <__swbuf_r+0x32>
 800809c:	4621      	mov	r1, r4
 800809e:	4628      	mov	r0, r5
 80080a0:	f000 f82a 	bl	80080f8 <__swsetup_r>
 80080a4:	b118      	cbz	r0, 80080ae <__swbuf_r+0x32>
 80080a6:	f04f 37ff 	mov.w	r7, #4294967295
 80080aa:	4638      	mov	r0, r7
 80080ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	6922      	ldr	r2, [r4, #16]
 80080b2:	1a98      	subs	r0, r3, r2
 80080b4:	6963      	ldr	r3, [r4, #20]
 80080b6:	b2f6      	uxtb	r6, r6
 80080b8:	4283      	cmp	r3, r0
 80080ba:	4637      	mov	r7, r6
 80080bc:	dc05      	bgt.n	80080ca <__swbuf_r+0x4e>
 80080be:	4621      	mov	r1, r4
 80080c0:	4628      	mov	r0, r5
 80080c2:	f7ff fd99 	bl	8007bf8 <_fflush_r>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	d1ed      	bne.n	80080a6 <__swbuf_r+0x2a>
 80080ca:	68a3      	ldr	r3, [r4, #8]
 80080cc:	3b01      	subs	r3, #1
 80080ce:	60a3      	str	r3, [r4, #8]
 80080d0:	6823      	ldr	r3, [r4, #0]
 80080d2:	1c5a      	adds	r2, r3, #1
 80080d4:	6022      	str	r2, [r4, #0]
 80080d6:	701e      	strb	r6, [r3, #0]
 80080d8:	6962      	ldr	r2, [r4, #20]
 80080da:	1c43      	adds	r3, r0, #1
 80080dc:	429a      	cmp	r2, r3
 80080de:	d004      	beq.n	80080ea <__swbuf_r+0x6e>
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	07db      	lsls	r3, r3, #31
 80080e4:	d5e1      	bpl.n	80080aa <__swbuf_r+0x2e>
 80080e6:	2e0a      	cmp	r6, #10
 80080e8:	d1df      	bne.n	80080aa <__swbuf_r+0x2e>
 80080ea:	4621      	mov	r1, r4
 80080ec:	4628      	mov	r0, r5
 80080ee:	f7ff fd83 	bl	8007bf8 <_fflush_r>
 80080f2:	2800      	cmp	r0, #0
 80080f4:	d0d9      	beq.n	80080aa <__swbuf_r+0x2e>
 80080f6:	e7d6      	b.n	80080a6 <__swbuf_r+0x2a>

080080f8 <__swsetup_r>:
 80080f8:	b538      	push	{r3, r4, r5, lr}
 80080fa:	4b29      	ldr	r3, [pc, #164]	@ (80081a0 <__swsetup_r+0xa8>)
 80080fc:	4605      	mov	r5, r0
 80080fe:	6818      	ldr	r0, [r3, #0]
 8008100:	460c      	mov	r4, r1
 8008102:	b118      	cbz	r0, 800810c <__swsetup_r+0x14>
 8008104:	6a03      	ldr	r3, [r0, #32]
 8008106:	b90b      	cbnz	r3, 800810c <__swsetup_r+0x14>
 8008108:	f7fe f808 	bl	800611c <__sinit>
 800810c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008110:	0719      	lsls	r1, r3, #28
 8008112:	d422      	bmi.n	800815a <__swsetup_r+0x62>
 8008114:	06da      	lsls	r2, r3, #27
 8008116:	d407      	bmi.n	8008128 <__swsetup_r+0x30>
 8008118:	2209      	movs	r2, #9
 800811a:	602a      	str	r2, [r5, #0]
 800811c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008120:	81a3      	strh	r3, [r4, #12]
 8008122:	f04f 30ff 	mov.w	r0, #4294967295
 8008126:	e033      	b.n	8008190 <__swsetup_r+0x98>
 8008128:	0758      	lsls	r0, r3, #29
 800812a:	d512      	bpl.n	8008152 <__swsetup_r+0x5a>
 800812c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800812e:	b141      	cbz	r1, 8008142 <__swsetup_r+0x4a>
 8008130:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008134:	4299      	cmp	r1, r3
 8008136:	d002      	beq.n	800813e <__swsetup_r+0x46>
 8008138:	4628      	mov	r0, r5
 800813a:	f7fe ff07 	bl	8006f4c <_free_r>
 800813e:	2300      	movs	r3, #0
 8008140:	6363      	str	r3, [r4, #52]	@ 0x34
 8008142:	89a3      	ldrh	r3, [r4, #12]
 8008144:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008148:	81a3      	strh	r3, [r4, #12]
 800814a:	2300      	movs	r3, #0
 800814c:	6063      	str	r3, [r4, #4]
 800814e:	6923      	ldr	r3, [r4, #16]
 8008150:	6023      	str	r3, [r4, #0]
 8008152:	89a3      	ldrh	r3, [r4, #12]
 8008154:	f043 0308 	orr.w	r3, r3, #8
 8008158:	81a3      	strh	r3, [r4, #12]
 800815a:	6923      	ldr	r3, [r4, #16]
 800815c:	b94b      	cbnz	r3, 8008172 <__swsetup_r+0x7a>
 800815e:	89a3      	ldrh	r3, [r4, #12]
 8008160:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008168:	d003      	beq.n	8008172 <__swsetup_r+0x7a>
 800816a:	4621      	mov	r1, r4
 800816c:	4628      	mov	r0, r5
 800816e:	f000 f883 	bl	8008278 <__smakebuf_r>
 8008172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008176:	f013 0201 	ands.w	r2, r3, #1
 800817a:	d00a      	beq.n	8008192 <__swsetup_r+0x9a>
 800817c:	2200      	movs	r2, #0
 800817e:	60a2      	str	r2, [r4, #8]
 8008180:	6962      	ldr	r2, [r4, #20]
 8008182:	4252      	negs	r2, r2
 8008184:	61a2      	str	r2, [r4, #24]
 8008186:	6922      	ldr	r2, [r4, #16]
 8008188:	b942      	cbnz	r2, 800819c <__swsetup_r+0xa4>
 800818a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800818e:	d1c5      	bne.n	800811c <__swsetup_r+0x24>
 8008190:	bd38      	pop	{r3, r4, r5, pc}
 8008192:	0799      	lsls	r1, r3, #30
 8008194:	bf58      	it	pl
 8008196:	6962      	ldrpl	r2, [r4, #20]
 8008198:	60a2      	str	r2, [r4, #8]
 800819a:	e7f4      	b.n	8008186 <__swsetup_r+0x8e>
 800819c:	2000      	movs	r0, #0
 800819e:	e7f7      	b.n	8008190 <__swsetup_r+0x98>
 80081a0:	24000024 	.word	0x24000024

080081a4 <_raise_r>:
 80081a4:	291f      	cmp	r1, #31
 80081a6:	b538      	push	{r3, r4, r5, lr}
 80081a8:	4605      	mov	r5, r0
 80081aa:	460c      	mov	r4, r1
 80081ac:	d904      	bls.n	80081b8 <_raise_r+0x14>
 80081ae:	2316      	movs	r3, #22
 80081b0:	6003      	str	r3, [r0, #0]
 80081b2:	f04f 30ff 	mov.w	r0, #4294967295
 80081b6:	bd38      	pop	{r3, r4, r5, pc}
 80081b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80081ba:	b112      	cbz	r2, 80081c2 <_raise_r+0x1e>
 80081bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081c0:	b94b      	cbnz	r3, 80081d6 <_raise_r+0x32>
 80081c2:	4628      	mov	r0, r5
 80081c4:	f000 f830 	bl	8008228 <_getpid_r>
 80081c8:	4622      	mov	r2, r4
 80081ca:	4601      	mov	r1, r0
 80081cc:	4628      	mov	r0, r5
 80081ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081d2:	f000 b817 	b.w	8008204 <_kill_r>
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d00a      	beq.n	80081f0 <_raise_r+0x4c>
 80081da:	1c59      	adds	r1, r3, #1
 80081dc:	d103      	bne.n	80081e6 <_raise_r+0x42>
 80081de:	2316      	movs	r3, #22
 80081e0:	6003      	str	r3, [r0, #0]
 80081e2:	2001      	movs	r0, #1
 80081e4:	e7e7      	b.n	80081b6 <_raise_r+0x12>
 80081e6:	2100      	movs	r1, #0
 80081e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80081ec:	4620      	mov	r0, r4
 80081ee:	4798      	blx	r3
 80081f0:	2000      	movs	r0, #0
 80081f2:	e7e0      	b.n	80081b6 <_raise_r+0x12>

080081f4 <raise>:
 80081f4:	4b02      	ldr	r3, [pc, #8]	@ (8008200 <raise+0xc>)
 80081f6:	4601      	mov	r1, r0
 80081f8:	6818      	ldr	r0, [r3, #0]
 80081fa:	f7ff bfd3 	b.w	80081a4 <_raise_r>
 80081fe:	bf00      	nop
 8008200:	24000024 	.word	0x24000024

08008204 <_kill_r>:
 8008204:	b538      	push	{r3, r4, r5, lr}
 8008206:	4d07      	ldr	r5, [pc, #28]	@ (8008224 <_kill_r+0x20>)
 8008208:	2300      	movs	r3, #0
 800820a:	4604      	mov	r4, r0
 800820c:	4608      	mov	r0, r1
 800820e:	4611      	mov	r1, r2
 8008210:	602b      	str	r3, [r5, #0]
 8008212:	f7f8 fece 	bl	8000fb2 <_kill>
 8008216:	1c43      	adds	r3, r0, #1
 8008218:	d102      	bne.n	8008220 <_kill_r+0x1c>
 800821a:	682b      	ldr	r3, [r5, #0]
 800821c:	b103      	cbz	r3, 8008220 <_kill_r+0x1c>
 800821e:	6023      	str	r3, [r4, #0]
 8008220:	bd38      	pop	{r3, r4, r5, pc}
 8008222:	bf00      	nop
 8008224:	240005d4 	.word	0x240005d4

08008228 <_getpid_r>:
 8008228:	f7f8 bebb 	b.w	8000fa2 <_getpid>

0800822c <__swhatbuf_r>:
 800822c:	b570      	push	{r4, r5, r6, lr}
 800822e:	460c      	mov	r4, r1
 8008230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008234:	2900      	cmp	r1, #0
 8008236:	b096      	sub	sp, #88	@ 0x58
 8008238:	4615      	mov	r5, r2
 800823a:	461e      	mov	r6, r3
 800823c:	da0d      	bge.n	800825a <__swhatbuf_r+0x2e>
 800823e:	89a3      	ldrh	r3, [r4, #12]
 8008240:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008244:	f04f 0100 	mov.w	r1, #0
 8008248:	bf14      	ite	ne
 800824a:	2340      	movne	r3, #64	@ 0x40
 800824c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008250:	2000      	movs	r0, #0
 8008252:	6031      	str	r1, [r6, #0]
 8008254:	602b      	str	r3, [r5, #0]
 8008256:	b016      	add	sp, #88	@ 0x58
 8008258:	bd70      	pop	{r4, r5, r6, pc}
 800825a:	466a      	mov	r2, sp
 800825c:	f000 f848 	bl	80082f0 <_fstat_r>
 8008260:	2800      	cmp	r0, #0
 8008262:	dbec      	blt.n	800823e <__swhatbuf_r+0x12>
 8008264:	9901      	ldr	r1, [sp, #4]
 8008266:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800826a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800826e:	4259      	negs	r1, r3
 8008270:	4159      	adcs	r1, r3
 8008272:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008276:	e7eb      	b.n	8008250 <__swhatbuf_r+0x24>

08008278 <__smakebuf_r>:
 8008278:	898b      	ldrh	r3, [r1, #12]
 800827a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800827c:	079d      	lsls	r5, r3, #30
 800827e:	4606      	mov	r6, r0
 8008280:	460c      	mov	r4, r1
 8008282:	d507      	bpl.n	8008294 <__smakebuf_r+0x1c>
 8008284:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008288:	6023      	str	r3, [r4, #0]
 800828a:	6123      	str	r3, [r4, #16]
 800828c:	2301      	movs	r3, #1
 800828e:	6163      	str	r3, [r4, #20]
 8008290:	b003      	add	sp, #12
 8008292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008294:	ab01      	add	r3, sp, #4
 8008296:	466a      	mov	r2, sp
 8008298:	f7ff ffc8 	bl	800822c <__swhatbuf_r>
 800829c:	9f00      	ldr	r7, [sp, #0]
 800829e:	4605      	mov	r5, r0
 80082a0:	4639      	mov	r1, r7
 80082a2:	4630      	mov	r0, r6
 80082a4:	f7fe fec6 	bl	8007034 <_malloc_r>
 80082a8:	b948      	cbnz	r0, 80082be <__smakebuf_r+0x46>
 80082aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ae:	059a      	lsls	r2, r3, #22
 80082b0:	d4ee      	bmi.n	8008290 <__smakebuf_r+0x18>
 80082b2:	f023 0303 	bic.w	r3, r3, #3
 80082b6:	f043 0302 	orr.w	r3, r3, #2
 80082ba:	81a3      	strh	r3, [r4, #12]
 80082bc:	e7e2      	b.n	8008284 <__smakebuf_r+0xc>
 80082be:	89a3      	ldrh	r3, [r4, #12]
 80082c0:	6020      	str	r0, [r4, #0]
 80082c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082c6:	81a3      	strh	r3, [r4, #12]
 80082c8:	9b01      	ldr	r3, [sp, #4]
 80082ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082ce:	b15b      	cbz	r3, 80082e8 <__smakebuf_r+0x70>
 80082d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082d4:	4630      	mov	r0, r6
 80082d6:	f000 f81d 	bl	8008314 <_isatty_r>
 80082da:	b128      	cbz	r0, 80082e8 <__smakebuf_r+0x70>
 80082dc:	89a3      	ldrh	r3, [r4, #12]
 80082de:	f023 0303 	bic.w	r3, r3, #3
 80082e2:	f043 0301 	orr.w	r3, r3, #1
 80082e6:	81a3      	strh	r3, [r4, #12]
 80082e8:	89a3      	ldrh	r3, [r4, #12]
 80082ea:	431d      	orrs	r5, r3
 80082ec:	81a5      	strh	r5, [r4, #12]
 80082ee:	e7cf      	b.n	8008290 <__smakebuf_r+0x18>

080082f0 <_fstat_r>:
 80082f0:	b538      	push	{r3, r4, r5, lr}
 80082f2:	4d07      	ldr	r5, [pc, #28]	@ (8008310 <_fstat_r+0x20>)
 80082f4:	2300      	movs	r3, #0
 80082f6:	4604      	mov	r4, r0
 80082f8:	4608      	mov	r0, r1
 80082fa:	4611      	mov	r1, r2
 80082fc:	602b      	str	r3, [r5, #0]
 80082fe:	f7f8 feb8 	bl	8001072 <_fstat>
 8008302:	1c43      	adds	r3, r0, #1
 8008304:	d102      	bne.n	800830c <_fstat_r+0x1c>
 8008306:	682b      	ldr	r3, [r5, #0]
 8008308:	b103      	cbz	r3, 800830c <_fstat_r+0x1c>
 800830a:	6023      	str	r3, [r4, #0]
 800830c:	bd38      	pop	{r3, r4, r5, pc}
 800830e:	bf00      	nop
 8008310:	240005d4 	.word	0x240005d4

08008314 <_isatty_r>:
 8008314:	b538      	push	{r3, r4, r5, lr}
 8008316:	4d06      	ldr	r5, [pc, #24]	@ (8008330 <_isatty_r+0x1c>)
 8008318:	2300      	movs	r3, #0
 800831a:	4604      	mov	r4, r0
 800831c:	4608      	mov	r0, r1
 800831e:	602b      	str	r3, [r5, #0]
 8008320:	f7f8 feb7 	bl	8001092 <_isatty>
 8008324:	1c43      	adds	r3, r0, #1
 8008326:	d102      	bne.n	800832e <_isatty_r+0x1a>
 8008328:	682b      	ldr	r3, [r5, #0]
 800832a:	b103      	cbz	r3, 800832e <_isatty_r+0x1a>
 800832c:	6023      	str	r3, [r4, #0]
 800832e:	bd38      	pop	{r3, r4, r5, pc}
 8008330:	240005d4 	.word	0x240005d4

08008334 <_init>:
 8008334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008336:	bf00      	nop
 8008338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800833a:	bc08      	pop	{r3}
 800833c:	469e      	mov	lr, r3
 800833e:	4770      	bx	lr

08008340 <_fini>:
 8008340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008342:	bf00      	nop
 8008344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008346:	bc08      	pop	{r3}
 8008348:	469e      	mov	lr, r3
 800834a:	4770      	bx	lr
