#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 30 10:18:36 2023
# Process ID: 7456
# Current directory: C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12852 C:\Users\saaha\Documents\Code\Research\TCL_Test_Merge\myproject\myproject.xpr
# Log file: C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/vivado.log
# Journal file: C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34164 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.xpr
open_bd_design {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/bd/ADC/ADC.bd}
update_compile_order -fileset sources_1
close [ open C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v w ]
add_files C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_tb.tcl
run all
close_sim
create_fileset -simset sim_2
create_fileset -simset sim_3
file mkdir C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_3/new
set_property SOURCE_SET sources_1 [get_filesets sim_3]
close [ open C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_3/new/prime_gen_tb.v w ]
add_files -fileset sim_3 C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_3/new/prime_gen_tb.v
update_compile_order -fileset sim_3
delete_fileset [ get_filesets sim_3 ]
file delete -force C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_3
delete_fileset [ get_filesets sim_2 ]
file delete -force C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v w ]
add_files -fileset sim_1 C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top prime_gen_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_gen_tb.tcl
run all
save_wave_config {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_gen_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_gen_tb.tcl
run 100 ns
run 100 ns
close_sim
launch_simulation
update_module_reference ADC_key_gen_0_0
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_gen_tb.tcl
run all
close_sim
launch_simulation
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_gen_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_gen_tb.tcl
restart
