Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Apr 12 15:43:35 2025
| Host         : ROG-Rud running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file space_invader_top_timing_summary_routed.rpt -pb space_invader_top_timing_summary_routed.pb -rpx space_invader_top_timing_summary_routed.rpx -warn_on_violation
| Design       : space_invader_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    667         
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (667)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1576)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (667)
--------------------------
 There are 550 register/latch pins with no clock driven by root clock pin: cd1/clk_div_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cd2/clk_div_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: cd3/clk_div_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cd4/clk_div_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: cd_50mhz/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gc0/dsp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1576)
---------------------------------------------------
 There are 1576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.666        0.000                      0                  514        0.102        0.000                      0                  514        4.500        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.666        0.000                      0                  514        0.102        0.000                      0                  514        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.862ns (20.528%)  route 7.209ns (79.472%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.974    14.303    gc0/inv_en[23]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  gc0/inv_en_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.512    14.935    gc0/clk_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  gc0/inv_en_reg[22]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.969    gc0/inv_en_reg[22]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.862ns (20.528%)  route 7.209ns (79.472%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.974    14.303    gc0/inv_en[23]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  gc0/inv_en_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.512    14.935    gc0/clk_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  gc0/inv_en_reg[23]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.969    gc0/inv_en_reg[23]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 1.862ns (20.546%)  route 7.200ns (79.454%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.965    14.295    gc0/inv_en[23]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  gc0/inv_en_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.510    14.933    gc0/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  gc0/inv_en_reg[11]/C
                         clock pessimism              0.278    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X43Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.970    gc0/inv_en_reg[11]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 1.862ns (20.546%)  route 7.200ns (79.454%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.965    14.295    gc0/inv_en[23]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.510    14.933    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
                         clock pessimism              0.300    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X42Y85         FDRE (Setup_fdre_C_CE)      -0.169    15.028    gc0/inv_en_reg[15]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 1.862ns (20.546%)  route 7.200ns (79.454%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.965    14.295    gc0/inv_en[23]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.510    14.933    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[21]/C
                         clock pessimism              0.300    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X42Y85         FDRE (Setup_fdre_C_CE)      -0.169    15.028    gc0/inv_en_reg[21]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 1.862ns (20.911%)  route 7.042ns (79.089%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.807    14.137    gc0/inv_en[23]_i_1_n_0
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.501    14.924    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X53Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.870    gc0/inv_en_reg[14]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 1.862ns (20.911%)  route 7.042ns (79.089%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.807    14.137    gc0/inv_en[23]_i_1_n_0
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.501    14.924    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[6]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X53Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.870    gc0/inv_en_reg[6]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 1.862ns (20.895%)  route 7.049ns (79.105%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.814    14.144    gc0/inv_en[23]_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  gc0/inv_en_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.510    14.933    gc0/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  gc0/inv_en_reg[20]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X44Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.967    gc0/inv_en_reg[20]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/lvl_start_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 1.862ns (20.895%)  route 7.049ns (79.105%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.814    14.144    gc0/inv_en[23]_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  gc0/lvl_start_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.510    14.933    gc0/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  gc0/lvl_start_reg/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X44Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.967    gc0/lvl_start_reg
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/lvl_start_reg_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 1.862ns (21.209%)  route 6.917ns (78.791%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.630     5.233    gc0/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  gc0/inv_en_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  gc0/inv_en_reg[15]/Q
                         net (fo=5, routed)           1.377     7.128    gc0/Q[3]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.278 r  gc0/destroyed_count[4]_i_18/O
                         net (fo=3, routed)           0.457     7.735    isc0/is15/FSM_sequential_state[3]_i_31
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.326     8.061 r  isc0/is15/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.151     8.212    isc0/is15/FSM_sequential_state[3]_i_82_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  isc0/is15/FSM_sequential_state[3]_i_63/O
                         net (fo=1, routed)           0.615     8.951    isc0/line_crossed_0[15]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  isc0/FSM_sequential_state[3]_i_31/O
                         net (fo=1, routed)           1.155    10.230    isc0/FSM_sequential_state[3]_i_31_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.354 r  isc0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.838    11.192    isc0/FSM_sequential_state[3]_i_14_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=7, routed)           0.663    11.979    gc0/line_crossed
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.575    12.678    gc0/inv_en[23]_i_5_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.802 r  gc0/inv_en[23]_i_4/O
                         net (fo=1, routed)           0.403    13.206    gc0/inv_en[23]_i_4_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.330 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.682    14.012    gc0/inv_en[23]_i_1_n_0
    SLICE_X55Y78         FDRE                                         r  gc0/lvl_start_reg_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.492    14.915    gc0/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  gc0/lvl_start_reg_rep/C
                         clock pessimism              0.187    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X55Y78         FDRE (Setup_fdre_C_CE)      -0.205    14.861    gc0/lvl_start_reg_rep
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  0.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cd1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    cd1/clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  cd1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd1/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.776    cd1/count_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  cd1/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.933    cd1/count_reg[16]_i_1__4_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  cd1/count_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.986    cd1/count_reg[20]_i_1__4_n_7
    SLICE_X50Y100        FDRE                                         r  cd1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.995    cd1/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cd1/count_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    cd1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cd3/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd3/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    cd3/clk_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  cd3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd3/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.776    cd3/count_reg[2]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  cd3/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    cd3/count_reg[0]_i_2__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  cd3/count_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.986    cd3/count_reg[4]_i_1__3_n_7
    SLICE_X56Y100        FDRE                                         r  cd3/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.995    cd3/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  cd3/count_reg[4]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    cd3/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cd2/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd2/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.567     1.486    cd2/clk_IBUF_BUFG
    SLICE_X59Y99         FDRE                                         r  cd2/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd2/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.747    cd2/count_reg[27]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  cd2/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.907    cd2/count_reg[24]_i_1__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  cd2/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.961    cd2/count_reg[28]_i_1__0_n_7
    SLICE_X59Y100        FDRE                                         r  cd2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.997    cd2/clk_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  cd2/count_reg[28]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    cd2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cd1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd1/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    cd1/clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  cd1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd1/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.776    cd1/count_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  cd1/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.933    cd1/count_reg[16]_i_1__4_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  cd1/count_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.999    cd1/count_reg[20]_i_1__4_n_5
    SLICE_X50Y100        FDRE                                         r  cd1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.995    cd1/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cd1/count_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    cd1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cd3/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd3/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    cd3/clk_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  cd3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd3/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.776    cd3/count_reg[2]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  cd3/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    cd3/count_reg[0]_i_2__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  cd3/count_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.999    cd3/count_reg[4]_i_1__3_n_5
    SLICE_X56Y100        FDRE                                         r  cd3/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.995    cd3/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  cd3/count_reg[6]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    cd3/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cd2/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd2/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.567     1.486    cd2/clk_IBUF_BUFG
    SLICE_X59Y99         FDRE                                         r  cd2/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd2/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.747    cd2/count_reg[27]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  cd2/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.907    cd2/count_reg[24]_i_1__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  cd2/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.972    cd2/count_reg[28]_i_1__0_n_5
    SLICE_X59Y100        FDRE                                         r  cd2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.997    cd2/clk_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  cd2/count_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    cd2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cd2/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd2/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.231ns (44.989%)  route 0.282ns (55.011%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.561     1.480    cd2/clk_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  cd2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  cd2/count_reg[31]/Q
                         net (fo=2, routed)           0.216     1.837    cd2/count_reg[31]
    SLICE_X58Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.882 r  cd2/count[0]_i_4__0/O
                         net (fo=2, routed)           0.067     1.949    cd2/count[0]_i_4__0_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.994 r  cd2/clk_div_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    cd2/clk_div_i_1__0_n_0
    SLICE_X58Y97         FDRE                                         r  cd2/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.838     2.003    cd2/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  cd2/clk_div_reg/C
                         clock pessimism             -0.245     1.757    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.120     1.877    cd2/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cd1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd1/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    cd1/clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  cd1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd1/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.776    cd1/count_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  cd1/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.933    cd1/count_reg[16]_i_1__4_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  cd1/count_reg[20]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.022    cd1/count_reg[20]_i_1__4_n_6
    SLICE_X50Y100        FDRE                                         r  cd1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.995    cd1/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cd1/count_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    cd1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cd3/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd3/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    cd3/clk_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  cd3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd3/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.776    cd3/count_reg[2]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  cd3/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.933    cd3/count_reg[0]_i_2__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  cd3/count_reg[4]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.022    cd3/count_reg[4]_i_1__3_n_6
    SLICE_X56Y100        FDRE                                         r  cd3/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.995    cd3/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  cd3/count_reg[5]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    cd3/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cd1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    cd1/clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  cd1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd1/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.776    cd1/count_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  cd1/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.933    cd1/count_reg[16]_i_1__4_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.024 r  cd1/count_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.024    cd1/count_reg[20]_i_1__4_n_4
    SLICE_X50Y100        FDRE                                         r  cd1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.995    cd1/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cd1/count_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    cd1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y92    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y94    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y94    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y95    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y95    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y95    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y95    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y95    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y95    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y95    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y95    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y95    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y95    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y95    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y95    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1329 Endpoints
Min Delay          1329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.361ns  (logic 6.212ns (23.566%)  route 20.148ns (76.434%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.281    17.758    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.152    17.910 r  gc0/g0_b10/O
                         net (fo=2, routed)           4.707    22.617    vga_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.743    26.361 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.361    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.221ns  (logic 5.988ns (22.837%)  route 20.233ns (77.163%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.276    17.753    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    17.877 r  gc0/g0_b2/O
                         net (fo=2, routed)           4.797    22.674    vga_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    26.221 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.221    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.164ns  (logic 6.220ns (23.774%)  route 19.943ns (76.226%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.276    17.753    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.150    17.903 r  gc0/g0_b1/O
                         net (fo=1, routed)           4.507    22.410    vga_b_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    26.164 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.164    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.074ns  (logic 5.987ns (22.963%)  route 20.086ns (77.037%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    17.717    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    17.841 r  gc0/g0_b6/O
                         net (fo=2, routed)           4.686    22.527    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    26.074 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.074    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.975ns  (logic 6.229ns (23.979%)  route 19.746ns (76.021%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.281    17.758    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.152    17.910 r  gc0/g0_b10/O
                         net (fo=2, routed)           4.305    22.215    vga_r_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.760    25.975 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.975    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.950ns  (logic 5.979ns (23.041%)  route 19.971ns (76.959%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.238    17.715    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    17.839 r  gc0/g0_b4/O
                         net (fo=1, routed)           4.573    22.412    vga_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    25.950 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.950    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.935ns  (logic 5.987ns (23.087%)  route 19.947ns (76.913%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    17.717    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    17.841 r  gc0/g0_b6/O
                         net (fo=2, routed)           4.547    22.388    vga_g_OBUF[2]
    A6                   OBUF (Prop_obuf_I_O)         3.546    25.935 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.935    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.898ns  (logic 6.219ns (24.012%)  route 19.679ns (75.988%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.238    17.715    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.154    17.869 r  gc0/g0_b5/O
                         net (fo=1, routed)           4.281    22.150    vga_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.748    25.898 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.898    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.787ns  (logic 5.993ns (23.239%)  route 19.794ns (76.761%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.281    17.758    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    17.882 r  gc0/g0_b3/O
                         net (fo=1, routed)           4.353    22.235    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    25.787 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.787    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.721ns  (logic 5.964ns (23.189%)  route 19.756ns (76.811%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    15.193    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.317 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    16.353    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.477 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.276    17.753    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    17.877 r  gc0/g0_b2/O
                         net (fo=2, routed)           4.320    22.197    vga_b_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    25.721 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.721    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 isc0/is4/ship_y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is4/ship_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.342%)  route 0.086ns (31.658%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE                         0.000     0.000 r  isc0/is4/ship_y_reg[8]/C
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is4/ship_y_reg[8]/Q
                         net (fo=11, routed)          0.086     0.227    isc0/is4/ship_y_reg[8]_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  isc0/is4/ship_y[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.272    isc0/is4/ship_y0[9]
    SLICE_X53Y101        FDRE                                         r  isc0/is4/ship_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is8/ship_y_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is8/ship_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE                         0.000     0.000 r  isc0/is8/ship_y_reg[6]/C
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is8/ship_y_reg[6]/Q
                         net (fo=15, routed)          0.088     0.229    isc0/is8/ship_y_reg[6]_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.274 r  isc0/is8/ship_y[9]_i_1__5/O
                         net (fo=1, routed)           0.000     0.274    isc0/is8/ship_y0[9]
    SLICE_X49Y81         FDRE                                         r  isc0/is8/ship_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is4/ship_y_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is4/ship_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE                         0.000     0.000 r  isc0/is4/ship_y_reg[9]/C
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is4/ship_y_reg[9]/Q
                         net (fo=13, routed)          0.094     0.235    isc0/is4/ship_y_reg[9]_0
    SLICE_X52Y101        LUT5 (Prop_lut5_I3_O)        0.045     0.280 r  isc0/is4/ship_y[10]_i_1__3/O
                         net (fo=1, routed)           0.000     0.280    isc0/is4/ship_y[10]_i_1__3_n_0
    SLICE_X52Y101        FDRE                                         r  isc0/is4/ship_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is11/ship_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is11/ship_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.396%)  route 0.098ns (34.604%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE                         0.000     0.000 r  isc0/is11/ship_y_reg[7]/C
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is11/ship_y_reg[7]/Q
                         net (fo=13, routed)          0.098     0.239    isc0/is11/ship_y_reg[7]_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  isc0/is11/ship_y[8]_i_1__10/O
                         net (fo=1, routed)           0.000     0.284    isc0/is11/ship_y[8]_i_1__10_n_0
    SLICE_X29Y82         FDRE                                         r  isc0/is11/ship_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl0/s1/shot_y_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pl0/s1/shot_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDSE                         0.000     0.000 r  pl0/s1/shot_y_reg[0]/C
    SLICE_X57Y74         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pl0/s1/shot_y_reg[0]/Q
                         net (fo=11, routed)          0.110     0.251    pl0/s1/shot_y_reg[0]_0
    SLICE_X56Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.296 r  pl0/s1/shot_y[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    pl0/s1/shot_y[2]_i_1__0_n_0
    SLICE_X56Y74         FDRE                                         r  pl0/s1/shot_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is18/ship_y_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is18/ship_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.711%)  route 0.111ns (37.289%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE                         0.000     0.000 r  isc0/is18/ship_y_reg[6]/C
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is18/ship_y_reg[6]/Q
                         net (fo=15, routed)          0.111     0.252    isc0/is18/ship_y_reg[6]_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.297 r  isc0/is18/ship_y[9]_i_1__15/O
                         net (fo=1, routed)           0.000     0.297    isc0/is18/ship_y0[9]
    SLICE_X37Y92         FDRE                                         r  isc0/is18/ship_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is14/ship_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is14/ship_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.309%)  route 0.113ns (37.691%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE                         0.000     0.000 r  isc0/is14/ship_y_reg[7]/C
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is14/ship_y_reg[7]/Q
                         net (fo=13, routed)          0.113     0.254    isc0/is14/ship_y_reg[7]_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.045     0.299 r  isc0/is14/ship_y[8]_i_1__13/O
                         net (fo=1, routed)           0.000     0.299    isc0/is14/ship_y[8]_i_1__13_n_0
    SLICE_X42Y102        FDRE                                         r  isc0/is14/ship_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl0/s1/shot_y_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pl0/s1/shot_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDSE                         0.000     0.000 r  pl0/s1/shot_y_reg[0]/C
    SLICE_X57Y74         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pl0/s1/shot_y_reg[0]/Q
                         net (fo=11, routed)          0.114     0.255    pl0/s1/shot_y_reg[0]_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.300 r  pl0/s1/shot_y[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.300    pl0/s1/shot_y[4]_i_1__0_n_0
    SLICE_X56Y74         FDRE                                         r  pl0/s1/shot_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.205%)  route 0.093ns (30.795%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE                         0.000     0.000 r  isc0/h_count_reg[6]/C
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  isc0/h_count_reg[6]/Q
                         net (fo=4, routed)           0.093     0.257    isc0/h_count_reg[6]
    SLICE_X31Y76         LUT5 (Prop_lut5_I2_O)        0.045     0.302 r  isc0/h_count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.302    isc0/h_count[8]_i_2_n_0
    SLICE_X31Y76         FDRE                                         r  isc0/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is9/ship_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is9/ship_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.557%)  route 0.116ns (38.443%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE                         0.000     0.000 r  isc0/is9/ship_y_reg[2]/C
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is9/ship_y_reg[2]/Q
                         net (fo=14, routed)          0.116     0.257    isc0/is9/ship_y_reg[2]_0[0]
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.302 r  isc0/is9/ship_y[4]_i_1__8/O
                         net (fo=1, routed)           0.000     0.302    isc0/is9/ship_y[4]_i_1__8_n_0
    SLICE_X44Y87         FDRE                                         r  isc0/is9/ship_y_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1086 Endpoints
Min Delay          1086 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.609ns  (logic 5.199ns (29.526%)  route 12.410ns (70.474%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.281    14.231    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.152    14.383 r  gc0/g0_b10/O
                         net (fo=2, routed)           4.707    19.090    vga_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.743    22.834 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.834    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.469ns  (logic 4.975ns (28.479%)  route 12.494ns (71.521%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.276    14.226    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    14.350 r  gc0/g0_b2/O
                         net (fo=2, routed)           4.797    19.147    vga_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.694 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.694    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.412ns  (logic 5.207ns (29.906%)  route 12.205ns (70.094%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.276    14.226    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.150    14.376 r  gc0/g0_b1/O
                         net (fo=1, routed)           4.507    18.884    vga_b_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    22.637 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.637    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.322ns  (logic 4.974ns (28.717%)  route 12.348ns (71.283%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    14.190    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    14.314 r  gc0/g0_b6/O
                         net (fo=2, routed)           4.686    19.000    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.547 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.547    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.223ns  (logic 5.216ns (30.282%)  route 12.008ns (69.718%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.281    14.231    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.152    14.383 r  gc0/g0_b10/O
                         net (fo=2, routed)           4.305    18.689    vga_r_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.760    22.448 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.448    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.199ns  (logic 4.966ns (28.876%)  route 12.232ns (71.124%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.238    14.188    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    14.312 r  gc0/g0_b4/O
                         net (fo=1, routed)           4.573    18.885    vga_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    22.423 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.423    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.183ns  (logic 4.974ns (28.950%)  route 12.209ns (71.050%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    14.190    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    14.314 r  gc0/g0_b6/O
                         net (fo=2, routed)           4.547    18.861    vga_g_OBUF[2]
    A6                   OBUF (Prop_obuf_I_O)         3.546    22.408 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.408    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.146ns  (logic 5.206ns (30.360%)  route 11.941ns (69.640%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.238    14.188    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.154    14.342 r  gc0/g0_b5/O
                         net (fo=1, routed)           4.281    18.624    vga_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.748    22.371 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.371    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.035ns  (logic 4.980ns (29.231%)  route 12.056ns (70.769%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.281    14.231    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    14.355 r  gc0/g0_b3/O
                         net (fo=1, routed)           4.353    18.708    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.260 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.260    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.969ns  (logic 4.951ns (29.179%)  route 12.018ns (70.821%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.622     5.225    gc0/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  gc0/inv_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  gc0/inv_en_reg[14]/Q
                         net (fo=19, routed)          1.564     7.245    gc0/Q[2]
    SLICE_X37Y103        LUT2 (Prop_lut2_I0_O)        0.150     7.395 r  gc0/destroyed_count[4]_i_17/O
                         net (fo=2, routed)           0.819     8.213    isc0/destroyed_count[4]_i_3_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.539 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235     9.774    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.898 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.768    11.666    vt0/vg0/ship_pixel
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           1.036    12.826    gc0/g0_b1_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.950 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.276    14.226    gc0/p_0_out[2]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124    14.350 r  gc0/g0_b2/O
                         net (fo=2, routed)           4.320    18.670    vga_b_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.194 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.194    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc0/bug_fix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[39]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.753%)  route 0.214ns (60.247%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.477    gc0/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  gc0/bug_fix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  gc0/bug_fix_reg[0]/Q
                         net (fo=1, routed)           0.214     1.832    gc0/ADDSUB_MACRO_inst/Q[0]
    DSP48_X1Y26          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[39]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[46]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.477    gc0/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  gc0/bug_fix_reg[7]/Q
                         net (fo=1, routed)           0.212     1.854    gc0/ADDSUB_MACRO_inst/Q[7]
    DSP48_X1Y26          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[46]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[42]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.481    gc0/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  gc0/bug_fix_reg[3]/Q
                         net (fo=1, routed)           0.212     1.858    gc0/ADDSUB_MACRO_inst/Q[3]
    DSP48_X1Y26          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[42]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/lvl_start_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isc0/is7/ship_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.311%)  route 0.243ns (56.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.554     1.473    gc0/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  gc0/lvl_start_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  gc0/lvl_start_reg_rep/Q
                         net (fo=97, routed)          0.243     1.858    isc0/is7/ship_y_reg[5]_1
    SLICE_X55Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.903 r  isc0/is7/ship_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    isc0/is7/p_0_in__1[1]
    SLICE_X55Y79         FDRE                                         r  isc0/is7/ship_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/lvl_start_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isc0/is7/ship_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.184ns (42.845%)  route 0.245ns (57.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.554     1.473    gc0/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  gc0/lvl_start_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  gc0/lvl_start_reg_rep/Q
                         net (fo=97, routed)          0.245     1.860    isc0/is7/ship_y_reg[5]_1
    SLICE_X55Y79         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  isc0/is7/ship_x[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.903    isc0/is7/p_0_in__1[9]
    SLICE_X55Y79         FDRE                                         r  isc0/is7/ship_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/lvl_start_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isc0/is7/ship_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.110%)  route 0.245ns (56.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.554     1.473    gc0/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  gc0/lvl_start_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  gc0/lvl_start_reg_rep/Q
                         net (fo=97, routed)          0.245     1.860    isc0/is7/ship_y_reg[5]_1
    SLICE_X55Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.905 r  isc0/is7/ship_x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    isc0/is7/p_0_in__1[3]
    SLICE_X55Y79         FDRE                                         r  isc0/is7/ship_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[44]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.998%)  route 0.268ns (62.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.477    gc0/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  gc0/bug_fix_reg[5]/Q
                         net (fo=1, routed)           0.268     1.909    gc0/ADDSUB_MACRO_inst/Q[5]
    DSP48_X1Y26          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[44]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[45]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.998%)  route 0.268ns (62.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.477    gc0/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  gc0/bug_fix_reg[6]/Q
                         net (fo=1, routed)           0.268     1.909    gc0/ADDSUB_MACRO_inst/Q[6]
    DSP48_X1Y26          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[45]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[47]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.164ns (37.819%)  route 0.270ns (62.181%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.477    gc0/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  gc0/bug_fix_reg[8]/Q
                         net (fo=1, routed)           0.270     1.911    gc0/ADDSUB_MACRO_inst/Q[8]
    DSP48_X1Y26          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[47]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[40]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.998%)  route 0.268ns (62.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.562     1.481    gc0/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  gc0/bug_fix_reg[1]/Q
                         net (fo=1, routed)           0.268     1.913    gc0/ADDSUB_MACRO_inst/Q[1]
    DSP48_X1Y26          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[40]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/dsp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.355ns  (logic 2.317ns (15.089%)  route 13.038ns (84.911%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.172    14.597    isc0/is10/ship_pixel
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.124    14.721 r  isc0/is10/destroyed_count[4]_i_1/O
                         net (fo=6, routed)           0.511    15.231    gc0/E[0]
    SLICE_X56Y76         LUT6 (Prop_lut6_I1_O)        0.124    15.355 r  gc0/dsp_clk_i_1/O
                         net (fo=1, routed)           0.000    15.355    gc0/dsp_clk_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  gc0/dsp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.490     4.913    gc0/clk_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  gc0/dsp_clk_reg/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.229ns  (logic 2.193ns (14.400%)  route 13.036ns (85.600%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.172    14.597    isc0/is10/ship_pixel
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.124    14.721 r  isc0/is10/destroyed_count[4]_i_1/O
                         net (fo=6, routed)           0.508    15.229    gc0/E[0]
    SLICE_X56Y77         FDRE                                         r  gc0/destroyed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.491     4.914    gc0/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc0/destroyed_count_reg[0]/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.229ns  (logic 2.193ns (14.400%)  route 13.036ns (85.600%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.172    14.597    isc0/is10/ship_pixel
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.124    14.721 r  isc0/is10/destroyed_count[4]_i_1/O
                         net (fo=6, routed)           0.508    15.229    gc0/E[0]
    SLICE_X56Y77         FDRE                                         r  gc0/destroyed_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.491     4.914    gc0/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gc0/destroyed_count_reg[1]/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.066ns  (logic 2.193ns (14.556%)  route 12.873ns (85.444%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.172    14.597    isc0/is10/ship_pixel
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.124    14.721 r  isc0/is10/destroyed_count[4]_i_1/O
                         net (fo=6, routed)           0.345    15.066    gc0/E[0]
    SLICE_X54Y76         FDRE                                         r  gc0/destroyed_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.489     4.912    gc0/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  gc0/destroyed_count_reg[2]/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.066ns  (logic 2.193ns (14.556%)  route 12.873ns (85.444%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.172    14.597    isc0/is10/ship_pixel
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.124    14.721 r  isc0/is10/destroyed_count[4]_i_1/O
                         net (fo=6, routed)           0.345    15.066    gc0/E[0]
    SLICE_X54Y76         FDRE                                         r  gc0/destroyed_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.489     4.912    gc0/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  gc0/destroyed_count_reg[3]/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.066ns  (logic 2.193ns (14.556%)  route 12.873ns (85.444%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.172    14.597    isc0/is10/ship_pixel
    SLICE_X52Y76         LUT2 (Prop_lut2_I0_O)        0.124    14.721 r  isc0/is10/destroyed_count[4]_i_1/O
                         net (fo=6, routed)           0.345    15.066    gc0/E[0]
    SLICE_X54Y76         FDRE                                         r  gc0/destroyed_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.489     4.912    gc0/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  gc0/destroyed_count_reg[4]/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pl0/s0/hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.815ns  (logic 2.221ns (14.991%)  route 12.594ns (85.009%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.238    14.663    pl0/s0/ship_pixel
    SLICE_X49Y75         LUT4 (Prop_lut4_I1_O)        0.152    14.815 r  pl0/s0/hit_i_1/O
                         net (fo=1, routed)           0.000    14.815    pl0/s0/hit_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  pl0/s0/hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.496     4.919    pl0/s0/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  pl0/s0/hit_reg/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pl0/s1/hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.789ns  (logic 2.193ns (14.828%)  route 12.596ns (85.172%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.594    11.516    isc0/is12_n_6
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  isc0/destroyed_count[4]_i_19/O
                         net (fo=1, routed)           0.302    11.942    isc0/destroyed_count[4]_i_19_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  isc0/destroyed_count[4]_i_9/O
                         net (fo=1, routed)           1.235    13.301    isc0/destroyed_count[4]_i_9_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.425 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=4, routed)           1.240    14.665    pl0/s1/ship_pixel
    SLICE_X49Y75         LUT4 (Prop_lut4_I1_O)        0.124    14.789 r  pl0/s1/hit_i_1__0/O
                         net (fo=1, routed)           0.000    14.789    pl0/s1/hit_i_1__0_n_0
    SLICE_X49Y75         FDRE                                         r  pl0/s1/hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.496     4.919    pl0/s1/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  pl0/s1/hit_reg/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is12/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.836ns  (logic 1.847ns (15.605%)  route 9.989ns (84.395%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[2]/C
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=157, routed)         7.456     7.912    isc0/is12/Q[2]
    SLICE_X29Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  isc0/is12/destroyed_i_98__11/O
                         net (fo=1, routed)           0.639     8.675    isc0/is12/destroyed_i_98__11_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.182 r  isc0/is12/destroyed_reg_i_69__7/CO[3]
                         net (fo=1, routed)           0.000     9.182    isc0/is12/destroyed_reg_i_69__7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.339 r  isc0/is12/destroyed_reg_i_31__9/CO[1]
                         net (fo=1, routed)           0.971    10.310    isc0/is12/ship_pixel12_in
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.329    10.639 r  isc0/is12/destroyed_i_7__9/O
                         net (fo=1, routed)           0.159    10.798    isc0/is12/destroyed_i_7__9_n_0
    SLICE_X32Y103        LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  isc0/is12/destroyed_i_2__11/O
                         net (fo=2, routed)           0.764    11.686    isc0/is12/destroyed_i_7__9_0
    SLICE_X34Y103        LUT4 (Prop_lut4_I0_O)        0.150    11.836 r  isc0/is12/destroyed_i_1__11/O
                         net (fo=1, routed)           0.000    11.836    isc0/is12/destroyed_i_1__11_n_0
    SLICE_X34Y103        FDRE                                         r  isc0/is12/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.503     4.925    isc0/is12/clk_IBUF_BUFG
    SLICE_X34Y103        FDRE                                         r  isc0/is12/destroyed_reg/C

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is6/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.523ns  (logic 1.860ns (16.142%)  route 9.663ns (83.858%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE                         0.000     0.000 r  vt0/vs0/h_count_reg_reg[1]/C
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vt0/vs0/h_count_reg_reg[1]/Q
                         net (fo=206, routed)         7.308     7.764    vt0/vs0/h_count_reg_reg[10]_0[1]
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.124     7.888 r  vt0/vs0/destroyed_i_102__5/O
                         net (fo=1, routed)           0.000     7.888    isc0/is6/destroyed_reg_i_31__3_2[0]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.401 r  isc0/is6/destroyed_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    isc0/is6/destroyed_reg_i_68_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.558 r  isc0/is6/destroyed_reg_i_31__3/CO[1]
                         net (fo=1, routed)           0.814     9.372    isc0/is6/ship_pixel12_in
    SLICE_X52Y85         LUT4 (Prop_lut4_I1_O)        0.332     9.704 r  isc0/is6/destroyed_i_7__3/O
                         net (fo=1, routed)           0.159     9.863    isc0/is6/destroyed_i_7__3_n_0
    SLICE_X52Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.987 r  isc0/is6/destroyed_i_2__5/O
                         net (fo=2, routed)           0.817    10.804    isc0/is6/destroyed_i_7__3_0
    SLICE_X53Y87         LUT4 (Prop_lut4_I0_O)        0.154    10.958 r  isc0/is6/destroyed_i_1__5/O
                         net (fo=1, routed)           0.565    11.523    isc0/is6/destroyed_i_1__5_n_0
    SLICE_X53Y87         FDRE                                         r  isc0/is6/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500     4.923    isc0/is6/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  isc0/is6/destroyed_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.126ns (38.396%)  route 0.202ns (61.604%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[39]
                         net (fo=9, routed)           0.202     0.328    gc0/score[0]
    SLICE_X59Y69         FDRE                                         r  gc0/bug_fix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.992    gc0/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  gc0/bug_fix_reg[0]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.126ns (37.131%)  route 0.213ns (62.869%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[46])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[46]
                         net (fo=13, routed)          0.213     0.339    gc0/binary[7]
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.992    gc0/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[7]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.126ns (36.284%)  route 0.221ns (63.716%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[45])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[45]
                         net (fo=13, routed)          0.221     0.347    gc0/binary[6]
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.992    gc0/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[6]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.126ns (35.938%)  route 0.225ns (64.062%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[41]
                         net (fo=7, routed)           0.225     0.351    gc0/binary[2]
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.831     1.996    gc0/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[2]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.126ns (35.938%)  route 0.225ns (64.062%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[42]
                         net (fo=14, routed)          0.225     0.351    gc0/binary[3]
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.831     1.996    gc0/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[3]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.126ns (32.607%)  route 0.260ns (67.393%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[40]
                         net (fo=5, routed)           0.260     0.386    gc0/binary[1]
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.831     1.996    gc0/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[1]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.126ns (31.247%)  route 0.277ns (68.753%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[43]
                         net (fo=12, routed)          0.277     0.403    gc0/binary[4]
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.831     1.996    gc0/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  gc0/bug_fix_reg[4]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.126ns (30.595%)  route 0.286ns (69.405%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[47]
                         net (fo=13, routed)          0.286     0.412    gc0/binary[8]
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.992    gc0/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[8]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.126ns (26.699%)  route 0.346ns (73.301%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[44])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[44]
                         net (fo=12, routed)          0.346     0.472    gc0/binary[5]
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.992    gc0/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  gc0/bug_fix_reg[5]/C

Slack:                    inf
  Source:                 pl0/shot_en_reg[0]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            pl0/s0/hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.210ns (35.849%)  route 0.376ns (64.151%))
  Logic Levels:           2  (FDSE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDSE                         0.000     0.000 r  pl0/shot_en_reg[0]_inv/C
    SLICE_X50Y73         FDSE (Prop_fdse_C_Q)         0.164     0.164 f  pl0/shot_en_reg[0]_inv/Q
                         net (fo=26, routed)          0.376     0.540    pl0/s0/load__0
    SLICE_X49Y75         LUT4 (Prop_lut4_I3_O)        0.046     0.586 r  pl0/s0/hit_i_1/O
                         net (fo=1, routed)           0.000     0.586    pl0/s0/hit_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  pl0/s0/hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.821     1.986    pl0/s0/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  pl0/s0/hit_reg/C





