<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Young_05_RAM_64x32bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Comprehensive.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Comprehensive.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Comprehensive.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Comprehensive.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comprehensive.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comprehensive.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Comprehensive.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Comprehensive.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comprehensive_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Comprehensive_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Comprehensive_Test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comprehensive_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Comprehensive_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Comprehensive_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comprehensive_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Comprehensive_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comprehensive_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultifunctionalALU_32bit_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultifunctionalALU_32bit_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MultifunctionalALU_32bit_M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_64x32bit_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM_64x32bit_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM_64x32bit_M.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RAM_64x32bit_M_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_64x32bit_M_Test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_32x32bit_M_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1622037641" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1622037641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622102711" xil_pn:in_ck="-9197041375822019256" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622102710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comprehensive.v"/>
      <outfile xil_pn:name="Comprehensive_Test.v"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M.v"/>
      <outfile xil_pn:name="RAM_64x32bit_M.v"/>
      <outfile xil_pn:name="RAM_64x32bit_M_Test.v"/>
      <outfile xil_pn:name="RegisterFile_32x32bit_M.v"/>
    </transform>
    <transform xil_pn:end_ts="1622096787" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8001820974869098674" xil_pn:start_ts="1622096787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622096787" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1838972793172737644" xil_pn:start_ts="1622096787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622032253" xil_pn:in_ck="3617978354087211630" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6869438816016542901" xil_pn:start_ts="1622032252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_64x32bit_C.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_64x32bit_C.v"/>
    </transform>
    <transform xil_pn:end_ts="1622102711" xil_pn:in_ck="-9197041375822019256" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1622102711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comprehensive.v"/>
      <outfile xil_pn:name="Comprehensive_Test.v"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M.v"/>
      <outfile xil_pn:name="RAM_64x32bit_M.v"/>
      <outfile xil_pn:name="RAM_64x32bit_M_Test.v"/>
      <outfile xil_pn:name="RegisterFile_32x32bit_M.v"/>
    </transform>
    <transform xil_pn:end_ts="1622102715" xil_pn:in_ck="5778299895711850114" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7949355191771952459" xil_pn:start_ts="1622102711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comprehensive_Test_beh.prj"/>
      <outfile xil_pn:name="Comprehensive_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1624078387" xil_pn:in_ck="1878022985401694284" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="115864488252437614" xil_pn:start_ts="1624078386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comprehensive_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1622033712" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1622033712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622033712" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6736685368190406003" xil_pn:start_ts="1622033712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622033712" xil_pn:in_ck="3617978354087211630" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6869438816016542901" xil_pn:start_ts="1622033712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_64x32bit_C.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_64x32bit_C.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622033712" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5240612119057996305" xil_pn:start_ts="1622033712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622033712" xil_pn:in_ck="8712821242620680861" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1622033712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622033712" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="925777267490071935" xil_pn:start_ts="1622033712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622097108" xil_pn:in_ck="7596930741790573587" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7965160203530818862" xil_pn:start_ts="1622097086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comprehensive.lso"/>
      <outfile xil_pn:name="Comprehensive.ngc"/>
      <outfile xil_pn:name="Comprehensive.ngr"/>
      <outfile xil_pn:name="Comprehensive.prj"/>
      <outfile xil_pn:name="Comprehensive.stx"/>
      <outfile xil_pn:name="Comprehensive.syr"/>
      <outfile xil_pn:name="Comprehensive.xst"/>
      <outfile xil_pn:name="Comprehensive_Test_beh.prj"/>
      <outfile xil_pn:name="Comprehensive_Test_stx_beh.prj"/>
      <outfile xil_pn:name="Comprehensive_stx_beh.prj"/>
      <outfile xil_pn:name="Comprehensive_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
