/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [22:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [24:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~((celloutsig_1_3z | celloutsig_1_12z) & celloutsig_1_8z);
  assign celloutsig_0_0z = ~((in_data[3] | in_data[80]) & (in_data[91] | in_data[90]));
  assign celloutsig_0_8z = ~((celloutsig_0_5z | celloutsig_0_5z) & (in_data[17] | celloutsig_0_0z));
  assign celloutsig_1_2z = celloutsig_1_1z | ~(in_data[102]);
  assign celloutsig_1_12z = ~(celloutsig_1_10z ^ celloutsig_1_1z);
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { in_data[53:52], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_16z[21:14], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_4z } <= { celloutsig_1_14z[20:6], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[171:160] <= { in_data[118:109], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z } <= { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_3z = ! { celloutsig_0_0z, _00_, _00_ };
  assign celloutsig_0_12z = ! { celloutsig_0_9z[4:3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_1z = ! in_data[36:25];
  assign celloutsig_1_5z = ! { celloutsig_1_4z[2:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = ! celloutsig_1_9z[4:1];
  assign celloutsig_1_6z = in_data[120:107] < { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_17z & ~(celloutsig_1_7z);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_14z = { in_data[168:164], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z } % { 1'h1, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, _00_, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z } | { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, _00_, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = & in_data[183:161];
  assign celloutsig_1_15z = & in_data[144:136];
  assign celloutsig_0_5z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_0_10z = in_data[16] & celloutsig_0_3z;
  assign celloutsig_0_11z = in_data[43] & celloutsig_0_10z;
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z } >> { celloutsig_1_4z[3], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[133:132], celloutsig_1_3z, celloutsig_1_1z } <<< in_data[164:161];
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z } ~^ { celloutsig_0_6z[2:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_6z = { _00_[1:0], celloutsig_0_4z, celloutsig_0_4z } ^ { _00_[2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[94], celloutsig_0_8z, celloutsig_0_1z } ^ { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_14z[14:0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_4z } ^ { celloutsig_1_14z[21:4], celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_1z) | celloutsig_1_2z);
  assign celloutsig_1_10z = ~((in_data[103] & celloutsig_1_0z) | (celloutsig_1_3z & in_data[138]));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
