// Seed: 1873491966
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    input  wor  id_2,
    input  wire id_3,
    input  tri0 id_4,
    output tri1 id_5,
    input  wor  id_6,
    output tri0 id_7,
    output wire id_8
);
  assign id_8 = (id_0 ? 1 : 1);
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1
);
  wire id_3, id_4, id_5, id_6;
  uwire id_7 = 1;
  wand  id_8;
  rnmos (1, id_1, id_6);
  module_0(
      id_3, id_6, id_6, id_1, id_4, id_5, id_6, id_6, id_4
  );
  wire id_9;
  wire id_10, id_11;
  assign id_8 = 1'b0;
endmodule
