module keyGenerator_tb;
reg clk;            // Clock input
reg reset;          // Reset input
wire [127:0] rand_num;    // 128-bit random output

always begin
	# 50 clk = ~clk; // Toggle clock signal every half period
end

initial begin
 $monitor($time,"rand_num = %h", rand_num);

initial begin
	#0 reset = 1;
	#100 reset = 0;
end
endmodule

