{"Source Block": ["hdl/library/axi_mc_controller/control_registers.v@124:203@HdlStmProcess", "assign kd1_o                    = kd1_r;\nassign ki1_o                    = ki1_r;\n\n// processor write interface\n\nalways @(negedge up_rstn or posedge up_clk)\nbegin\n   if (up_rstn == 0)\n   begin\n       up_wack              <= 1'b0;\n       control_r            <= 'h0;\n       reference_speed_r    <= 'd1000;\n       kp_r                 <= 'd6554;\n       ki_r                 <= 'd26;\n       kd_r                 <= 'd655360;\n       kp1_r                <= 'd0;\n       ki1_r                <= 'd0;\n       kd1_r                <= 'd0;\n       pwm_open_r           <= 'h5ff;\n       pwm_break_r          <= 'd0;\n       status_r             <= 'd0;\n   end\n   else\n   begin\n       up_wack  <= up_wreq_s;\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'h3))\n       begin\n           reserved_r1          <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'h4))\n       begin\n           control_r            <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'h5))\n       begin\n           reference_speed_r    <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'h6))\n       begin\n           kp_r                 <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'h7))\n       begin\n           ki_r                 <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'h8))\n       begin\n           kd_r                 <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'h9))\n       begin\n           kp1_r                <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'ha))\n       begin\n           ki1_r                <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'hb))\n       begin\n           kd1_r                <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'hc))\n       begin\n           pwm_open_r          <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'hd))\n       begin\n           pwm_break_r         <= up_wdata;\n       end\n       if ((up_wreq_s == 1'b1) && (up_waddr[3:0] == 4'he))\n       begin\n           status_r            <= up_wdata;\n       end\n   end\nend\n\n// processor read interface\n\nalways @(negedge up_rstn or posedge up_clk)\nbegin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[132, "       reserved_r1          <= 'd0;\n"]]}}