-- Bibliotecas
library IEEE;
use IEEE.std_logic_1164.all;

-- Declaracion de entidad del testbench (sin puertos)
entity genEna_tb is
end entity genEna_tb;

-- Cuerpo de arquitectura
architecture genEna_tb_arq of genEna_tb is
	-- Parte declarativa
	signal clk_tb: std_logic := '0';
	signal rst_tb: std_logic := '1';
	signal q_tb: std_logic;

begin
	-- Parte descriptiva
	clk_tb <= not clk_tb after 10 ns;
	rst_tb <= '0' after 20 ns;
	
	genEna_inst: entity work.genEna
	port map(
			clk_i => clk_tb,
			rst_i => rst_tb,
			q_o   => q_tb
		);
end architecture genEna_tb_arq;