<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: TIM6_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TIM6_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for controlling 8-Bit Timer 6 (TIM6)  
 <a href="struct_t_i_m6__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab774f8b865e5c6eaa037e1e9c69ec17c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#aa135eabba2d2ab06a3dfcd20e204582f">CEN</a>: 1</td></tr>
<tr class="memdesc:aa135eabba2d2ab06a3dfcd20e204582f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter enable.  <a href="#aa135eabba2d2ab06a3dfcd20e204582f">More...</a><br /></td></tr>
<tr class="separator:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9173caa18e2a594401adb0492d6bc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a1f9173caa18e2a594401adb0492d6bc5">UDIS</a>: 1</td></tr>
<tr class="memdesc:a1f9173caa18e2a594401adb0492d6bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update disable.  <a href="#a1f9173caa18e2a594401adb0492d6bc5">More...</a><br /></td></tr>
<tr class="separator:a1f9173caa18e2a594401adb0492d6bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa928c16362c796aad8b3c4de6a0c3601"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#aa928c16362c796aad8b3c4de6a0c3601">URS</a>: 1</td></tr>
<tr class="memdesc:aa928c16362c796aad8b3c4de6a0c3601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update request source.  <a href="#aa928c16362c796aad8b3c4de6a0c3601">More...</a><br /></td></tr>
<tr class="separator:aa928c16362c796aad8b3c4de6a0c3601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#acf3d1e5d51741ac35dd05159e43d53f4">OPM</a>: 1</td></tr>
<tr class="memdesc:acf3d1e5d51741ac35dd05159e43d53f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">One-pulse mode.  <a href="#acf3d1e5d51741ac35dd05159e43d53f4">More...</a><br /></td></tr>
<tr class="separator:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 3</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a">ARPE</a>: 1</td></tr>
<tr class="memdesc:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-reload preload enable.  <a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">More...</a><br /></td></tr>
<tr class="separator:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab774f8b865e5c6eaa037e1e9c69ec17c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#ab774f8b865e5c6eaa037e1e9c69ec17c">CR1</a></td></tr>
<tr class="memdesc:ab774f8b865e5c6eaa037e1e9c69ec17c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Control register (TIM6_CR1)  <a href="#ab774f8b865e5c6eaa037e1e9c69ec17c">More...</a><br /></td></tr>
<tr class="separator:ab774f8b865e5c6eaa037e1e9c69ec17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd9e433c0cce6ca176f9e6e03bc4fda"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a2e6f44e90aa84f0854fc74932ce16a95">MMS</a>: 3</td></tr>
<tr class="memdesc:a2e6f44e90aa84f0854fc74932ce16a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode selection.  <a href="#a2e6f44e90aa84f0854fc74932ce16a95">More...</a><br /></td></tr>
<tr class="separator:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd9e433c0cce6ca176f9e6e03bc4fda"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#a1fd9e433c0cce6ca176f9e6e03bc4fda">CR2</a></td></tr>
<tr class="memdesc:a1fd9e433c0cce6ca176f9e6e03bc4fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Control register (TIM6_CR2)  <a href="#a1fd9e433c0cce6ca176f9e6e03bc4fda">More...</a><br /></td></tr>
<tr class="separator:a1fd9e433c0cce6ca176f9e6e03bc4fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e986a9688129ec4c7851491185d4e7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8aee8772fcc50120138ec95c28cbabc9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a8aee8772fcc50120138ec95c28cbabc9">SMS</a>: 3</td></tr>
<tr class="memdesc:a8aee8772fcc50120138ec95c28cbabc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock/trigger/slave mode selection.  <a href="#a8aee8772fcc50120138ec95c28cbabc9">More...</a><br /></td></tr>
<tr class="separator:a8aee8772fcc50120138ec95c28cbabc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TS</a>: 3</td></tr>
<tr class="memdesc:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger selection.  <a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">More...</a><br /></td></tr>
<tr class="separator:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a1953b84f6a61619f4250b3fa829bbbe0">MSM</a>: 1</td></tr>
<tr class="memdesc:a1953b84f6a61619f4250b3fa829bbbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave mode #define _TIM5_CR1_RESET_VALUE ((uint8_t) 0x00) ///&lt; TIM5 control register 1 reset value.  <a href="#a1953b84f6a61619f4250b3fa829bbbe0">More...</a><br /></td></tr>
<tr class="separator:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e986a9688129ec4c7851491185d4e7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#ac3e986a9688129ec4c7851491185d4e7">SMCR</a></td></tr>
<tr class="memdesc:ac3e986a9688129ec4c7851491185d4e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode control register (TIM6_SMCR)  <a href="#ac3e986a9688129ec4c7851491185d4e7">More...</a><br /></td></tr>
<tr class="separator:ac3e986a9688129ec4c7851491185d4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ada485dd83ecb073a949ab825cdcf29"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a8dfc88e5d4e806c2f0d5252efab3b772">UIE</a>: 1</td></tr>
<tr class="memdesc:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt enable.  <a href="#a8dfc88e5d4e806c2f0d5252efab3b772">More...</a><br /></td></tr>
<tr class="separator:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 7</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ada485dd83ecb073a949ab825cdcf29"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#a8ada485dd83ecb073a949ab825cdcf29">IER</a></td></tr>
<tr class="memdesc:a8ada485dd83ecb073a949ab825cdcf29"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Interrupt enable (TIM6_IER)  <a href="#a8ada485dd83ecb073a949ab825cdcf29">More...</a><br /></td></tr>
<tr class="separator:a8ada485dd83ecb073a949ab825cdcf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0d2b6374e1396fc4e6999630742339"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a85578cbe14a06c87e9f99ac131850646"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a85578cbe14a06c87e9f99ac131850646">UIF</a>: 1</td></tr>
<tr class="memdesc:a85578cbe14a06c87e9f99ac131850646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt flag.  <a href="#a85578cbe14a06c87e9f99ac131850646">More...</a><br /></td></tr>
<tr class="separator:a85578cbe14a06c87e9f99ac131850646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 7</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0d2b6374e1396fc4e6999630742339"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#a2b0d2b6374e1396fc4e6999630742339">SR</a></td></tr>
<tr class="memdesc:a2b0d2b6374e1396fc4e6999630742339"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Status register (TIM6_SR)  <a href="#a2b0d2b6374e1396fc4e6999630742339">More...</a><br /></td></tr>
<tr class="separator:a2b0d2b6374e1396fc4e6999630742339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1252ba08afd5a9ffaa95d9a6b3bd078"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae8af8e3293040dc287ebb6b2d747a856"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#ae8af8e3293040dc287ebb6b2d747a856">UG</a>: 1</td></tr>
<tr class="memdesc:ae8af8e3293040dc287ebb6b2d747a856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update generation.  <a href="#ae8af8e3293040dc287ebb6b2d747a856">More...</a><br /></td></tr>
<tr class="separator:ae8af8e3293040dc287ebb6b2d747a856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 7</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1252ba08afd5a9ffaa95d9a6b3bd078"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#af1252ba08afd5a9ffaa95d9a6b3bd078">EGR</a></td></tr>
<tr class="memdesc:af1252ba08afd5a9ffaa95d9a6b3bd078"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Event Generation (TIM6_EGR)  <a href="#af1252ba08afd5a9ffaa95d9a6b3bd078">More...</a><br /></td></tr>
<tr class="separator:af1252ba08afd5a9ffaa95d9a6b3bd078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390130d50ec51290778f2b956684fa51"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit counter  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390130d50ec51290778f2b956684fa51"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#a390130d50ec51290778f2b956684fa51">CNTR</a></td></tr>
<tr class="memdesc:a390130d50ec51290778f2b956684fa51"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 8-bit counter register (TIM6_CNTR)  <a href="#a390130d50ec51290778f2b956684fa51">More...</a><br /></td></tr>
<tr class="separator:a390130d50ec51290778f2b956684fa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8384a376a523c9687872bf0182e11f7f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a44274c2a73e369853b32d7d10086fb8b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a44274c2a73e369853b32d7d10086fb8b">PSC</a>: 3</td></tr>
<tr class="memdesc:a44274c2a73e369853b32d7d10086fb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock prescaler  <a href="#a44274c2a73e369853b32d7d10086fb8b">More...</a><br /></td></tr>
<tr class="separator:a44274c2a73e369853b32d7d10086fb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 5</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8384a376a523c9687872bf0182e11f7f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#a8384a376a523c9687872bf0182e11f7f">PSCR</a></td></tr>
<tr class="memdesc:a8384a376a523c9687872bf0182e11f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler (TIM6_PSCR)  <a href="#a8384a376a523c9687872bf0182e11f7f">More...</a><br /></td></tr>
<tr class="separator:a8384a376a523c9687872bf0182e11f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b0452116d637beba6ebfb90289655c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m6__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">auto-reload value  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b0452116d637beba6ebfb90289655c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html#af0b0452116d637beba6ebfb90289655c">ARR</a></td></tr>
<tr class="memdesc:af0b0452116d637beba6ebfb90289655c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 8-bit auto-reload register (TIM6_ARR)  <a href="#af0b0452116d637beba6ebfb90289655c">More...</a><br /></td></tr>
<tr class="separator:af0b0452116d637beba6ebfb90289655c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for controlling 8-Bit Timer 6 (TIM6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04392">4392</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1a25f10c8a00c3e95e06c5c03fe6f76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">&#9670;&nbsp;</a></span>ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-reload preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04401">4401</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a508baa83f767ffdb3b09a80870fc6b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a508baa83f767ffdb3b09a80870fc6b62">&#9670;&nbsp;</a></span>ARR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>auto-reload value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04458">4458</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af0b0452116d637beba6ebfb90289655c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b0452116d637beba6ebfb90289655c">&#9670;&nbsp;</a></span>ARR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM6 8-bit auto-reload register (TIM6_ARR) </p>

</div>
</div>
<a id="aa135eabba2d2ab06a3dfcd20e204582f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa135eabba2d2ab06a3dfcd20e204582f">&#9670;&nbsp;</a></span>CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04396">4396</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6a7b8966748a63ca3b15dc1143f1694c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7b8966748a63ca3b15dc1143f1694c">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8-bit counter </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04446">4446</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a390130d50ec51290778f2b956684fa51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390130d50ec51290778f2b956684fa51">&#9670;&nbsp;</a></span>CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM6 8-bit counter register (TIM6_CNTR) </p>

</div>
</div>
<a id="ab774f8b865e5c6eaa037e1e9c69ec17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab774f8b865e5c6eaa037e1e9c69ec17c">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM6 Control register (TIM6_CR1) </p>

</div>
</div>
<a id="a1fd9e433c0cce6ca176f9e6e03bc4fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd9e433c0cce6ca176f9e6e03bc4fda">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM6 Control register (TIM6_CR2) </p>

</div>
</div>
<a id="af1252ba08afd5a9ffaa95d9a6b3bd078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1252ba08afd5a9ffaa95d9a6b3bd078">&#9670;&nbsp;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   EGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM6 Event Generation (TIM6_EGR) </p>

</div>
</div>
<a id="a8ada485dd83ecb073a949ab825cdcf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ada485dd83ecb073a949ab825cdcf29">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM6 Interrupt enable (TIM6_IER) </p>

</div>
</div>
<a id="a2e6f44e90aa84f0854fc74932ce16a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6f44e90aa84f0854fc74932ce16a95">&#9670;&nbsp;</a></span>MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04408">4408</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a1953b84f6a61619f4250b3fa829bbbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1953b84f6a61619f4250b3fa829bbbe0">&#9670;&nbsp;</a></span>MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master/slave mode #define _TIM5_CR1_RESET_VALUE ((uint8_t) 0x00) ///&lt; TIM5 control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04418">4418</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acf3d1e5d51741ac35dd05159e43d53f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3d1e5d51741ac35dd05159e43d53f4">&#9670;&nbsp;</a></span>OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OPM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>One-pulse mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04399">4399</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a44274c2a73e369853b32d7d10086fb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44274c2a73e369853b32d7d10086fb8b">&#9670;&nbsp;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock prescaler </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04451">4451</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8384a376a523c9687872bf0182e11f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8384a376a523c9687872bf0182e11f7f">&#9670;&nbsp;</a></span>PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM6 clock prescaler (TIM6_PSCR) </p>

</div>
</div>
<a id="a5b323215dab19d7595317c6a5d0d6f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b323215dab19d7595317c6a5d0d6f01">&#9670;&nbsp;</a></span>res</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04400">4400</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="adc6f709338eac5effe67bf1a187ea83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6f709338eac5effe67bf1a187ea83d">&#9670;&nbsp;</a></span>res2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> res2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04409">4409</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac3e986a9688129ec4c7851491185d4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e986a9688129ec4c7851491185d4e7">&#9670;&nbsp;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave mode control register (TIM6_SMCR) </p>

</div>
</div>
<a id="a8aee8772fcc50120138ec95c28cbabc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aee8772fcc50120138ec95c28cbabc9">&#9670;&nbsp;</a></span>SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock/trigger/slave mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04415">4415</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2b0d2b6374e1396fc4e6999630742339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b0d2b6374e1396fc4e6999630742339">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM6 Status register (TIM6_SR) </p>

</div>
</div>
<a id="ad1e668c5ec02fb2ddf7a6d73286f28a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">&#9670;&nbsp;</a></span>TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04417">4417</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a1f9173caa18e2a594401adb0492d6bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9173caa18e2a594401adb0492d6bc5">&#9670;&nbsp;</a></span>UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update disable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04397">4397</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ae8af8e3293040dc287ebb6b2d747a856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8af8e3293040dc287ebb6b2d747a856">&#9670;&nbsp;</a></span>UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04439">4439</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8dfc88e5d4e806c2f0d5252efab3b772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfc88e5d4e806c2f0d5252efab3b772">&#9670;&nbsp;</a></span>UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04425">4425</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a85578cbe14a06c87e9f99ac131850646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85578cbe14a06c87e9f99ac131850646">&#9670;&nbsp;</a></span>UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04432">4432</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa928c16362c796aad8b3c4de6a0c3601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa928c16362c796aad8b3c4de6a0c3601">&#9670;&nbsp;</a></span>URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> URS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update request source. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04398">4398</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
