Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  1 06:12:09 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/UniformILPNew/mat_inv_UniformILPNew_35_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 DUT/ModCount71_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No268_instance/Y_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.290ns (7.773%)  route 3.441ns (92.227%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 6.782 - 4.000 ) 
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 1.053ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.962ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=124993, routed)      2.300     3.331    DUT/ModCount71_instance/clk_IBUF_BUFG
    SLICE_X53Y362        FDCE                                         r  DUT/ModCount71_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y362        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.408 r  DUT/ModCount71_instance/count_reg[1]/Q
                         net (fo=14030, routed)       1.697     5.105    DUT/ModCount71_instance/Q[1]
    SLICE_X74Y268        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.230 r  DUT/ModCount71_instance/Y[33]_i_3__12/O
                         net (fo=160, routed)         1.678     6.908    DUT/MUX_Product56_1_impl_0_instance/count_reg[1]_1
    SLICE_X52Y345        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.996 r  DUT/MUX_Product56_1_impl_0_instance/Y[32]_i_1/O
                         net (fo=1, routed)           0.066     7.062    DUT/Delay1No268_instance/D[32]
    SLICE_X52Y345        FDCE                                         r  DUT/Delay1No268_instance/Y_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=124993, routed)      2.043     6.782    DUT/Delay1No268_instance/clk_IBUF_BUFG
    SLICE_X52Y345        FDCE                                         r  DUT/Delay1No268_instance/Y_reg[32]/C
                         clock pessimism              0.387     7.169    
                         clock uncertainty           -0.035     7.134    
    SLICE_X52Y345        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.159    DUT/Delay1No268_instance/Y_reg[32]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  0.097    




