#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ba96a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ba9830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1ba2010 .functor NOT 1, L_0x1bda400, C4<0>, C4<0>, C4<0>;
L_0x1bda160 .functor XOR 1, L_0x1bda000, L_0x1bda0c0, C4<0>, C4<0>;
L_0x1bda2f0 .functor XOR 1, L_0x1bda160, L_0x1bda220, C4<0>, C4<0>;
v0x1bd7370_0 .net *"_ivl_10", 0 0, L_0x1bda220;  1 drivers
v0x1bd7470_0 .net *"_ivl_12", 0 0, L_0x1bda2f0;  1 drivers
v0x1bd7550_0 .net *"_ivl_2", 0 0, L_0x1bd9f60;  1 drivers
v0x1bd7610_0 .net *"_ivl_4", 0 0, L_0x1bda000;  1 drivers
v0x1bd76f0_0 .net *"_ivl_6", 0 0, L_0x1bda0c0;  1 drivers
v0x1bd7820_0 .net *"_ivl_8", 0 0, L_0x1bda160;  1 drivers
v0x1bd7900_0 .var "clk", 0 0;
v0x1bd79a0_0 .net "f_dut", 0 0, L_0x1bd9d70;  1 drivers
v0x1bd7a40_0 .net "f_ref", 0 0, L_0x1bd8b20;  1 drivers
v0x1bd7ae0_0 .var/2u "stats1", 159 0;
v0x1bd7b80_0 .var/2u "strobe", 0 0;
v0x1bd7c20_0 .net "tb_match", 0 0, L_0x1bda400;  1 drivers
v0x1bd7ce0_0 .net "tb_mismatch", 0 0, L_0x1ba2010;  1 drivers
v0x1bd7da0_0 .net "wavedrom_enable", 0 0, v0x1bd5850_0;  1 drivers
v0x1bd7e40_0 .net "wavedrom_title", 511 0, v0x1bd5910_0;  1 drivers
v0x1bd7f10_0 .net "x1", 0 0, v0x1bd59d0_0;  1 drivers
v0x1bd7fb0_0 .net "x2", 0 0, v0x1bd5a70_0;  1 drivers
v0x1bd8160_0 .net "x3", 0 0, v0x1bd5b60_0;  1 drivers
L_0x1bd9f60 .concat [ 1 0 0 0], L_0x1bd8b20;
L_0x1bda000 .concat [ 1 0 0 0], L_0x1bd8b20;
L_0x1bda0c0 .concat [ 1 0 0 0], L_0x1bd9d70;
L_0x1bda220 .concat [ 1 0 0 0], L_0x1bd8b20;
L_0x1bda400 .cmp/eeq 1, L_0x1bd9f60, L_0x1bda2f0;
S_0x1ba99c0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1ba9830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1b95e70 .functor NOT 1, v0x1bd5b60_0, C4<0>, C4<0>, C4<0>;
L_0x1baa0e0 .functor AND 1, L_0x1b95e70, v0x1bd5a70_0, C4<1>, C4<1>;
L_0x1ba2080 .functor NOT 1, v0x1bd59d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd8400 .functor AND 1, L_0x1baa0e0, L_0x1ba2080, C4<1>, C4<1>;
L_0x1bd84d0 .functor NOT 1, v0x1bd5b60_0, C4<0>, C4<0>, C4<0>;
L_0x1bd8540 .functor AND 1, L_0x1bd84d0, v0x1bd5a70_0, C4<1>, C4<1>;
L_0x1bd85f0 .functor AND 1, L_0x1bd8540, v0x1bd59d0_0, C4<1>, C4<1>;
L_0x1bd86b0 .functor OR 1, L_0x1bd8400, L_0x1bd85f0, C4<0>, C4<0>;
L_0x1bd8810 .functor NOT 1, v0x1bd5a70_0, C4<0>, C4<0>, C4<0>;
L_0x1bd8880 .functor AND 1, v0x1bd5b60_0, L_0x1bd8810, C4<1>, C4<1>;
L_0x1bd89a0 .functor AND 1, L_0x1bd8880, v0x1bd59d0_0, C4<1>, C4<1>;
L_0x1bd8a10 .functor OR 1, L_0x1bd86b0, L_0x1bd89a0, C4<0>, C4<0>;
L_0x1bd8b90 .functor AND 1, v0x1bd5b60_0, v0x1bd5a70_0, C4<1>, C4<1>;
L_0x1bd8c00 .functor AND 1, L_0x1bd8b90, v0x1bd59d0_0, C4<1>, C4<1>;
L_0x1bd8b20 .functor OR 1, L_0x1bd8a10, L_0x1bd8c00, C4<0>, C4<0>;
v0x1ba2280_0 .net *"_ivl_0", 0 0, L_0x1b95e70;  1 drivers
v0x1ba2320_0 .net *"_ivl_10", 0 0, L_0x1bd8540;  1 drivers
v0x1b95ee0_0 .net *"_ivl_12", 0 0, L_0x1bd85f0;  1 drivers
v0x1bd41b0_0 .net *"_ivl_14", 0 0, L_0x1bd86b0;  1 drivers
v0x1bd4290_0 .net *"_ivl_16", 0 0, L_0x1bd8810;  1 drivers
v0x1bd43c0_0 .net *"_ivl_18", 0 0, L_0x1bd8880;  1 drivers
v0x1bd44a0_0 .net *"_ivl_2", 0 0, L_0x1baa0e0;  1 drivers
v0x1bd4580_0 .net *"_ivl_20", 0 0, L_0x1bd89a0;  1 drivers
v0x1bd4660_0 .net *"_ivl_22", 0 0, L_0x1bd8a10;  1 drivers
v0x1bd47d0_0 .net *"_ivl_24", 0 0, L_0x1bd8b90;  1 drivers
v0x1bd48b0_0 .net *"_ivl_26", 0 0, L_0x1bd8c00;  1 drivers
v0x1bd4990_0 .net *"_ivl_4", 0 0, L_0x1ba2080;  1 drivers
v0x1bd4a70_0 .net *"_ivl_6", 0 0, L_0x1bd8400;  1 drivers
v0x1bd4b50_0 .net *"_ivl_8", 0 0, L_0x1bd84d0;  1 drivers
v0x1bd4c30_0 .net "f", 0 0, L_0x1bd8b20;  alias, 1 drivers
v0x1bd4cf0_0 .net "x1", 0 0, v0x1bd59d0_0;  alias, 1 drivers
v0x1bd4db0_0 .net "x2", 0 0, v0x1bd5a70_0;  alias, 1 drivers
v0x1bd4e70_0 .net "x3", 0 0, v0x1bd5b60_0;  alias, 1 drivers
S_0x1bd4fb0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1ba9830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1bd5790_0 .net "clk", 0 0, v0x1bd7900_0;  1 drivers
v0x1bd5850_0 .var "wavedrom_enable", 0 0;
v0x1bd5910_0 .var "wavedrom_title", 511 0;
v0x1bd59d0_0 .var "x1", 0 0;
v0x1bd5a70_0 .var "x2", 0 0;
v0x1bd5b60_0 .var "x3", 0 0;
E_0x1ba4540/0 .event negedge, v0x1bd5790_0;
E_0x1ba4540/1 .event posedge, v0x1bd5790_0;
E_0x1ba4540 .event/or E_0x1ba4540/0, E_0x1ba4540/1;
E_0x1ba42d0 .event negedge, v0x1bd5790_0;
E_0x1b8f9f0 .event posedge, v0x1bd5790_0;
S_0x1bd5290 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1bd4fb0;
 .timescale -12 -12;
v0x1bd5490_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bd5590 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1bd4fb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bd5c60 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1ba9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1bd8e30 .functor NOT 1, v0x1bd5a70_0, C4<0>, C4<0>, C4<0>;
L_0x1bd8fb0 .functor AND 1, v0x1bd5b60_0, L_0x1bd8e30, C4<1>, C4<1>;
L_0x1bd91a0 .functor NOT 1, v0x1bd59d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd9320 .functor AND 1, L_0x1bd8fb0, L_0x1bd91a0, C4<1>, C4<1>;
L_0x1bd9460 .functor NOT 1, v0x1bd5b60_0, C4<0>, C4<0>, C4<0>;
L_0x1bd94d0 .functor AND 1, L_0x1bd9460, v0x1bd5a70_0, C4<1>, C4<1>;
L_0x1bd95d0 .functor AND 1, L_0x1bd94d0, v0x1bd59d0_0, C4<1>, C4<1>;
L_0x1bd9690 .functor OR 1, L_0x1bd9320, L_0x1bd95d0, C4<0>, C4<0>;
L_0x1bd97f0 .functor NOT 1, v0x1bd5b60_0, C4<0>, C4<0>, C4<0>;
L_0x1bd9860 .functor AND 1, L_0x1bd97f0, v0x1bd5a70_0, C4<1>, C4<1>;
L_0x1bd9980 .functor NOT 1, v0x1bd59d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd99f0 .functor AND 1, L_0x1bd9860, L_0x1bd9980, C4<1>, C4<1>;
L_0x1bd9b20 .functor OR 1, L_0x1bd9690, L_0x1bd99f0, C4<0>, C4<0>;
L_0x1bd9c30 .functor AND 1, v0x1bd5b60_0, v0x1bd5a70_0, C4<1>, C4<1>;
L_0x1bd9ab0 .functor AND 1, L_0x1bd9c30, v0x1bd59d0_0, C4<1>, C4<1>;
L_0x1bd9d70 .functor OR 1, L_0x1bd9b20, L_0x1bd9ab0, C4<0>, C4<0>;
v0x1bd5e70_0 .net *"_ivl_0", 0 0, L_0x1bd8e30;  1 drivers
v0x1bd5f50_0 .net *"_ivl_10", 0 0, L_0x1bd94d0;  1 drivers
v0x1bd6030_0 .net *"_ivl_12", 0 0, L_0x1bd95d0;  1 drivers
v0x1bd6120_0 .net *"_ivl_14", 0 0, L_0x1bd9690;  1 drivers
v0x1bd6200_0 .net *"_ivl_16", 0 0, L_0x1bd97f0;  1 drivers
v0x1bd6330_0 .net *"_ivl_18", 0 0, L_0x1bd9860;  1 drivers
v0x1bd6410_0 .net *"_ivl_2", 0 0, L_0x1bd8fb0;  1 drivers
v0x1bd64f0_0 .net *"_ivl_20", 0 0, L_0x1bd9980;  1 drivers
v0x1bd65d0_0 .net *"_ivl_22", 0 0, L_0x1bd99f0;  1 drivers
v0x1bd6740_0 .net *"_ivl_24", 0 0, L_0x1bd9b20;  1 drivers
v0x1bd6820_0 .net *"_ivl_26", 0 0, L_0x1bd9c30;  1 drivers
v0x1bd6900_0 .net *"_ivl_28", 0 0, L_0x1bd9ab0;  1 drivers
v0x1bd69e0_0 .net *"_ivl_4", 0 0, L_0x1bd91a0;  1 drivers
v0x1bd6ac0_0 .net *"_ivl_6", 0 0, L_0x1bd9320;  1 drivers
v0x1bd6ba0_0 .net *"_ivl_8", 0 0, L_0x1bd9460;  1 drivers
v0x1bd6c80_0 .net "f", 0 0, L_0x1bd9d70;  alias, 1 drivers
v0x1bd6d40_0 .net "x1", 0 0, v0x1bd59d0_0;  alias, 1 drivers
v0x1bd6ef0_0 .net "x2", 0 0, v0x1bd5a70_0;  alias, 1 drivers
v0x1bd6fe0_0 .net "x3", 0 0, v0x1bd5b60_0;  alias, 1 drivers
S_0x1bd7150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1ba9830;
 .timescale -12 -12;
E_0x1ba4790 .event anyedge, v0x1bd7b80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bd7b80_0;
    %nor/r;
    %assign/vec4 v0x1bd7b80_0, 0;
    %wait E_0x1ba4790;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bd4fb0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bd59d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd5a70_0, 0;
    %assign/vec4 v0x1bd5b60_0, 0;
    %wait E_0x1ba42d0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b8f9f0;
    %load/vec4 v0x1bd5b60_0;
    %load/vec4 v0x1bd5a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bd59d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bd59d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd5a70_0, 0;
    %assign/vec4 v0x1bd5b60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ba42d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bd5590;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ba4540;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1bd59d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bd5a70_0, 0;
    %assign/vec4 v0x1bd5b60_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ba9830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd7900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd7b80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ba9830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bd7900_0;
    %inv;
    %store/vec4 v0x1bd7900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ba9830;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bd5790_0, v0x1bd7ce0_0, v0x1bd8160_0, v0x1bd7fb0_0, v0x1bd7f10_0, v0x1bd7a40_0, v0x1bd79a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ba9830;
T_7 ;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ba9830;
T_8 ;
    %wait E_0x1ba4540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd7ae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd7ae0_0, 4, 32;
    %load/vec4 v0x1bd7c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd7ae0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd7ae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd7ae0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bd7a40_0;
    %load/vec4 v0x1bd7a40_0;
    %load/vec4 v0x1bd79a0_0;
    %xor;
    %load/vec4 v0x1bd7a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd7ae0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bd7ae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd7ae0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/truthtable1/iter4/response1/top_module.sv";
