<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Cache</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('KERNEL_DPL_CACHE_PAGE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">Cache </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md356">Features Supported</a></li>
<li class="level1"><a href="#autotoc_md357">Features NOT Supported</a></li>
<li class="level1"><a href="#autotoc_md358">Important Usage Guidelines</a></li>
<li class="level1"><a href="#autotoc_md359">Example Usage</a></li>
<li class="level1"><a href="#autotoc_md360">API</a></li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_components_kernel_dpl_CacheP"></a></p>
<h1><a class="anchor" id="autotoc_md356"></a>
Features Supported</h1>
<ul>
<li>APIs to perform below cache operations<ul>
<li>region based writeback</li>
<li>region based invalidate</li>
<li>region based writeback invalidate</li>
<li>enable and disable APIs for I cache and D cache</li>
<li>full cache writeback, write invalidte</li>
</ul>
</li>
<li>CPUs supported,<ul>
<li>R5F, A53</li>
<li>M4F, blank implementation since no cache on M4F</li>
</ul>
</li>
</ul>
<h1><a class="anchor" id="autotoc_md357"></a>
Features NOT Supported</h1>
<p>NA</p>
<h1><a class="anchor" id="autotoc_md358"></a>
Important Usage Guidelines</h1>
<ul>
<li>The region based cache APIs, <a class="el" href="group__KERNEL__DPL__CACHE.html#ga53f4efb4e3538bc517f14d5a8e60bcec">CacheP_wb</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#ga00eda537bc092a20584dcc7a3ed0d8e0">CacheP_wbInv</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#ga894fcf969b6afb5f30e25861d39c9219">CacheP_inv</a>, operate on a CPU cache line, hence its strongly recommended to make sure 'addr' is cache line aliged and 'size` is a multiple of cache line size<ul>
<li>Start address is calculated as follows, start_addr = floor(addr, CPU_CACHE_LINE)</li>
<li>End address is calculated as follows, end_addr = ceil(addr + size, CPU_CACHE_LINE)</li>
<li>No error is returned, for unaligned addr and size</li>
</ul>
</li>
<li>On R5F,<ul>
<li>Valid values for <a class="el" href="group__KERNEL__DPL__CACHE.html#gab8295dda8ae672ab4e314e51292de1fb">CacheP_Type</a> for <a class="el" href="group__KERNEL__DPL__CACHE.html#gaca2cab801bb5e7b72e1605367ad71808">CacheP_enable</a> and <a class="el" href="group__KERNEL__DPL__CACHE.html#gaaaf9860720bfea8c3fa0e795b5e12a24">CacheP_disable</a> are <a class="el" href="group__KERNEL__DPL__CACHE.html#ggab8295dda8ae672ab4e314e51292de1fba6e33d3194c241379c8881234003f9c38">CacheP_TYPE_L1D</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#ggab8295dda8ae672ab4e314e51292de1fbacff33d915df9fe6ce9cb3a35cf1cf375">CacheP_TYPE_L1P</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#ggab8295dda8ae672ab4e314e51292de1fbadbcd63274b569051fa80b3526ef04ae7">CacheP_TYPE_ALL</a></li>
<li>Valid values for <a class="el" href="group__KERNEL__DPL__CACHE.html#gab8295dda8ae672ab4e314e51292de1fb">CacheP_Type</a> for <a class="el" href="group__KERNEL__DPL__CACHE.html#ga53f4efb4e3538bc517f14d5a8e60bcec">CacheP_wb</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#ga00eda537bc092a20584dcc7a3ed0d8e0">CacheP_wbInv</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#ga894fcf969b6afb5f30e25861d39c9219">CacheP_inv</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#ga82c20f8d65f9efcaeaaf2820b37b6deb">CacheP_wbAll</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#gac2988287002f3f9249876193378356e1">CacheP_wbInvAll</a> are <a class="el" href="group__KERNEL__DPL__CACHE.html#ggab8295dda8ae672ab4e314e51292de1fba6e33d3194c241379c8881234003f9c38">CacheP_TYPE_L1D</a>, <a class="el" href="group__KERNEL__DPL__CACHE.html#ggab8295dda8ae672ab4e314e51292de1fbadbcd63274b569051fa80b3526ef04ae7">CacheP_TYPE_ALL</a></li>
</ul>
</li>
<li>CPU cache lines sizes for reference<ul>
<li>R5F: 64B</li>
<li>A53: 32B</li>
</ul>
</li>
<li>On R5F, It is recommended to enable both program and data cache in R5F in all applications. In R5F for cache to be enabled MPU needs to be enabled.</li>
<li>On M4F, the CPU does not support cache so these APIs when used with M4F, will be blank and will have no effect</li>
</ul>
<h1><a class="anchor" id="autotoc_md359"></a>
Example Usage</h1>
<p>Include the below file to access the APIs, </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="CacheP_8h.html">kernel/dpl/CacheP.h</a>&gt;</span></div>
</div><!-- fragment --><p> Example usage for cache write back invalidate, </p><div class="fragment"><div class="line">    <span class="keywordtype">char</span> buf[1024];</div>
<div class="line"> </div>
<div class="line">    <span class="keywordtype">void</span> * <a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a> = buf;</div>
<div class="line">    uint32_t <a class="code" href="tisci__boardcfg_8h.html#aaba88b24a21a6c70c895c0d55f4a69a0">size</a> = <span class="keyword">sizeof</span>(buf);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// addr = cache line aligned buffer address</span></div>
<div class="line">    <span class="comment">// size = multiple of cache line aligned size in bytes</span></div>
<div class="line">    <span class="comment">// flush contents of cache to memory so that a DMA or HW peripheral can see the data</span></div>
<div class="line">    <a class="code" href="group__KERNEL__DPL__CACHE.html#ga00eda537bc092a20584dcc7a3ed0d8e0">CacheP_wbInv</a>(<a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, <a class="code" href="tisci__boardcfg_8h.html#aaba88b24a21a6c70c895c0d55f4a69a0">size</a>, <a class="code" href="group__KERNEL__DPL__CACHE.html#ggab8295dda8ae672ab4e314e51292de1fbadbcd63274b569051fa80b3526ef04ae7">CacheP_TYPE_ALL</a>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">// send data to DMA or HW peripheral</span></div>
</div><!-- fragment --><p> Example usage for cache invalidate, </p><div class="fragment"><div class="line">    <span class="comment">// ...</span></div>
<div class="line">    <span class="comment">// recieve data from DMA or HW peripheral</span></div>
<div class="line">    <span class="comment">// addr = cache line aligned buffer address</span></div>
<div class="line">    <span class="comment">// size = multiple of cache line aligned size in bytes</span></div>
<div class="line">    <span class="comment">// invalidate contents of cache so that a CPU can see the data written by DMA or HW peripheral</span></div>
<div class="line"> </div>
<div class="line">    <a class="code" href="group__KERNEL__DPL__CACHE.html#ga894fcf969b6afb5f30e25861d39c9219">CacheP_inv</a>(<a class="code" href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, <a class="code" href="tisci__boardcfg_8h.html#aaba88b24a21a6c70c895c0d55f4a69a0">size</a>, <a class="code" href="group__KERNEL__DPL__CACHE.html#ggab8295dda8ae672ab4e314e51292de1fbadbcd63274b569051fa80b3526ef04ae7">CacheP_TYPE_ALL</a>);</div>
</div><!-- fragment --> <h1><a class="anchor" id="autotoc_md360"></a>
API</h1>
<p><a class="el" href="group__KERNEL__DPL__CACHE.html">APIs for Cache</a>, </p>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<div class="ttc" id="atisci__boardcfg_8h_html_aaba88b24a21a6c70c895c0d55f4a69a0"><div class="ttname"><a href="tisci__boardcfg_8h.html#aaba88b24a21a6c70c895c0d55f4a69a0">size</a></div><div class="ttdeci">uint16_t size</div><div class="ttdef"><b>Definition:</b> tisci_boardcfg.h:1</div></div>
<div class="ttc" id="acsl__udmap__tr_8h_html_a0e89cf6b9f6cd3125470b1bed2b823df"><div class="ttname"><a href="csl__udmap__tr_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a></div><div class="ttdeci">uint64_t addr</div><div class="ttdef"><b>Definition:</b> csl_udmap_tr.h:3</div></div>
<div class="ttc" id="aCacheP_8h_html"><div class="ttname"><a href="CacheP_8h.html">CacheP.h</a></div></div>
<div class="ttc" id="agroup__KERNEL__DPL__CACHE_html_ga00eda537bc092a20584dcc7a3ed0d8e0"><div class="ttname"><a href="group__KERNEL__DPL__CACHE.html#ga00eda537bc092a20584dcc7a3ed0d8e0">CacheP_wbInv</a></div><div class="ttdeci">void CacheP_wbInv(void *addr, uint32_t size, uint32_t type)</div><div class="ttdoc">Cache writeback and invalidate for a specified region.</div></div>
<div class="ttc" id="agroup__KERNEL__DPL__CACHE_html_ga894fcf969b6afb5f30e25861d39c9219"><div class="ttname"><a href="group__KERNEL__DPL__CACHE.html#ga894fcf969b6afb5f30e25861d39c9219">CacheP_inv</a></div><div class="ttdeci">void CacheP_inv(void *addr, uint32_t size, uint32_t type)</div><div class="ttdoc">Cache invalidate for a specified region.</div></div>
<div class="ttc" id="agroup__KERNEL__DPL__CACHE_html_ggab8295dda8ae672ab4e314e51292de1fbadbcd63274b569051fa80b3526ef04ae7"><div class="ttname"><a href="group__KERNEL__DPL__CACHE.html#ggab8295dda8ae672ab4e314e51292de1fbadbcd63274b569051fa80b3526ef04ae7">CacheP_TYPE_ALL</a></div><div class="ttdeci">@ CacheP_TYPE_ALL</div><div class="ttdef"><b>Definition:</b> CacheP.h:74</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
