#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jul 29 13:26:12 2018
# Process ID: 7256
# Current directory: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1
# Command line: vivado.exe -log Uart_ETH_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_wrapper.tcl
# Log file: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/Uart_ETH_wrapper.vds
# Journal file: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Uart_ETH_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ETH2SER/IPs_XCZ020/VHDL_IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ETH2SER/IPs_XCZ020/HLS_IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_gpio_LED_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_gpio_SW_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_smartconnect_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_clk_wiz_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_clk_wiz_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_rst_ps7_0_100M_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_rst_ps7_0_100M_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_1_14' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_1_14/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_10_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_0_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_11' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_11/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_12' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_12/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_13' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_13/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_15' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_15/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_14' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_14/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_Rx1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_Rx2_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_0_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_1_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Tick_Timer_General_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Tick_Timer_General_0_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_xlconstant_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_18' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_18/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_19' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_19/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_20' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_20/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_21' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_21/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_22' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_22/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_23' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_23/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_24' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_24/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_25' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_25/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_26' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_26/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_27' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_27/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_28' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_28/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_29' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_29/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_30' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_30/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_11_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_11_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_30_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_30_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_37' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_37/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Without_Baud_1_17' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Without_Baud_1_17/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_14_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_14_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Without_Baud_14_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Without_Baud_14_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_36' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_36/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_38' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_38/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_42' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_42/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_41' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_41/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_8/stats.txt'. Please regenerate to continue.
INFO: [Common 17-14] Message 'IP_Flow 19-3664' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Uart_ETH.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Uart_ETH_DataMuxOut4Bit_1_4
Uart_ETH_DataMuxOut4Bit_10_0
Uart_ETH_DataMuxOut4Bit_0_3
Uart_ETH_DataMuxOut4Bit_1_2
Uart_ETH_DataMuxOut4Bit_1_0
Uart_ETH_DataMuxOut4Bit_1_1
Uart_ETH_DataMuxOut4Bit_1_3
Uart_ETH_Register_8_Input_0_0
Uart_ETH_DataMuxOut4Bit_1_5
Uart_ETH_Register_8_Input_1_0
Uart_ETH_DataMuxOut4Bit_1_6
Uart_ETH_DataMuxOut4Bit_1_7
Uart_ETH_DataMuxOut4Bit_1_8
Uart_ETH_DataMuxOut4Bit_1_9
Uart_ETH_DataMuxOut4Bit_1_10
Uart_ETH_DataMuxOut4Bit_1_11
Uart_ETH_DataMuxOut4Bit_1_12
Uart_ETH_DataMuxOut4Bit_1_13
Uart_ETH_LED_Tester_0_0
Uart_ETH_Register_8_Input_Rx1_0
Uart_ETH_Register_8_Input_Rx2_0
Uart_ETH_Tick_Timer_General_0_0
Uart_ETH_Tick_Timer_General_0_1
Uart_ETH_UART_RX_Without_Baud_1_17
Uart_ETH_UART_TX_Without_Baud_14_0
Uart_ETH_UART_RX_Without_Baud_1_0
Uart_ETH_UART_TX_Without_Baud_14_1

add_files: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 406.219 ; gain = 142.773
Command: synth_design -top Uart_ETH_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 496.836 ; gain = 76.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_wrapper' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH_wrapper.vhd:94]
INFO: [Synth 8-3491] module 'Uart_ETH' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:11749' bound to instance 'Uart_ETH_i' of component 'Uart_ETH' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH_wrapper.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:11833]
INFO: [Synth 8-638] synthesizing module 'Axi_GPIOs_imp_DN521S' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:57]
INFO: [Synth 8-3491] module 'Uart_ETH_axi_gpio_LED_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_axi_gpio_LED_0_stub.vhdl:5' bound to instance 'axi_gpio_LED' of component 'Uart_ETH_axi_gpio_LED_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_axi_gpio_LED_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_axi_gpio_LED_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Uart_ETH_axi_gpio_SW_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_axi_gpio_SW_0_stub.vhdl:5' bound to instance 'axi_gpio_SW' of component 'Uart_ETH_axi_gpio_SW_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_axi_gpio_SW_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_axi_gpio_SW_0_stub.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'Axi_GPIOs_imp_DN521S' (1#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Clock_Managment_imp_1H19J3C' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1105]
INFO: [Synth 8-3491] module 'Uart_ETH_clk_wiz_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'Uart_ETH_clk_wiz_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_clk_wiz_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Uart_ETH_clk_wiz_1_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'Uart_ETH_clk_wiz_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1199]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_clk_wiz_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Uart_ETH_rst_ps7_0_100M_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_rst_ps7_0_100M_1_stub.vhdl:5' bound to instance 'rst_ps7_0_18M' of component 'Uart_ETH_rst_ps7_0_100M_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1206]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_rst_ps7_0_100M_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_rst_ps7_0_100M_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Uart_ETH_rst_ps7_0_100M_2' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_rst_ps7_0_100M_2_stub.vhdl:5' bound to instance 'rst_ps7_0_92M' of component 'Uart_ETH_rst_ps7_0_100M_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1219]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_rst_ps7_0_100M_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_rst_ps7_0_100M_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'Uart_ETH_util_vector_logic_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1232]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_2' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_2_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'Uart_ETH_util_vector_logic_0_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1237]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_2_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Clock_Managment_imp_1H19J3C' (2#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1105]
INFO: [Synth 8-3491] module 'Uart_ETH_IO_In_Out_Switcher_0_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_IO_In_Out_Switcher_0_1_stub.vhdl:5' bound to instance 'IO_In_Out_Switcher_0' of component 'Uart_ETH_IO_In_Out_Switcher_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:12393]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_IO_In_Out_Switcher_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_IO_In_Out_Switcher_0_1_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'LCD_Pins_imp_CKCKFN' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1261]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_KeyPad_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_KeyPad_0_stub.vhdl:5' bound to instance 'xlslice_LCD' of component 'Uart_ETH_xlslice_KeyPad_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_KeyPad_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_KeyPad_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_LCD1_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD1_1_stub.vhdl:5' bound to instance 'xlslice_LCDCS2' of component 'Uart_ETH_xlslice_LCD1_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_LCD1_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD1_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_LCD_RW_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_RW_0_stub.vhdl:5' bound to instance 'xlslice_LCD_Backlight' of component 'Uart_ETH_xlslice_LCD_RW_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1346]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_LCD_RW_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_RW_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_LCD1_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD1_0_stub.vhdl:5' bound to instance 'xlslice_LCD_CS1' of component 'Uart_ETH_xlslice_LCD1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_LCD1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_LCD_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_0_stub.vhdl:5' bound to instance 'xlslice_LCD_DATA' of component 'Uart_ETH_xlslice_LCD_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_LCD_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_LCD_RS_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_RS_1_stub.vhdl:5' bound to instance 'xlslice_LCD_EN' of component 'Uart_ETH_xlslice_LCD_RS_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1361]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_LCD_RS_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_RS_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_LCD1_2' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD1_2_stub.vhdl:5' bound to instance 'xlslice_LCD_RS' of component 'Uart_ETH_xlslice_LCD1_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1366]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_LCD1_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD1_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_LCD_RS_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_RS_0_stub.vhdl:5' bound to instance 'xlslice_LCD_RST' of component 'Uart_ETH_xlslice_LCD_RS_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1371]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_LCD_RS_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_RS_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_LCD_RS_2' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_RS_2_stub.vhdl:5' bound to instance 'xlslice_LCD_RW' of component 'Uart_ETH_xlslice_LCD_RS_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1376]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_LCD_RS_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_LCD_RS_2_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'LCD_Pins_imp_CKCKFN' (3#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1261]
INFO: [Synth 8-638] synthesizing module 'LED_Panel_diagram_imp_WMR1J3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7426]
INFO: [Synth 8-638] synthesizing module 'LED_Panel_imp_K9KDOI' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1428]
INFO: [Synth 8-3491] module 'Uart_ETH_LED_Sample_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Sample_0_0_stub.vhdl:5' bound to instance 'LED_Sample_0' of component 'Uart_ETH_LED_Sample_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1826]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_LED_Sample_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Sample_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_LED_Sample_0_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Sample_0_1_stub.vhdl:5' bound to instance 'LED_Sample_1' of component 'Uart_ETH_LED_Sample_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1848]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_LED_Sample_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Sample_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_LED_Sample_1_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Sample_1_1_stub.vhdl:5' bound to instance 'LED_Sample_2' of component 'Uart_ETH_LED_Sample_1_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1870]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_LED_Sample_1_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Sample_1_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_LED_Sample_1_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Sample_1_0_stub.vhdl:5' bound to instance 'LED_Sample_3' of component 'Uart_ETH_LED_Sample_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1892]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_LED_Sample_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Sample_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_LED_Tester_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Tester_0_0_stub.vhdl:5' bound to instance 'LED_Tester_0' of component 'Uart_ETH_LED_Tester_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1914]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_LED_Tester_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_LED_Tester_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Uart_ETH_PISO_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_PISO_0_0_stub.vhdl:5' bound to instance 'PISO_0' of component 'Uart_ETH_PISO_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1920]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_PISO_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_PISO_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Uart_ETH_Register_8_Input_1_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Register_8_Input_1_0_stub.vhdl:5' bound to instance 'Register_8_Input_Rx1' of component 'Uart_ETH_Register_8_Input_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_Register_8_Input_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Register_8_Input_1_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'Uart_ETH_Register_8_Input_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Register_8_Input_0_0_stub.vhdl:5' bound to instance 'Register_8_Input_Rx2' of component 'Uart_ETH_Register_8_Input_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1953]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_Register_8_Input_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Register_8_Input_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'Uart_ETH_Register_8_Input_Rx1_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Register_8_Input_Rx1_0_stub.vhdl:5' bound to instance 'Register_8_Input_Tx1' of component 'Uart_ETH_Register_8_Input_Rx1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1974]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_Register_8_Input_Rx1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Register_8_Input_Rx1_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'Uart_ETH_Register_8_Input_Rx2_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Register_8_Input_Rx2_0_stub.vhdl:5' bound to instance 'Register_8_Input_Tx2' of component 'Uart_ETH_Register_8_Input_Rx2_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1995]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_Register_8_Input_Rx2_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Register_8_Input_Rx2_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'Uart_ETH_Tick_Timer_General_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Tick_Timer_General_0_0_stub.vhdl:5' bound to instance 'Tick_Timer_General_0' of component 'Uart_ETH_Tick_Timer_General_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2016]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_Tick_Timer_General_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Tick_Timer_General_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_14' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_14_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'Uart_ETH_util_vector_logic_0_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2023]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_14_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlconcat_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'Uart_ETH_xlconcat_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2028]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlconcat_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlconcat_0_0_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'LED_Panel_imp_K9KDOI' (4#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1428]
INFO: [Synth 8-638] synthesizing module 'Not_Block_imp_M86N90' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2138]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_19' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_19_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'Uart_ETH_util_vector_logic_0_19' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2460]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_19' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_19_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_20' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_20_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'Uart_ETH_util_vector_logic_0_20' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2465]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_20' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_20_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_29' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_29_stub.vhdl:5' bound to instance 'util_vector_logic_10' of component 'Uart_ETH_util_vector_logic_0_29' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2470]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_29' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_29_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_30' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_30_stub.vhdl:5' bound to instance 'util_vector_logic_11' of component 'Uart_ETH_util_vector_logic_0_30' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2475]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_30' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_30_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_11_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_11_0_stub.vhdl:5' bound to instance 'util_vector_logic_12' of component 'Uart_ETH_util_vector_logic_11_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2480]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_11_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_11_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_11_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_11_1_stub.vhdl:5' bound to instance 'util_vector_logic_13' of component 'Uart_ETH_util_vector_logic_11_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2485]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_11_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_11_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_12_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_0_stub.vhdl:5' bound to instance 'util_vector_logic_14' of component 'Uart_ETH_util_vector_logic_12_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2490]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_12_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_12_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_1_stub.vhdl:5' bound to instance 'util_vector_logic_15' of component 'Uart_ETH_util_vector_logic_12_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2495]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_12_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_12_2' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_2_stub.vhdl:5' bound to instance 'util_vector_logic_16' of component 'Uart_ETH_util_vector_logic_12_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2500]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_12_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_12_3' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_3_stub.vhdl:5' bound to instance 'util_vector_logic_17' of component 'Uart_ETH_util_vector_logic_12_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2505]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_12_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_3_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_12_4' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_4_stub.vhdl:5' bound to instance 'util_vector_logic_18' of component 'Uart_ETH_util_vector_logic_12_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2510]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_12_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_12_5' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_5_stub.vhdl:5' bound to instance 'util_vector_logic_19' of component 'Uart_ETH_util_vector_logic_12_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2515]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_12_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_21' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_21_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'Uart_ETH_util_vector_logic_0_21' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2520]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_21' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_21_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_12_6' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_6_stub.vhdl:5' bound to instance 'util_vector_logic_20' of component 'Uart_ETH_util_vector_logic_12_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2525]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_12_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_6_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_12_7' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_7_stub.vhdl:5' bound to instance 'util_vector_logic_21' of component 'Uart_ETH_util_vector_logic_12_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2530]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_12_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_12_7_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_0_stub.vhdl:5' bound to instance 'util_vector_logic_22' of component 'Uart_ETH_util_vector_logic_21_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_1_stub.vhdl:5' bound to instance 'util_vector_logic_23' of component 'Uart_ETH_util_vector_logic_21_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2540]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_2' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_2_stub.vhdl:5' bound to instance 'util_vector_logic_24' of component 'Uart_ETH_util_vector_logic_21_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_3' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_3_stub.vhdl:5' bound to instance 'util_vector_logic_25' of component 'Uart_ETH_util_vector_logic_21_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2550]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_3_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_4' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_4_stub.vhdl:5' bound to instance 'util_vector_logic_26' of component 'Uart_ETH_util_vector_logic_21_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2555]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_5' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_5_stub.vhdl:5' bound to instance 'util_vector_logic_27' of component 'Uart_ETH_util_vector_logic_21_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2560]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_6' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_6_stub.vhdl:5' bound to instance 'util_vector_logic_28' of component 'Uart_ETH_util_vector_logic_21_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2565]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_6_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_7' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_7_stub.vhdl:5' bound to instance 'util_vector_logic_29' of component 'Uart_ETH_util_vector_logic_21_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2570]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_7_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_22' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_22_stub.vhdl:5' bound to instance 'util_vector_logic_3' of component 'Uart_ETH_util_vector_logic_0_22' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2575]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_22' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_22_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_21_8' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_8_stub.vhdl:5' bound to instance 'util_vector_logic_30' of component 'Uart_ETH_util_vector_logic_21_8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2580]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_21_8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_21_8_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_30_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_30_0_stub.vhdl:5' bound to instance 'util_vector_logic_31' of component 'Uart_ETH_util_vector_logic_30_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2585]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_30_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_30_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_23' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_23_stub.vhdl:5' bound to instance 'util_vector_logic_4' of component 'Uart_ETH_util_vector_logic_0_23' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2590]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_23' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_23_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_24' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_24_stub.vhdl:5' bound to instance 'util_vector_logic_5' of component 'Uart_ETH_util_vector_logic_0_24' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2595]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_24' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_24_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_25' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_25_stub.vhdl:5' bound to instance 'util_vector_logic_6' of component 'Uart_ETH_util_vector_logic_0_25' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2600]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_25' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_25_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_26' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_26_stub.vhdl:5' bound to instance 'util_vector_logic_7' of component 'Uart_ETH_util_vector_logic_0_26' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2605]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_26' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_26_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_27' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_27_stub.vhdl:5' bound to instance 'util_vector_logic_8' of component 'Uart_ETH_util_vector_logic_0_27' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2610]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_27' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_27_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_28' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_28_stub.vhdl:5' bound to instance 'util_vector_logic_9' of component 'Uart_ETH_util_vector_logic_0_28' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2615]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_28' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_28_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Not_Block_imp_M86N90' (5#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2138]
INFO: [Synth 8-256] done synthesizing module 'LED_Panel_diagram_imp_WMR1J3' (6#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7426]
INFO: [Synth 8-3491] module 'Uart_ETH_xlslice_KeyPad_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_KeyPad_1_stub.vhdl:5' bound to instance 'Master_Slave_Pin_Selector' of component 'Uart_ETH_xlslice_KeyPad_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:12453]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_KeyPad_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_KeyPad_1_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'Timer_Interrupt_imp_1B1Z1ZQ' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2636]
INFO: [Synth 8-3491] module 'Uart_ETH_Counter_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Counter_0_0_stub.vhdl:5' bound to instance 'Counter_0' of component 'Uart_ETH_Counter_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2683]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_Counter_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Counter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Uart_ETH_Tick_Timer_General_0_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Tick_Timer_General_0_1_stub.vhdl:5' bound to instance 'Tick_Timer_General_KeyPad' of component 'Uart_ETH_Tick_Timer_General_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2694]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_Tick_Timer_General_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Tick_Timer_General_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_18' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_18_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'Uart_ETH_util_vector_logic_0_18' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2701]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_18' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_18_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Uart_ETH_xlconstant_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'Uart_ETH_xlconstant_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2706]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlconstant_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'Timer_Interrupt_imp_1B1Z1ZQ' (7#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2636]
INFO: [Synth 8-3491] module 'Uart_ETH_UART_Config_Register_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_Config_Register_0_0_stub.vhdl:5' bound to instance 'UART_Config_Register_0' of component 'Uart_ETH_UART_Config_Register_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:12467]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_Config_Register_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_Config_Register_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'Uart_Blocks_imp_8DRTJ2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:10327]
INFO: [Synth 8-3491] module 'Uart_ETH_AllDataMover_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_AllDataMover_0_0_stub.vhdl:5' bound to instance 'AllDataMover_0' of component 'Uart_ETH_AllDataMover_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:11073]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_AllDataMover_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_AllDataMover_0_0_stub.vhdl:103]
INFO: [Synth 8-3491] module 'Uart_ETH_All_Data_Sender_0_4' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_All_Data_Sender_0_4_stub.vhdl:5' bound to instance 'All_Data_Sender_0' of component 'Uart_ETH_All_Data_Sender_0_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:11168]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_All_Data_Sender_0_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_All_Data_Sender_0_4_stub.vhdl:119]
INFO: [Synth 8-638] synthesizing module 'Buadrate_Generator_imp_12UOSS2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7039]
INFO: [Synth 8-638] synthesizing module 'Baudrate_Rx_imp_CXL81J' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:281]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_10_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_10_0_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_0' of component 'Uart_ETH_DataMuxOut4Bit_10_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:735]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_10_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_10_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_0_3' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_0_3_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_1' of component 'Uart_ETH_DataMuxOut4Bit_0_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:757]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_0_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_0_3_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_8' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_8_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_10' of component 'Uart_ETH_DataMuxOut4Bit_1_8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:779]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_8_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_9' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_9_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_11' of component 'Uart_ETH_DataMuxOut4Bit_1_9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:801]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_9_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_10' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_10_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_12' of component 'Uart_ETH_DataMuxOut4Bit_1_10' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:823]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_10' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_10_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_11' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_11_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_13' of component 'Uart_ETH_DataMuxOut4Bit_1_11' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:845]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_11' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_11_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_12' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_12_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_14' of component 'Uart_ETH_DataMuxOut4Bit_1_12' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:867]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_12' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_12_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_13' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_13_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_15' of component 'Uart_ETH_DataMuxOut4Bit_1_13' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:889]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_13' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_13_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_0_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_2' of component 'Uart_ETH_DataMuxOut4Bit_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:911]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_1' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_1_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_3' of component 'Uart_ETH_DataMuxOut4Bit_1_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:933]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_2' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_2_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_4' of component 'Uart_ETH_DataMuxOut4Bit_1_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:955]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_2_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_3' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_3_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_5' of component 'Uart_ETH_DataMuxOut4Bit_1_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:977]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_3_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_4' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_4_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_6' of component 'Uart_ETH_DataMuxOut4Bit_1_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:999]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_4_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_5' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_5_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_7' of component 'Uart_ETH_DataMuxOut4Bit_1_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1021]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_5_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_6' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_6_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_8' of component 'Uart_ETH_DataMuxOut4Bit_1_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_6_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Uart_ETH_DataMuxOut4Bit_1_7' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_7_stub.vhdl:5' bound to instance 'DataMuxOut4Bit_9' of component 'Uart_ETH_DataMuxOut4Bit_1_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1065]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_DataMuxOut4Bit_1_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_DataMuxOut4Bit_1_7_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'Baudrate_Rx_imp_CXL81J' (8#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:281]
INFO: [Synth 8-3491] module 'Uart_ETH_Extract_UART_Features_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Extract_UART_Features_0_0_stub.vhdl:5' bound to instance 'Extract_UART_Features_0' of component 'Uart_ETH_Extract_UART_Features_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7304]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_Extract_UART_Features_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_Extract_UART_Features_0_0_stub.vhdl:60]
INFO: [Synth 8-3491] module 'Uart_ETH_baudrate_gen_0_0' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_baudrate_gen_0_0_stub.vhdl:5' bound to instance 'baudrate_gen_0' of component 'Uart_ETH_baudrate_gen_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7356]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_baudrate_gen_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_baudrate_gen_0_0_stub.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'Buadrate_Generator_imp_12UOSS2' (9#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7039]
INFO: [Synth 8-638] synthesizing module 'Uart_0_imp_1UT63H7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7665]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_0_imp_V4ZS9X' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2730]
INFO: [Synth 8-3491] module 'Uart_ETH_UART_RX_Extended_0_13' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_13_stub.vhdl:5' bound to instance 'UART_RX_Extended_0' of component 'Uart_ETH_UART_RX_Extended_0_13' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2789]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_13' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_13_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Uart_ETH_fifo_generator_0_14' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_14_stub.vhdl:5' bound to instance 'fifo_generator_0' of component 'Uart_ETH_fifo_generator_0_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2801]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_14_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_46' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_46_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'Uart_ETH_util_vector_logic_0_46' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2813]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_46' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_46_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_0_imp_V4ZS9X' (10#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2730]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_0_imp_1ETIWVE' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4649]
INFO: [Synth 8-3491] module 'Uart_ETH_UART_TX_Extended_0_13' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_13_stub.vhdl:5' bound to instance 'UART_TX_Extended_0' of component 'Uart_ETH_UART_TX_Extended_0_13' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4691]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_13' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_13_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_2_14' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_14_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'Uart_ETH_util_vector_logic_2_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4704]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_14_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_0_imp_1ETIWVE' (11#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4649]
INFO: [Synth 8-256] done synthesizing module 'Uart_0_imp_1UT63H7' (12#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7665]
INFO: [Synth 8-638] synthesizing module 'Uart_1_imp_1SADC2G' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8218]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_1_imp_LGIJK' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3486]
INFO: [Synth 8-3491] module 'Uart_ETH_UART_RX_Extended_0_17' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_17_stub.vhdl:5' bound to instance 'UART_RX_Extended_0' of component 'Uart_ETH_UART_RX_Extended_0_17' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3545]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_17' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_17_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Uart_ETH_fifo_generator_0_32' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_32_stub.vhdl:5' bound to instance 'fifo_generator_0' of component 'Uart_ETH_fifo_generator_0_32' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3557]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_32' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_32_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_0_50' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_50_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'Uart_ETH_util_vector_logic_0_50' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3569]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_50' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_50_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_1_imp_LGIJK' (13#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3486]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_1_imp_HMN3NB' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5202]
INFO: [Synth 8-3491] module 'Uart_ETH_UART_TX_Extended_0_17' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_17_stub.vhdl:5' bound to instance 'UART_TX_Extended_0' of component 'Uart_ETH_UART_TX_Extended_0_17' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5244]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_17' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_17_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Uart_ETH_util_vector_logic_2_18' declared at 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_18_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'Uart_ETH_util_vector_logic_2_18' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5257]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_18' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_18_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_1_imp_HMN3NB' (14#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5202]
INFO: [Synth 8-256] done synthesizing module 'Uart_1_imp_1SADC2G' (15#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8218]
INFO: [Synth 8-638] synthesizing module 'Uart_10_imp_BRLSZB' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7744]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_10_imp_107IGH8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2838]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_9_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_10' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_10_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_42' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_42_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_10_imp_107IGH8' (16#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2838]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_10_imp_13YWWBW' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4728]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_9_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_10' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_10_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_10_imp_13YWWBW' (17#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4728]
INFO: [Synth 8-256] done synthesizing module 'Uart_10_imp_BRLSZB' (18#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7744]
INFO: [Synth 8-638] synthesizing module 'Uart_11_imp_GY2RAS' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7823]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_11_imp_30JUI9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2946]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_11' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_11_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_12' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_12_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_44' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_44_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_11_imp_30JUI9' (19#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:2946]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_11_imp_1422L2N' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4807]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_11' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_11_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_12' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_12_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_11_imp_1422L2N' (20#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4807]
INFO: [Synth 8-256] done synthesizing module 'Uart_11_imp_GY2RAS' (21#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7823]
INFO: [Synth 8-638] synthesizing module 'Uart_12_imp_1A57QP' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7902]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_12_imp_K27WNR' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3054]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_12' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_12_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_13' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_13_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_45' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_45_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_12_imp_K27WNR' (22#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3054]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_12_imp_1451Y96' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4886]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_12' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_12_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_13' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_13_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_12_imp_1451Y96' (23#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4886]
INFO: [Synth 8-256] done synthesizing module 'Uart_12_imp_1A57QP' (24#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7902]
INFO: [Synth 8-638] synthesizing module 'Uart_13_imp_5IQX4I' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7981]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_13_imp_1HJ1QRU' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3162]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_15' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_15_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_30' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_30_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_48' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_48_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_13_imp_1HJ1QRU' (25#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3162]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_13_imp_1482DD5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4965]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_15' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_15_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_16' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_16_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_13_imp_1482DD5' (26#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4965]
INFO: [Synth 8-256] done synthesizing module 'Uart_13_imp_5IQX4I' (27#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:7981]
INFO: [Synth 8-638] synthesizing module 'Uart_14_imp_X5UBCR' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8060]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_14_imp_1KZUSM3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3270]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_16' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_16_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_31' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_31_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_49' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_49_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_14_imp_1KZUSM3' (28#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3270]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_14_imp_14AV34W' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5044]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_16' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_16_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_17' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_17_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_14_imp_14AV34W' (29#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5044]
INFO: [Synth 8-256] done synthesizing module 'Uart_14_imp_X5UBCR' (30#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8060]
INFO: [Synth 8-638] synthesizing module 'Uart_15_imp_QWWBEG' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8139]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_15_imp_JD5M6E' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3378]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_14_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_16' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_16_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_47' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_47_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_15_imp_JD5M6E' (31#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3378]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_15_imp_1494HLV' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5123]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_14_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_15' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_15_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_15_imp_1494HLV' (32#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5123]
INFO: [Synth 8-256] done synthesizing module 'Uart_15_imp_QWWBEG' (33#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8139]
INFO: [Synth 8-638] synthesizing module 'Uart_2_imp_1PNZP25' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8297]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_2_imp_152E227' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3594]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_0_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_15' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_15_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_4_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_2_imp_152E227' (34#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3594]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_2_imp_YPMKGH' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5281]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_1_14' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_1_14_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_2_imp_YPMKGH' (35#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5281]
INFO: [Synth 8-256] done synthesizing module 'Uart_2_imp_1PNZP25' (36#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8297]
INFO: [Synth 8-638] synthesizing module 'Uart_3_imp_1JUF4YM' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8376]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_3_imp_1RUK9UY' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3702]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_4_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_5_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_36' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_36_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_3_imp_1RUK9UY' (37#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3702]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_3_imp_1W6J83W' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5360]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_4' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_4_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_5_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_3_imp_1W6J83W' (38#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5360]
INFO: [Synth 8-256] done synthesizing module 'Uart_3_imp_1JUF4YM' (39#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8376]
INFO: [Synth 8-638] synthesizing module 'Uart_4_imp_1C1II3B' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8455]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_4_imp_RJ30DS' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3810]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_5_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_6_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_38' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_38_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_4_imp_RJ30DS' (40#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3810]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_4_imp_1WVMAN1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5439]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_5_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_6_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_4_imp_1WVMAN1' (41#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5439]
INFO: [Synth 8-256] done synthesizing module 'Uart_4_imp_1C1II3B' (42#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8455]
INFO: [Synth 8-638] synthesizing module 'Uart_5_imp_1FPLCUS' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8534]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_5_imp_4R833P' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3918]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_6_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_7_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_39' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_39_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_5_imp_4R833P' (43#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:3918]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_5_imp_V8UBGG' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5518]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_6' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_6_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_7_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_5_imp_V8UBGG' (44#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5518]
INFO: [Synth 8-256] done synthesizing module 'Uart_5_imp_1FPLCUS' (45#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8534]
INFO: [Synth 8-638] synthesizing module 'Uart_6_imp_10KS3O1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8613]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_6_imp_11GHIUY' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4026]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_7_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_8_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_40' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_40_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_6_imp_11GHIUY' (46#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4026]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_6_imp_DW1V3A' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5597]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_7_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_8_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_6_imp_DW1V3A' (47#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5597]
INFO: [Synth 8-256] done synthesizing module 'Uart_6_imp_10KS3O1' (48#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8613]
INFO: [Synth 8-638] synthesizing module 'Uart_7_imp_158WV6A' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8692]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_7_imp_1W0BYDB' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4134]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_18' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_18_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_33' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_33_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_51' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_51_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_7_imp_1W0BYDB' (49#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4134]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_7_imp_1FSPBWB' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5676]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_18' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_18_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_19' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_19_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_7_imp_1FSPBWB' (50#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5676]
INFO: [Synth 8-256] done synthesizing module 'Uart_7_imp_158WV6A' (51#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8692]
INFO: [Synth 8-638] synthesizing module 'Uart_8_imp_KTU48Z' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8771]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_8_imp_NXBI33' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4242]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_19' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_19_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_34' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_34_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_52' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_52_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_8_imp_NXBI33' (52#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4242]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_8_imp_BDM938' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5755]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_19' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_19_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_20' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_20_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_8_imp_BDM938' (53#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5755]
INFO: [Synth 8-256] done synthesizing module 'Uart_8_imp_KTU48Z' (54#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8771]
INFO: [Synth 8-638] synthesizing module 'Uart_9_imp_PN44E8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8850]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_9_imp_A13H3E' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4350]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Extended_0_8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Extended_0_8_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_9_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_41' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_41_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_9_imp_A13H3E' (55#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4350]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_9_imp_18UKBX5' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5834]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Extended_0_8' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Extended_0_8_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_2_9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_2_9_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_9_imp_18UKBX5' (56#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5834]
INFO: [Synth 8-256] done synthesizing module 'Uart_9_imp_PN44E8' (57#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:8850]
INFO: [Synth 8-638] synthesizing module 'Uart_Master_Slave_imp_1KAH7QD' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:10110]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_Master_Slave_imp_HPD2FO' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Without_Baud_1_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Without_Baud_1_0_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_0_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_1_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_Master_Slave_imp_HPD2FO' (58#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_Master_Slave_imp_1PXX349' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5980]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Without_Baud_14_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Without_Baud_14_1_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_14_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_14_1_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_Master_Slave_imp_1PXX349' (59#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5980]
INFO: [Synth 8-256] done synthesizing module 'Uart_Master_Slave_imp_1KAH7QD' (60#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:10110]
INFO: [Synth 8-638] synthesizing module 'Uart_config_imp_6A12Q7' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:10178]
INFO: [Synth 8-638] synthesizing module 'Uart_Rec_Config_imp_8WAAU9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4455]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Without_Baud_1_17' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_RX_Without_Baud_1_17_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_0_3' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_fifo_generator_0_3_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_0_37' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_0_37_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Rec_Config_imp_8WAAU9' (61#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:4455]
INFO: [Synth 8-638] synthesizing module 'Uart_Send_Config_imp_1GMK389' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5911]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_TX_Without_Baud_14_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_UART_TX_Without_Baud_14_0_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_util_vector_logic_14_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_util_vector_logic_14_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_Send_Config_imp_1GMK389' (62#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:5911]
INFO: [Synth 8-256] done synthesizing module 'Uart_config_imp_6A12Q7' (63#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:10178]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_smartconnect_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_smartconnect_0_0_stub.vhdl:112]
INFO: [Synth 8-256] done synthesizing module 'Uart_Blocks_imp_8DRTJ2' (64#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:10327]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_processing_system7_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_processing_system7_0_1_stub.vhdl:127]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_ps7_0_axi_periph_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:9075]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1DOE5GI' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6080]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1DOE5GI' (65#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6080]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_PMEKLF' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6185]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_PMEKLF' (66#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6185]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1EQN6W1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6292]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1EQN6W1' (67#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6292]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_OUGYTC' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6397]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_OUGYTC' (68#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6397]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1F89BTW' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6504]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1F89BTW' (69#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6504]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_OEF3R9' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6605]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_OEF3R9' (70#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6605]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_KL7LUO' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6729]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_auto_pc_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_KL7LUO' (71#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:6729]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xbar_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_ps7_0_axi_periph_0' (72#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:9075]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlconcat_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlconcat_0_1_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlconstant_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlconstant_0_1_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlconstant_0_2' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlconstant_0_2_stub.vhdl:12]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_0_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_xlslice_0_1' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/realtime/Uart_ETH_xlslice_0_1_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH' (73#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:11833]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_wrapper' (74#1) [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH_wrapper.vhd:94]
WARNING: [Synth 8-3331] design s00_couplers_imp_KL7LUO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_KL7LUO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_OEF3R9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_OEF3R9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_OEF3R9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_OEF3R9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1F89BTW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1F89BTW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1F89BTW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1F89BTW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_OUGYTC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_OUGYTC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_OUGYTC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_OUGYTC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1EQN6W1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1EQN6W1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1EQN6W1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1EQN6W1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PMEKLF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PMEKLF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PMEKLF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PMEKLF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1DOE5GI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1DOE5GI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1DOE5GI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1DOE5GI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[31]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[30]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[29]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[28]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[27]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[26]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[25]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[24]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[23]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[22]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[21]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[20]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[19]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[18]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[17]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[16]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[15]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[14]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[13]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[12]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[11]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[10]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_araddr[9]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[31]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[30]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[29]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[28]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[27]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[26]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[25]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[24]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[23]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[22]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[21]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[20]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[19]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[18]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[17]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[16]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[15]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[14]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[13]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[12]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[11]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[10]
WARNING: [Synth 8-3331] design Uart_Blocks_imp_8DRTJ2 has unconnected port s_axi_AXILiteS16_awaddr[9]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[31]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[30]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[29]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[28]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[27]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[26]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[25]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[24]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[23]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[22]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[21]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[20]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[19]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[18]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[17]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[16]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[15]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[14]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[13]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[12]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[11]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[10]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_araddr[9]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_awaddr[31]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_awaddr[30]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_awaddr[29]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_awaddr[28]
WARNING: [Synth 8-3331] design Axi_GPIOs_imp_DN521S has unconnected port S_AXI2_awaddr[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 552.945 ; gain = 132.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 552.945 ; gain = 132.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc] for cell 'Uart_ETH_i/processing_system7_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc] for cell 'Uart_ETH_i/processing_system7_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp379/Uart_ETH_axi_gpio_LED_0_in_context.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp379/Uart_ETH_axi_gpio_LED_0_in_context.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp381/Uart_ETH_axi_gpio_SW_0_in_context.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp381/Uart_ETH_axi_gpio_SW_0_in_context.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp383/Uart_ETH_xbar_0_in_context.xdc] for cell 'Uart_ETH_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp383/Uart_ETH_xbar_0_in_context.xdc] for cell 'Uart_ETH_i/ps7_0_axi_periph/xbar'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp385/Uart_ETH_AllDataMover_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/AllDataMover_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp385/Uart_ETH_AllDataMover_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/AllDataMover_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp387/Uart_ETH_smartconnect_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp387/Uart_ETH_smartconnect_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp389/Uart_ETH_All_Data_Sender_0_4_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/All_Data_Sender_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp389/Uart_ETH_All_Data_Sender_0_4_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/All_Data_Sender_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp391/Uart_ETH_clk_wiz_0_0_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp391/Uart_ETH_clk_wiz_0_0_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp393/Uart_ETH_clk_wiz_1_0_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp393/Uart_ETH_clk_wiz_1_0_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp395/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp395/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp397/Uart_ETH_rst_ps7_0_100M_1_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp397/Uart_ETH_rst_ps7_0_100M_1_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp399/Uart_ETH_rst_ps7_0_100M_2_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp399/Uart_ETH_rst_ps7_0_100M_2_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp401/Uart_ETH_UART_Config_Register_0_0_in_context.xdc] for cell 'Uart_ETH_i/UART_Config_Register_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp401/Uart_ETH_UART_Config_Register_0_0_in_context.xdc] for cell 'Uart_ETH_i/UART_Config_Register_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp403/Uart_ETH_Extract_UART_Features_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Extract_UART_Features_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp403/Uart_ETH_Extract_UART_Features_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Extract_UART_Features_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp405/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/util_vector_logic_1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp405/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Clock_Managment/util_vector_logic_1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp407/Uart_ETH_baudrate_gen_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp407/Uart_ETH_baudrate_gen_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp409/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp409/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp411/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp411/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp413/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp413/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp415/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp415/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp417/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp417/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp419/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp419/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp421/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp421/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp423/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp423/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp425/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_7'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp425/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_7'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp427/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp427/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp429/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp429/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp431/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp431/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp433/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp433/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp435/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp435/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp437/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp437/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp439/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp439/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp441/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_15'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp441/Uart_ETH_DataMuxOut4Bit_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_15'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp443/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp443/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp445/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp445/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp447/Uart_ETH_PISO_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp447/Uart_ETH_PISO_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp449/Uart_ETH_LED_Tester_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Tester_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp449/Uart_ETH_LED_Tester_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Tester_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp451/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp451/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp453/Uart_ETH_xlconcat_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/xlconcat_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp453/Uart_ETH_xlconcat_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/xlconcat_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp455/Uart_ETH_Register_8_Input_Rx1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp455/Uart_ETH_Register_8_Input_Rx1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp457/Uart_ETH_Register_8_Input_Rx1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp457/Uart_ETH_Register_8_Input_Rx1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp459/Uart_ETH_Register_8_Input_Rx1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp459/Uart_ETH_Register_8_Input_Rx1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp461/Uart_ETH_Register_8_Input_Rx1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp461/Uart_ETH_Register_8_Input_Rx1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp463/Uart_ETH_LED_Sample_1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp463/Uart_ETH_LED_Sample_1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp465/Uart_ETH_LED_Sample_1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp465/Uart_ETH_LED_Sample_1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp467/Uart_ETH_LED_Sample_1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_3'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp467/Uart_ETH_LED_Sample_1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_3'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp469/Uart_ETH_LED_Sample_1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp469/Uart_ETH_LED_Sample_1_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp471/Uart_ETH_Tick_Timer_General_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Tick_Timer_General_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp471/Uart_ETH_Tick_Timer_General_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Tick_Timer_General_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp473/Uart_ETH_xlslice_0_0_in_context.xdc] for cell 'Uart_ETH_i/xlslice_Busy'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp473/Uart_ETH_xlslice_0_0_in_context.xdc] for cell 'Uart_ETH_i/xlslice_Busy'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp475/Uart_ETH_xlslice_0_1_in_context.xdc] for cell 'Uart_ETH_i/xlslice_KeyPad'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp475/Uart_ETH_xlslice_0_1_in_context.xdc] for cell 'Uart_ETH_i/xlslice_KeyPad'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp477/Uart_ETH_xlslice_KeyPad_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp477/Uart_ETH_xlslice_KeyPad_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp479/Uart_ETH_Tick_Timer_General_0_0_in_context.xdc] for cell 'Uart_ETH_i/Timer_Interrupt/Tick_Timer_General_KeyPad'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp479/Uart_ETH_Tick_Timer_General_0_0_in_context.xdc] for cell 'Uart_ETH_i/Timer_Interrupt/Tick_Timer_General_KeyPad'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp481/Uart_ETH_xlslice_LCD_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_DATA'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp481/Uart_ETH_xlslice_LCD_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_DATA'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp483/Uart_ETH_xlslice_LCD1_2_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RS'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp483/Uart_ETH_xlslice_LCD1_2_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RS'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp485/Uart_ETH_xlslice_LCD_RS_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RST'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp485/Uart_ETH_xlslice_LCD_RS_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RST'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp487/Uart_ETH_xlslice_LCD1_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_CS1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp487/Uart_ETH_xlslice_LCD1_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_CS1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp489/Uart_ETH_xlslice_LCD_RS_2_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RW'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp489/Uart_ETH_xlslice_LCD_RS_2_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RW'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp491/Uart_ETH_xlslice_LCD_RS_1_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_EN'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp491/Uart_ETH_xlslice_LCD_RS_1_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_EN'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp493/Uart_ETH_xlslice_LCD1_1_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCDCS2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp493/Uart_ETH_xlslice_LCD1_1_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCDCS2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp495/Uart_ETH_Counter_0_0_in_context.xdc] for cell 'Uart_ETH_i/Timer_Interrupt/Counter_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp495/Uart_ETH_Counter_0_0_in_context.xdc] for cell 'Uart_ETH_i/Timer_Interrupt/Counter_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp497/UARTConfigTest_xlconstant_0_0_in_context.xdc] for cell 'Uart_ETH_i/Timer_Interrupt/xlconstant_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp497/UARTConfigTest_xlconstant_0_0_in_context.xdc] for cell 'Uart_ETH_i/Timer_Interrupt/xlconstant_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp499/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Timer_Interrupt/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp499/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Timer_Interrupt/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp501/Uart_ETH_xlconcat_0_1_in_context.xdc] for cell 'Uart_ETH_i/xlconcat_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp501/Uart_ETH_xlconcat_0_1_in_context.xdc] for cell 'Uart_ETH_i/xlconcat_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp503/Uart_ETH_xlconstant_0_1_in_context.xdc] for cell 'Uart_ETH_i/xlconstant_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp503/Uart_ETH_xlconstant_0_1_in_context.xdc] for cell 'Uart_ETH_i/xlconstant_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp505/Uart_ETH_xlslice_LCD_RW_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_Backlight'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp505/Uart_ETH_xlslice_LCD_RW_0_in_context.xdc] for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_Backlight'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp507/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp507/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp509/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp509/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp511/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp511/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp513/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_3'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp513/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_3'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp515/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_4'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp515/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_4'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp517/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_5'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp517/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_5'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp519/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_6'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp519/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_6'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp521/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_7'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp521/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_7'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp523/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_8'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp523/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_8'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp525/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_9'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp525/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_9'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp527/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_10'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp527/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_10'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp529/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_11'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp529/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_11'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp531/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_12'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp531/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_12'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp533/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_13'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp533/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_13'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp535/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_14'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp535/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_14'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp537/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_15'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp537/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_15'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp539/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_16'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp539/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_16'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp541/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_17'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp541/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_17'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp543/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_18'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp543/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_18'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp545/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_19'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp545/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_19'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp547/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_20'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp547/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_20'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp549/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_21'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp549/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_21'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp551/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_22'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp551/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_22'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp553/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_23'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp553/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_23'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp555/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_24'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp555/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_24'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp557/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_25'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp557/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_25'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp559/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_26'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp559/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_26'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp561/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_27'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp561/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_27'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp563/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_28'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp563/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_28'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp565/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_29'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp565/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_29'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp567/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_30'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp567/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_30'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp569/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_31'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp569/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_31'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp571/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp571/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp573/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp573/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp575/Uart_ETH_UART_RX_Without_Baud_1_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/UART_RX_Without_Baud_1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp575/Uart_ETH_UART_RX_Without_Baud_1_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/UART_RX_Without_Baud_1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp577/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Send_Config/util_vector_logic_14'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp577/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Send_Config/util_vector_logic_14'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp579/Uart_ETH_UART_TX_Without_Baud_0_1_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Send_Config/UART_TX_Without_Baud_14'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp579/Uart_ETH_UART_TX_Without_Baud_0_1_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Send_Config/UART_TX_Without_Baud_14'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp581/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp581/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp583/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp583/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp585/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp585/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp587/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp587/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp589/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp589/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp591/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp591/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp593/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp593/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp595/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp595/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp597/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp597/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp599/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp599/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp601/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp601/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp603/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp603/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp605/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp605/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp607/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp607/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp609/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp609/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp611/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp611/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp613/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp613/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp615/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp615/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp617/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp617/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp619/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp619/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp621/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp621/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp623/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp623/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp625/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp625/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp627/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp627/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp629/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp629/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp631/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp631/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp633/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp633/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp635/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp635/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp637/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp637/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp639/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp639/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp641/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp641/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp643/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp643/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp645/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp645/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp647/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp647/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp649/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp649/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp651/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp651/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp653/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp653/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp655/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp655/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp657/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp657/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp659/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp659/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp661/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp661/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp663/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp663/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp665/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp665/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp667/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp667/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp669/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp669/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp671/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp671/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp673/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp673/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp675/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp675/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp677/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp677/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp679/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp679/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp681/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp681/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp683/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp683/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp685/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp685/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp687/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp687/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp689/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp689/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp691/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp691/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp693/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp693/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp695/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp695/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp697/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp697/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp699/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp699/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp701/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp701/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp703/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp703/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp705/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp705/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp707/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp707/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp709/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp709/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp711/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp711/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp713/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp713/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp715/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp715/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp717/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp717/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp719/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp719/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp721/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp721/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp723/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp723/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp725/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/util_vector_logic_2'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp725/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/util_vector_logic_2'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp727/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp727/Uart_ETH_UART_TX_Extended_0_19_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp729/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp729/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp731/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp731/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp733/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/UART_RX_Extended_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp733/Uart_ETH_UART_RX_Extended_0_16_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/UART_RX_Extended_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp735/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/util_vector_logic_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp735/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/util_vector_logic_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp737/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp737/Uart_ETH_fifo_generator_4_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp739/Uart_ETH_UART_RX_Without_Baud_1_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp739/Uart_ETH_UART_RX_Without_Baud_1_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp741/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Send_Master_Slave/util_vector_logic_14'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp741/UARTConfigTest_util_vector_logic_0_0_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Send_Master_Slave/util_vector_logic_14'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp743/Uart_ETH_UART_TX_Without_Baud_0_1_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Send_Master_Slave/UART_TX_Without_Baud_14'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp743/Uart_ETH_UART_TX_Without_Baud_0_1_in_context.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Send_Master_Slave/UART_TX_Without_Baud_14'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp745/Uart_ETH_IO_In_Out_Switcher_0_1_in_context.xdc] for cell 'Uart_ETH_i/IO_In_Out_Switcher_0'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp745/Uart_ETH_IO_In_Out_Switcher_0_1_in_context.xdc] for cell 'Uart_ETH_i/IO_In_Out_Switcher_0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp747/UARTConfigTest_xlconstant_0_1_in_context.xdc] for cell 'Uart_ETH_i/xlconstant_1'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp747/UARTConfigTest_xlconstant_0_1_in_context.xdc] for cell 'Uart_ETH_i/xlconstant_1'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp749/Uart_ETH_xlslice_KeyPad_1_in_context.xdc] for cell 'Uart_ETH_i/Master_Slave_Pin_Selector'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp749/Uart_ETH_xlslice_KeyPad_1_in_context.xdc] for cell 'Uart_ETH_i/Master_Slave_Pin_Selector'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp751/Uart_ETH_auto_pc_0_in_context.xdc] for cell 'Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp751/Uart_ETH_auto_pc_0_in_context.xdc] for cell 'Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_Switch_1'. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:72]
WARNING: [Vivado 12-584] No ports matched '*_Switch_*'. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:74]
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Uart_ETH_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Uart_ETH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Uart_ETH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 876.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp377/Uart_ETH_processing_system7_0_1_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for Uart_Master_Slave_Pin_1. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp745/Uart_ETH_IO_In_Out_Switcher_0_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Uart_Master_Slave_Pin_1. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp745/Uart_ETH_IO_In_Out_Switcher_0_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for Uart_Master_Slave_Pin_2. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp745/Uart_ETH_IO_In_Out_Switcher_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Uart_Master_Slave_Pin_2. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/.Xil/Vivado-7256-AVACO-PC2/dcp745/Uart_ETH_IO_In_Out_Switcher_0_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Uart_ETH_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Axi_GPIOs/axi_gpio_LED. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Axi_GPIOs/axi_gpio_SW. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Clock_Managment/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Clock_Managment/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Clock_Managment/rst_ps7_0_18M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Clock_Managment/rst_ps7_0_92M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Clock_Managment/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Clock_Managment/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/IO_In_Out_Switcher_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCDCS2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCD_Backlight. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCD_CS1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCD_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCD_EN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCD_RS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCD_RST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LCD_Pins/xlslice_LCD_RW. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Tester_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/Tick_Timer_General_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/LED_Panel/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_31. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Master_Slave_Pin_Selector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Timer_Interrupt/Counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Timer_Interrupt/Tick_Timer_General_KeyPad. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Timer_Interrupt/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Timer_Interrupt/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/UART_Config_Register_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/AllDataMover_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/All_Data_Sender_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Extract_UART_Features_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/UART_RX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Send_Master_Slave/UART_TX_Without_Baud_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Send_Master_Slave/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/UART_RX_Without_Baud_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Send_Config/UART_TX_Without_Baud_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Send_Config/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/Uart_Blocks/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/xlslice_Busy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Uart_ETH_i/xlslice_KeyPad. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Uart_ETH_i/processing_system7_0/FCLK_CLK0' to pin 'Uart_ETH_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Uart_ETH_i/processing_system7_0/FCLK_CLK1' to pin 'Uart_ETH_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Uart_ETH_i/Clock_Managment/clk_wiz_0/clk_18M' to pin 'Uart_ETH_i/Clock_Managment/clk_wiz_0/bbstub_clk_18M/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'Uart_ETH_i/Clock_Managment/clk_wiz_0/clk_in1' to 'Uart_ETH_i/Clock_Managment/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Uart_ETH_i/Clock_Managment/clk_wiz_0/clk_92M' to pin 'Uart_ETH_i/Clock_Managment/clk_wiz_0/bbstub_clk_92M/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'Uart_ETH_i/Clock_Managment/clk_wiz_0/clk_in1' to 'Uart_ETH_i/Clock_Managment/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Uart_ETH_i/Clock_Managment/clk_wiz_1/clk_in1' to pin 'Uart_ETH_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Uart_ETH_i/Clock_Managment/clk_wiz_1/clk_out1' to pin 'Uart_ETH_i/Clock_Managment/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'Uart_ETH_i/Clock_Managment/clk_wiz_1/clk_in1' to 'Uart_ETH_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |Uart_ETH_xbar_0                    |         1|
|2     |Uart_ETH_auto_pc_0                 |         1|
|3     |Uart_ETH_IO_In_Out_Switcher_0_1    |         1|
|4     |Uart_ETH_xlslice_KeyPad_1          |         1|
|5     |Uart_ETH_UART_Config_Register_0_0  |         1|
|6     |Uart_ETH_processing_system7_0_1    |         1|
|7     |Uart_ETH_xlconcat_0_1              |         1|
|8     |Uart_ETH_xlconstant_0_1            |         1|
|9     |Uart_ETH_xlconstant_0_2            |         1|
|10    |Uart_ETH_xlslice_0_0               |         1|
|11    |Uart_ETH_xlslice_0_1               |         1|
|12    |Uart_ETH_axi_gpio_LED_0            |         1|
|13    |Uart_ETH_axi_gpio_SW_0             |         1|
|14    |Uart_ETH_clk_wiz_0_0               |         1|
|15    |Uart_ETH_clk_wiz_1_0               |         1|
|16    |Uart_ETH_rst_ps7_0_100M_1          |         1|
|17    |Uart_ETH_rst_ps7_0_100M_2          |         1|
|18    |Uart_ETH_util_vector_logic_0_0     |         1|
|19    |Uart_ETH_util_vector_logic_0_2     |         1|
|20    |Uart_ETH_xlslice_KeyPad_0          |         1|
|21    |Uart_ETH_xlslice_LCD1_1            |         1|
|22    |Uart_ETH_xlslice_LCD_RW_0          |         1|
|23    |Uart_ETH_xlslice_LCD1_0            |         1|
|24    |Uart_ETH_xlslice_LCD_0             |         1|
|25    |Uart_ETH_xlslice_LCD_RS_1          |         1|
|26    |Uart_ETH_xlslice_LCD1_2            |         1|
|27    |Uart_ETH_xlslice_LCD_RS_0          |         1|
|28    |Uart_ETH_xlslice_LCD_RS_2          |         1|
|29    |Uart_ETH_LED_Sample_0_0            |         1|
|30    |Uart_ETH_LED_Sample_0_1            |         1|
|31    |Uart_ETH_LED_Sample_1_1            |         1|
|32    |Uart_ETH_LED_Sample_1_0            |         1|
|33    |Uart_ETH_LED_Tester_0_0            |         1|
|34    |Uart_ETH_PISO_0_0                  |         1|
|35    |Uart_ETH_Register_8_Input_1_0      |         1|
|36    |Uart_ETH_Register_8_Input_0_0      |         1|
|37    |Uart_ETH_Register_8_Input_Rx1_0    |         1|
|38    |Uart_ETH_Register_8_Input_Rx2_0    |         1|
|39    |Uart_ETH_Tick_Timer_General_0_0    |         1|
|40    |Uart_ETH_util_vector_logic_0_14    |         1|
|41    |Uart_ETH_xlconcat_0_0              |         1|
|42    |Uart_ETH_util_vector_logic_0_19    |         1|
|43    |Uart_ETH_util_vector_logic_0_20    |         1|
|44    |Uart_ETH_util_vector_logic_0_29    |         1|
|45    |Uart_ETH_util_vector_logic_0_30    |         1|
|46    |Uart_ETH_util_vector_logic_11_0    |         1|
|47    |Uart_ETH_util_vector_logic_11_1    |         1|
|48    |Uart_ETH_util_vector_logic_12_0    |         1|
|49    |Uart_ETH_util_vector_logic_12_1    |         1|
|50    |Uart_ETH_util_vector_logic_12_2    |         1|
|51    |Uart_ETH_util_vector_logic_12_3    |         1|
|52    |Uart_ETH_util_vector_logic_12_4    |         1|
|53    |Uart_ETH_util_vector_logic_12_5    |         1|
|54    |Uart_ETH_util_vector_logic_0_21    |         1|
|55    |Uart_ETH_util_vector_logic_12_6    |         1|
|56    |Uart_ETH_util_vector_logic_12_7    |         1|
|57    |Uart_ETH_util_vector_logic_21_0    |         1|
|58    |Uart_ETH_util_vector_logic_21_1    |         1|
|59    |Uart_ETH_util_vector_logic_21_2    |         1|
|60    |Uart_ETH_util_vector_logic_21_3    |         1|
|61    |Uart_ETH_util_vector_logic_21_4    |         1|
|62    |Uart_ETH_util_vector_logic_21_5    |         1|
|63    |Uart_ETH_util_vector_logic_21_6    |         1|
|64    |Uart_ETH_util_vector_logic_21_7    |         1|
|65    |Uart_ETH_util_vector_logic_0_22    |         1|
|66    |Uart_ETH_util_vector_logic_21_8    |         1|
|67    |Uart_ETH_util_vector_logic_30_0    |         1|
|68    |Uart_ETH_util_vector_logic_0_23    |         1|
|69    |Uart_ETH_util_vector_logic_0_24    |         1|
|70    |Uart_ETH_util_vector_logic_0_25    |         1|
|71    |Uart_ETH_util_vector_logic_0_26    |         1|
|72    |Uart_ETH_util_vector_logic_0_27    |         1|
|73    |Uart_ETH_util_vector_logic_0_28    |         1|
|74    |Uart_ETH_Counter_0_0               |         1|
|75    |Uart_ETH_Tick_Timer_General_0_1    |         1|
|76    |Uart_ETH_util_vector_logic_0_18    |         1|
|77    |Uart_ETH_xlconstant_0_0            |         1|
|78    |Uart_ETH_AllDataMover_0_0          |         1|
|79    |Uart_ETH_All_Data_Sender_0_4       |         1|
|80    |Uart_ETH_smartconnect_0_0          |         1|
|81    |Uart_ETH_Extract_UART_Features_0_0 |         1|
|82    |Uart_ETH_baudrate_gen_0_0          |         1|
|83    |Uart_ETH_DataMuxOut4Bit_10_0       |         1|
|84    |Uart_ETH_DataMuxOut4Bit_0_3        |         1|
|85    |Uart_ETH_DataMuxOut4Bit_1_8        |         1|
|86    |Uart_ETH_DataMuxOut4Bit_1_9        |         1|
|87    |Uart_ETH_DataMuxOut4Bit_1_10       |         1|
|88    |Uart_ETH_DataMuxOut4Bit_1_11       |         1|
|89    |Uart_ETH_DataMuxOut4Bit_1_12       |         1|
|90    |Uart_ETH_DataMuxOut4Bit_1_13       |         1|
|91    |Uart_ETH_DataMuxOut4Bit_1_0        |         1|
|92    |Uart_ETH_DataMuxOut4Bit_1_1        |         1|
|93    |Uart_ETH_DataMuxOut4Bit_1_2        |         1|
|94    |Uart_ETH_DataMuxOut4Bit_1_3        |         1|
|95    |Uart_ETH_DataMuxOut4Bit_1_4        |         1|
|96    |Uart_ETH_DataMuxOut4Bit_1_5        |         1|
|97    |Uart_ETH_DataMuxOut4Bit_1_6        |         1|
|98    |Uart_ETH_DataMuxOut4Bit_1_7        |         1|
|99    |Uart_ETH_UART_RX_Extended_0_13     |         1|
|100   |Uart_ETH_fifo_generator_0_14       |         1|
|101   |Uart_ETH_util_vector_logic_0_46    |         1|
|102   |Uart_ETH_UART_TX_Extended_0_13     |         1|
|103   |Uart_ETH_util_vector_logic_2_14    |         1|
|104   |Uart_ETH_UART_RX_Extended_0_17     |         1|
|105   |Uart_ETH_fifo_generator_0_32       |         1|
|106   |Uart_ETH_util_vector_logic_0_50    |         1|
|107   |Uart_ETH_UART_TX_Extended_0_17     |         1|
|108   |Uart_ETH_util_vector_logic_2_18    |         1|
|109   |Uart_ETH_UART_RX_Extended_0_9      |         1|
|110   |Uart_ETH_fifo_generator_0_10       |         1|
|111   |Uart_ETH_util_vector_logic_0_42    |         1|
|112   |Uart_ETH_UART_TX_Extended_0_9      |         1|
|113   |Uart_ETH_util_vector_logic_2_10    |         1|
|114   |Uart_ETH_UART_RX_Extended_0_11     |         1|
|115   |Uart_ETH_fifo_generator_0_12       |         1|
|116   |Uart_ETH_util_vector_logic_0_44    |         1|
|117   |Uart_ETH_UART_TX_Extended_0_11     |         1|
|118   |Uart_ETH_util_vector_logic_2_12    |         1|
|119   |Uart_ETH_UART_RX_Extended_0_12     |         1|
|120   |Uart_ETH_fifo_generator_0_13       |         1|
|121   |Uart_ETH_util_vector_logic_0_45    |         1|
|122   |Uart_ETH_UART_TX_Extended_0_12     |         1|
|123   |Uart_ETH_util_vector_logic_2_13    |         1|
|124   |Uart_ETH_UART_RX_Extended_0_15     |         1|
|125   |Uart_ETH_fifo_generator_0_30       |         1|
|126   |Uart_ETH_util_vector_logic_0_48    |         1|
|127   |Uart_ETH_UART_TX_Extended_0_15     |         1|
|128   |Uart_ETH_util_vector_logic_2_16    |         1|
|129   |Uart_ETH_UART_RX_Extended_0_16     |         1|
|130   |Uart_ETH_fifo_generator_0_31       |         1|
|131   |Uart_ETH_util_vector_logic_0_49    |         1|
|132   |Uart_ETH_UART_TX_Extended_0_16     |         1|
|133   |Uart_ETH_util_vector_logic_2_17    |         1|
|134   |Uart_ETH_UART_RX_Extended_0_14     |         1|
|135   |Uart_ETH_fifo_generator_0_16       |         1|
|136   |Uart_ETH_util_vector_logic_0_47    |         1|
|137   |Uart_ETH_UART_TX_Extended_0_14     |         1|
|138   |Uart_ETH_util_vector_logic_2_15    |         1|
|139   |Uart_ETH_UART_RX_Extended_0_0      |         1|
|140   |Uart_ETH_fifo_generator_0_15       |         1|
|141   |Uart_ETH_util_vector_logic_0_4     |         1|
|142   |Uart_ETH_UART_TX_Extended_0_0      |         1|
|143   |Uart_ETH_util_vector_logic_1_14    |         1|
|144   |Uart_ETH_UART_RX_Extended_0_4      |         1|
|145   |Uart_ETH_fifo_generator_0_5        |         1|
|146   |Uart_ETH_util_vector_logic_0_36    |         1|
|147   |Uart_ETH_UART_TX_Extended_0_4      |         1|
|148   |Uart_ETH_util_vector_logic_2_5     |         1|
|149   |Uart_ETH_UART_RX_Extended_0_5      |         1|
|150   |Uart_ETH_fifo_generator_0_6        |         1|
|151   |Uart_ETH_util_vector_logic_0_38    |         1|
|152   |Uart_ETH_UART_TX_Extended_0_5      |         1|
|153   |Uart_ETH_util_vector_logic_2_6     |         1|
|154   |Uart_ETH_UART_RX_Extended_0_6      |         1|
|155   |Uart_ETH_fifo_generator_0_7        |         1|
|156   |Uart_ETH_util_vector_logic_0_39    |         1|
|157   |Uart_ETH_UART_TX_Extended_0_6      |         1|
|158   |Uart_ETH_util_vector_logic_2_7     |         1|
|159   |Uart_ETH_UART_RX_Extended_0_7      |         1|
|160   |Uart_ETH_fifo_generator_0_8        |         1|
|161   |Uart_ETH_util_vector_logic_0_40    |         1|
|162   |Uart_ETH_UART_TX_Extended_0_7      |         1|
|163   |Uart_ETH_util_vector_logic_2_8     |         1|
|164   |Uart_ETH_UART_RX_Extended_0_18     |         1|
|165   |Uart_ETH_fifo_generator_0_33       |         1|
|166   |Uart_ETH_util_vector_logic_0_51    |         1|
|167   |Uart_ETH_UART_TX_Extended_0_18     |         1|
|168   |Uart_ETH_util_vector_logic_2_19    |         1|
|169   |Uart_ETH_UART_RX_Extended_0_19     |         1|
|170   |Uart_ETH_fifo_generator_0_34       |         1|
|171   |Uart_ETH_util_vector_logic_0_52    |         1|
|172   |Uart_ETH_UART_TX_Extended_0_19     |         1|
|173   |Uart_ETH_util_vector_logic_2_20    |         1|
|174   |Uart_ETH_UART_RX_Extended_0_8      |         1|
|175   |Uart_ETH_fifo_generator_0_9        |         1|
|176   |Uart_ETH_util_vector_logic_0_41    |         1|
|177   |Uart_ETH_UART_TX_Extended_0_8      |         1|
|178   |Uart_ETH_util_vector_logic_2_9     |         1|
|179   |Uart_ETH_UART_RX_Without_Baud_1_0  |         1|
|180   |Uart_ETH_fifo_generator_0_0        |         1|
|181   |Uart_ETH_util_vector_logic_0_1     |         1|
|182   |Uart_ETH_UART_TX_Without_Baud_14_1 |         1|
|183   |Uart_ETH_util_vector_logic_14_1    |         1|
|184   |Uart_ETH_UART_RX_Without_Baud_1_17 |         1|
|185   |Uart_ETH_fifo_generator_0_3        |         1|
|186   |Uart_ETH_util_vector_logic_0_37    |         1|
|187   |Uart_ETH_UART_TX_Without_Baud_14_0 |         1|
|188   |Uart_ETH_util_vector_logic_14_0    |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |Uart_ETH_AllDataMover_0_0_bbox          |     1|
|2     |Uart_ETH_All_Data_Sender_0_4_bbox       |     1|
|3     |Uart_ETH_Counter_0_0_bbox               |     1|
|4     |Uart_ETH_DataMuxOut4Bit_0_3_bbox        |     1|
|5     |Uart_ETH_DataMuxOut4Bit_10_0_bbox       |     1|
|6     |Uart_ETH_DataMuxOut4Bit_1_0_bbox        |     1|
|7     |Uart_ETH_DataMuxOut4Bit_1_10_bbox       |     1|
|8     |Uart_ETH_DataMuxOut4Bit_1_11_bbox       |     1|
|9     |Uart_ETH_DataMuxOut4Bit_1_12_bbox       |     1|
|10    |Uart_ETH_DataMuxOut4Bit_1_13_bbox       |     1|
|11    |Uart_ETH_DataMuxOut4Bit_1_1_bbox        |     1|
|12    |Uart_ETH_DataMuxOut4Bit_1_2_bbox        |     1|
|13    |Uart_ETH_DataMuxOut4Bit_1_3_bbox        |     1|
|14    |Uart_ETH_DataMuxOut4Bit_1_4_bbox        |     1|
|15    |Uart_ETH_DataMuxOut4Bit_1_5_bbox        |     1|
|16    |Uart_ETH_DataMuxOut4Bit_1_6_bbox        |     1|
|17    |Uart_ETH_DataMuxOut4Bit_1_7_bbox        |     1|
|18    |Uart_ETH_DataMuxOut4Bit_1_8_bbox        |     1|
|19    |Uart_ETH_DataMuxOut4Bit_1_9_bbox        |     1|
|20    |Uart_ETH_Extract_UART_Features_0_0_bbox |     1|
|21    |Uart_ETH_IO_In_Out_Switcher_0_1_bbox    |     1|
|22    |Uart_ETH_LED_Sample_0_0_bbox            |     1|
|23    |Uart_ETH_LED_Sample_0_1_bbox            |     1|
|24    |Uart_ETH_LED_Sample_1_0_bbox            |     1|
|25    |Uart_ETH_LED_Sample_1_1_bbox            |     1|
|26    |Uart_ETH_LED_Tester_0_0_bbox            |     1|
|27    |Uart_ETH_PISO_0_0_bbox                  |     1|
|28    |Uart_ETH_Register_8_Input_0_0_bbox      |     1|
|29    |Uart_ETH_Register_8_Input_1_0_bbox      |     1|
|30    |Uart_ETH_Register_8_Input_Rx1_0_bbox    |     1|
|31    |Uart_ETH_Register_8_Input_Rx2_0_bbox    |     1|
|32    |Uart_ETH_Tick_Timer_General_0_0_bbox    |     1|
|33    |Uart_ETH_Tick_Timer_General_0_1_bbox    |     1|
|34    |Uart_ETH_UART_Config_Register_0_0_bbox  |     1|
|35    |Uart_ETH_UART_RX_Extended_0_0_bbox      |     1|
|36    |Uart_ETH_UART_RX_Extended_0_11_bbox     |     1|
|37    |Uart_ETH_UART_RX_Extended_0_12_bbox     |     1|
|38    |Uart_ETH_UART_RX_Extended_0_13_bbox     |     1|
|39    |Uart_ETH_UART_RX_Extended_0_14_bbox     |     1|
|40    |Uart_ETH_UART_RX_Extended_0_15_bbox     |     1|
|41    |Uart_ETH_UART_RX_Extended_0_16_bbox     |     1|
|42    |Uart_ETH_UART_RX_Extended_0_17_bbox     |     1|
|43    |Uart_ETH_UART_RX_Extended_0_18_bbox     |     1|
|44    |Uart_ETH_UART_RX_Extended_0_19_bbox     |     1|
|45    |Uart_ETH_UART_RX_Extended_0_4_bbox      |     1|
|46    |Uart_ETH_UART_RX_Extended_0_5_bbox      |     1|
|47    |Uart_ETH_UART_RX_Extended_0_6_bbox      |     1|
|48    |Uart_ETH_UART_RX_Extended_0_7_bbox      |     1|
|49    |Uart_ETH_UART_RX_Extended_0_8_bbox      |     1|
|50    |Uart_ETH_UART_RX_Extended_0_9_bbox      |     1|
|51    |Uart_ETH_UART_RX_Without_Baud_1_0_bbox  |     1|
|52    |Uart_ETH_UART_RX_Without_Baud_1_17_bbox |     1|
|53    |Uart_ETH_UART_TX_Extended_0_0_bbox      |     1|
|54    |Uart_ETH_UART_TX_Extended_0_11_bbox     |     1|
|55    |Uart_ETH_UART_TX_Extended_0_12_bbox     |     1|
|56    |Uart_ETH_UART_TX_Extended_0_13_bbox     |     1|
|57    |Uart_ETH_UART_TX_Extended_0_14_bbox     |     1|
|58    |Uart_ETH_UART_TX_Extended_0_15_bbox     |     1|
|59    |Uart_ETH_UART_TX_Extended_0_16_bbox     |     1|
|60    |Uart_ETH_UART_TX_Extended_0_17_bbox     |     1|
|61    |Uart_ETH_UART_TX_Extended_0_18_bbox     |     1|
|62    |Uart_ETH_UART_TX_Extended_0_19_bbox     |     1|
|63    |Uart_ETH_UART_TX_Extended_0_4_bbox      |     1|
|64    |Uart_ETH_UART_TX_Extended_0_5_bbox      |     1|
|65    |Uart_ETH_UART_TX_Extended_0_6_bbox      |     1|
|66    |Uart_ETH_UART_TX_Extended_0_7_bbox      |     1|
|67    |Uart_ETH_UART_TX_Extended_0_8_bbox      |     1|
|68    |Uart_ETH_UART_TX_Extended_0_9_bbox      |     1|
|69    |Uart_ETH_UART_TX_Without_Baud_14_0_bbox |     1|
|70    |Uart_ETH_UART_TX_Without_Baud_14_1_bbox |     1|
|71    |Uart_ETH_auto_pc_0_bbox                 |     1|
|72    |Uart_ETH_axi_gpio_LED_0_bbox            |     1|
|73    |Uart_ETH_axi_gpio_SW_0_bbox             |     1|
|74    |Uart_ETH_baudrate_gen_0_0_bbox          |     1|
|75    |Uart_ETH_clk_wiz_0_0_bbox               |     1|
|76    |Uart_ETH_clk_wiz_1_0_bbox               |     1|
|77    |Uart_ETH_fifo_generator_0_0_bbox        |     1|
|78    |Uart_ETH_fifo_generator_0_10_bbox       |     1|
|79    |Uart_ETH_fifo_generator_0_12_bbox       |     1|
|80    |Uart_ETH_fifo_generator_0_13_bbox       |     1|
|81    |Uart_ETH_fifo_generator_0_14_bbox       |     1|
|82    |Uart_ETH_fifo_generator_0_15_bbox       |     1|
|83    |Uart_ETH_fifo_generator_0_16_bbox       |     1|
|84    |Uart_ETH_fifo_generator_0_30_bbox       |     1|
|85    |Uart_ETH_fifo_generator_0_31_bbox       |     1|
|86    |Uart_ETH_fifo_generator_0_32_bbox       |     1|
|87    |Uart_ETH_fifo_generator_0_33_bbox       |     1|
|88    |Uart_ETH_fifo_generator_0_34_bbox       |     1|
|89    |Uart_ETH_fifo_generator_0_3_bbox        |     1|
|90    |Uart_ETH_fifo_generator_0_5_bbox        |     1|
|91    |Uart_ETH_fifo_generator_0_6_bbox        |     1|
|92    |Uart_ETH_fifo_generator_0_7_bbox        |     1|
|93    |Uart_ETH_fifo_generator_0_8_bbox        |     1|
|94    |Uart_ETH_fifo_generator_0_9_bbox        |     1|
|95    |Uart_ETH_processing_system7_0_1_bbox    |     1|
|96    |Uart_ETH_rst_ps7_0_100M_1_bbox          |     1|
|97    |Uart_ETH_rst_ps7_0_100M_2_bbox          |     1|
|98    |Uart_ETH_smartconnect_0_0_bbox          |     1|
|99    |Uart_ETH_util_vector_logic_0_0_bbox     |     1|
|100   |Uart_ETH_util_vector_logic_0_14_bbox    |     1|
|101   |Uart_ETH_util_vector_logic_0_18_bbox    |     1|
|102   |Uart_ETH_util_vector_logic_0_19_bbox    |     1|
|103   |Uart_ETH_util_vector_logic_0_1_bbox     |     1|
|104   |Uart_ETH_util_vector_logic_0_20_bbox    |     1|
|105   |Uart_ETH_util_vector_logic_0_21_bbox    |     1|
|106   |Uart_ETH_util_vector_logic_0_22_bbox    |     1|
|107   |Uart_ETH_util_vector_logic_0_23_bbox    |     1|
|108   |Uart_ETH_util_vector_logic_0_24_bbox    |     1|
|109   |Uart_ETH_util_vector_logic_0_25_bbox    |     1|
|110   |Uart_ETH_util_vector_logic_0_26_bbox    |     1|
|111   |Uart_ETH_util_vector_logic_0_27_bbox    |     1|
|112   |Uart_ETH_util_vector_logic_0_28_bbox    |     1|
|113   |Uart_ETH_util_vector_logic_0_29_bbox    |     1|
|114   |Uart_ETH_util_vector_logic_0_2_bbox     |     1|
|115   |Uart_ETH_util_vector_logic_0_30_bbox    |     1|
|116   |Uart_ETH_util_vector_logic_0_36_bbox    |     1|
|117   |Uart_ETH_util_vector_logic_0_37_bbox    |     1|
|118   |Uart_ETH_util_vector_logic_0_38_bbox    |     1|
|119   |Uart_ETH_util_vector_logic_0_39_bbox    |     1|
|120   |Uart_ETH_util_vector_logic_0_40_bbox    |     1|
|121   |Uart_ETH_util_vector_logic_0_41_bbox    |     1|
|122   |Uart_ETH_util_vector_logic_0_42_bbox    |     1|
|123   |Uart_ETH_util_vector_logic_0_44_bbox    |     1|
|124   |Uart_ETH_util_vector_logic_0_45_bbox    |     1|
|125   |Uart_ETH_util_vector_logic_0_46_bbox    |     1|
|126   |Uart_ETH_util_vector_logic_0_47_bbox    |     1|
|127   |Uart_ETH_util_vector_logic_0_48_bbox    |     1|
|128   |Uart_ETH_util_vector_logic_0_49_bbox    |     1|
|129   |Uart_ETH_util_vector_logic_0_4_bbox     |     1|
|130   |Uart_ETH_util_vector_logic_0_50_bbox    |     1|
|131   |Uart_ETH_util_vector_logic_0_51_bbox    |     1|
|132   |Uart_ETH_util_vector_logic_0_52_bbox    |     1|
|133   |Uart_ETH_util_vector_logic_11_0_bbox    |     1|
|134   |Uart_ETH_util_vector_logic_11_1_bbox    |     1|
|135   |Uart_ETH_util_vector_logic_12_0_bbox    |     1|
|136   |Uart_ETH_util_vector_logic_12_1_bbox    |     1|
|137   |Uart_ETH_util_vector_logic_12_2_bbox    |     1|
|138   |Uart_ETH_util_vector_logic_12_3_bbox    |     1|
|139   |Uart_ETH_util_vector_logic_12_4_bbox    |     1|
|140   |Uart_ETH_util_vector_logic_12_5_bbox    |     1|
|141   |Uart_ETH_util_vector_logic_12_6_bbox    |     1|
|142   |Uart_ETH_util_vector_logic_12_7_bbox    |     1|
|143   |Uart_ETH_util_vector_logic_14_0_bbox    |     1|
|144   |Uart_ETH_util_vector_logic_14_1_bbox    |     1|
|145   |Uart_ETH_util_vector_logic_1_14_bbox    |     1|
|146   |Uart_ETH_util_vector_logic_21_0_bbox    |     1|
|147   |Uart_ETH_util_vector_logic_21_1_bbox    |     1|
|148   |Uart_ETH_util_vector_logic_21_2_bbox    |     1|
|149   |Uart_ETH_util_vector_logic_21_3_bbox    |     1|
|150   |Uart_ETH_util_vector_logic_21_4_bbox    |     1|
|151   |Uart_ETH_util_vector_logic_21_5_bbox    |     1|
|152   |Uart_ETH_util_vector_logic_21_6_bbox    |     1|
|153   |Uart_ETH_util_vector_logic_21_7_bbox    |     1|
|154   |Uart_ETH_util_vector_logic_21_8_bbox    |     1|
|155   |Uart_ETH_util_vector_logic_2_10_bbox    |     1|
|156   |Uart_ETH_util_vector_logic_2_12_bbox    |     1|
|157   |Uart_ETH_util_vector_logic_2_13_bbox    |     1|
|158   |Uart_ETH_util_vector_logic_2_14_bbox    |     1|
|159   |Uart_ETH_util_vector_logic_2_15_bbox    |     1|
|160   |Uart_ETH_util_vector_logic_2_16_bbox    |     1|
|161   |Uart_ETH_util_vector_logic_2_17_bbox    |     1|
|162   |Uart_ETH_util_vector_logic_2_18_bbox    |     1|
|163   |Uart_ETH_util_vector_logic_2_19_bbox    |     1|
|164   |Uart_ETH_util_vector_logic_2_20_bbox    |     1|
|165   |Uart_ETH_util_vector_logic_2_5_bbox     |     1|
|166   |Uart_ETH_util_vector_logic_2_6_bbox     |     1|
|167   |Uart_ETH_util_vector_logic_2_7_bbox     |     1|
|168   |Uart_ETH_util_vector_logic_2_8_bbox     |     1|
|169   |Uart_ETH_util_vector_logic_2_9_bbox     |     1|
|170   |Uart_ETH_util_vector_logic_30_0_bbox    |     1|
|171   |Uart_ETH_xbar_0_bbox                    |     1|
|172   |Uart_ETH_xlconcat_0_0_bbox              |     1|
|173   |Uart_ETH_xlconcat_0_1_bbox              |     1|
|174   |Uart_ETH_xlconstant_0_0_bbox            |     1|
|175   |Uart_ETH_xlconstant_0_1_bbox            |     1|
|176   |Uart_ETH_xlconstant_0_2_bbox            |     1|
|177   |Uart_ETH_xlslice_0_0_bbox               |     1|
|178   |Uart_ETH_xlslice_0_1_bbox               |     1|
|179   |Uart_ETH_xlslice_KeyPad_0_bbox          |     1|
|180   |Uart_ETH_xlslice_KeyPad_1_bbox          |     1|
|181   |Uart_ETH_xlslice_LCD1_0_bbox            |     1|
|182   |Uart_ETH_xlslice_LCD1_1_bbox            |     1|
|183   |Uart_ETH_xlslice_LCD1_2_bbox            |     1|
|184   |Uart_ETH_xlslice_LCD_0_bbox             |     1|
|185   |Uart_ETH_xlslice_LCD_RS_0_bbox          |     1|
|186   |Uart_ETH_xlslice_LCD_RS_1_bbox          |     1|
|187   |Uart_ETH_xlslice_LCD_RS_2_bbox          |     1|
|188   |Uart_ETH_xlslice_LCD_RW_0_bbox          |     1|
|189   |IBUF                                    |    26|
|190   |OBUF                                    |    47|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------------------------+------+
|      |Instance                       |Module                             |Cells |
+------+-------------------------------+-----------------------------------+------+
|1     |top                            |                                   |  3537|
|2     |  Uart_ETH_i                   |Uart_ETH                           |  3464|
|3     |    ps7_0_axi_periph           |Uart_ETH_ps7_0_axi_periph_0        |   884|
|4     |      s00_couplers             |s00_couplers_imp_KL7LUO            |   177|
|5     |    Axi_GPIOs                  |Axi_GPIOs_imp_DN521S               |    86|
|6     |    Clock_Managment            |Clock_Managment_imp_1H19J3C        |    17|
|7     |    LCD_Pins                   |LCD_Pins_imp_CKCKFN                |    30|
|8     |    LED_Panel_diagram          |LED_Panel_diagram_imp_WMR1J3       |   168|
|9     |      LED_Panel                |LED_Panel_imp_K9KDOI               |   136|
|10    |      Not_Block                |Not_Block_imp_M86N90               |    32|
|11    |    Timer_Interrupt            |Timer_Interrupt_imp_1B1Z1ZQ        |    13|
|12    |    Uart_Blocks                |Uart_Blocks_imp_8DRTJ2             |  1597|
|13    |      Buadrate_Generator       |Buadrate_Generator_imp_12UOSS2     |   162|
|14    |        Baudrate_Rx            |Baudrate_Rx_imp_CXL81J             |    16|
|15    |      Uart_0                   |Uart_0_imp_1UT63H7                 |    34|
|16    |        Uart_Rec_0             |Uart_Rec_0_imp_V4ZS9X              |    30|
|17    |        Uart_Send_0            |Uart_Send_0_imp_1ETIWVE            |     4|
|18    |      Uart_1                   |Uart_1_imp_1SADC2G                 |    34|
|19    |        Uart_Rec_1             |Uart_Rec_1_imp_LGIJK               |    30|
|20    |        Uart_Send_1            |Uart_Send_1_imp_HMN3NB             |     4|
|21    |      Uart_10                  |Uart_10_imp_BRLSZB                 |    34|
|22    |        Uart_Rec_10            |Uart_Rec_10_imp_107IGH8            |    30|
|23    |        Uart_Send_10           |Uart_Send_10_imp_13YWWBW           |     4|
|24    |      Uart_11                  |Uart_11_imp_GY2RAS                 |    34|
|25    |        Uart_Rec_11            |Uart_Rec_11_imp_30JUI9             |    30|
|26    |        Uart_Send_11           |Uart_Send_11_imp_1422L2N           |     4|
|27    |      Uart_12                  |Uart_12_imp_1A57QP                 |    34|
|28    |        Uart_Rec_12            |Uart_Rec_12_imp_K27WNR             |    30|
|29    |        Uart_Send_12           |Uart_Send_12_imp_1451Y96           |     4|
|30    |      Uart_13                  |Uart_13_imp_5IQX4I                 |    34|
|31    |        Uart_Rec_13            |Uart_Rec_13_imp_1HJ1QRU            |    30|
|32    |        Uart_Send_13           |Uart_Send_13_imp_1482DD5           |     4|
|33    |      Uart_14                  |Uart_14_imp_X5UBCR                 |    34|
|34    |        Uart_Rec_14            |Uart_Rec_14_imp_1KZUSM3            |    30|
|35    |        Uart_Send_14           |Uart_Send_14_imp_14AV34W           |     4|
|36    |      Uart_15                  |Uart_15_imp_QWWBEG                 |    34|
|37    |        Uart_Rec_15            |Uart_Rec_15_imp_JD5M6E             |    30|
|38    |        Uart_Send_15           |Uart_Send_15_imp_1494HLV           |     4|
|39    |      Uart_2                   |Uart_2_imp_1PNZP25                 |    34|
|40    |        Uart_Rec_2             |Uart_Rec_2_imp_152E227             |    30|
|41    |        Uart_Send_2            |Uart_Send_2_imp_YPMKGH             |     4|
|42    |      Uart_3                   |Uart_3_imp_1JUF4YM                 |    34|
|43    |        Uart_Rec_3             |Uart_Rec_3_imp_1RUK9UY             |    30|
|44    |        Uart_Send_3            |Uart_Send_3_imp_1W6J83W            |     4|
|45    |      Uart_4                   |Uart_4_imp_1C1II3B                 |    34|
|46    |        Uart_Rec_4             |Uart_Rec_4_imp_RJ30DS              |    30|
|47    |        Uart_Send_4            |Uart_Send_4_imp_1WVMAN1            |     4|
|48    |      Uart_5                   |Uart_5_imp_1FPLCUS                 |    34|
|49    |        Uart_Rec_5             |Uart_Rec_5_imp_4R833P              |    30|
|50    |        Uart_Send_5            |Uart_Send_5_imp_V8UBGG             |     4|
|51    |      Uart_6                   |Uart_6_imp_10KS3O1                 |    34|
|52    |        Uart_Rec_6             |Uart_Rec_6_imp_11GHIUY             |    30|
|53    |        Uart_Send_6            |Uart_Send_6_imp_DW1V3A             |     4|
|54    |      Uart_7                   |Uart_7_imp_158WV6A                 |    34|
|55    |        Uart_Rec_7             |Uart_Rec_7_imp_1W0BYDB             |    30|
|56    |        Uart_Send_7            |Uart_Send_7_imp_1FSPBWB            |     4|
|57    |      Uart_8                   |Uart_8_imp_KTU48Z                  |    34|
|58    |        Uart_Rec_8             |Uart_Rec_8_imp_NXBI33              |    30|
|59    |        Uart_Send_8            |Uart_Send_8_imp_BDM938             |     4|
|60    |      Uart_9                   |Uart_9_imp_PN44E8                  |    34|
|61    |        Uart_Rec_9             |Uart_Rec_9_imp_A13H3E              |    30|
|62    |        Uart_Send_9            |Uart_Send_9_imp_18UKBX5            |     4|
|63    |      Uart_Master_Slave        |Uart_Master_Slave_imp_1KAH7QD      |    34|
|64    |        Uart_Rec_Master_Slave  |Uart_Rec_Master_Slave_imp_HPD2FO   |    30|
|65    |        Uart_Send_Master_Slave |Uart_Send_Master_Slave_imp_1PXX349 |     4|
|66    |      Uart_config              |Uart_config_imp_6A12Q7             |    34|
|67    |        Uart_Rec_Config        |Uart_Rec_Config_imp_8WAAU9         |    30|
|68    |        Uart_Send_Config       |Uart_Send_Config_imp_1GMK389       |     4|
+------+-------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 876.383 ; gain = 456.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 876.383 ; gain = 132.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 876.383 ; gain = 456.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

464 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 876.383 ; gain = 469.156
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/synth_1/Uart_ETH_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 876.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 13:27:33 2018...
