// Seed: 4145595528
module module_0 (
    input supply1 id_0
    , id_4,
    output wor id_1,
    input wire id_2
);
  always @(posedge 1'b0 < id_0 or posedge 1) id_1 = id_4;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output logic id_3
);
  always begin
    if (id_2) deassign id_3;
    else id_3 -= 1 & 1;
  end
  tri0 id_5;
  wor  id_6;
  wor  id_7 = id_5;
  xor (id_0, id_1, id_2);
  always @(id_6 or id_7 == id_7) begin
    if (1 == 1) begin
      id_3 <= id_7 == 1'h0;
      disable id_8;
    end else begin
      if (1) #1 if (1'b0) id_3 = 1;
    end
  end
  module_0(
      id_1, id_0, id_1
  );
endmodule
