<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIMachineScheduler.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIMachineScheduler.cpp.html'>SIMachineScheduler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIMachineScheduler.cpp - SI Scheduler Interface -------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// SI Machine Scheduler interface</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="SIMachineScheduler.h.html">"SIMachineScheduler.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>// This scheduler implements a different scheduling algorithm than</i></td></tr>
<tr><th id="44">44</th><td><i>// GenericScheduler.</i></td></tr>
<tr><th id="45">45</th><td><i>//</i></td></tr>
<tr><th id="46">46</th><td><i>// There are several specific architecture behaviours that can't be modelled</i></td></tr>
<tr><th id="47">47</th><td><i>// for GenericScheduler:</i></td></tr>
<tr><th id="48">48</th><td><i>// . When accessing the result of an SGPR load instruction, you have to wait</i></td></tr>
<tr><th id="49">49</th><td><i>// for all the SGPR load instructions before your current instruction to</i></td></tr>
<tr><th id="50">50</th><td><i>// have finished.</i></td></tr>
<tr><th id="51">51</th><td><i>// . When accessing the result of an VGPR load instruction, you have to wait</i></td></tr>
<tr><th id="52">52</th><td><i>// for all the VGPR load instructions previous to the VGPR load instruction</i></td></tr>
<tr><th id="53">53</th><td><i>// you are interested in to finish.</i></td></tr>
<tr><th id="54">54</th><td><i>// . The less the register pressure, the best load latencies are hidden</i></td></tr>
<tr><th id="55">55</th><td><i>//</i></td></tr>
<tr><th id="56">56</th><td><i>// Moreover some specifities (like the fact a lot of instructions in the shader</i></td></tr>
<tr><th id="57">57</th><td><i>// have few dependencies) makes the generic scheduler have some unpredictable</i></td></tr>
<tr><th id="58">58</th><td><i>// behaviours. For example when register pressure becomes high, it can either</i></td></tr>
<tr><th id="59">59</th><td><i>// manage to prevent register pressure from going too high, or it can</i></td></tr>
<tr><th id="60">60</th><td><i>// increase register pressure even more than if it hadn't taken register</i></td></tr>
<tr><th id="61">61</th><td><i>// pressure into account.</i></td></tr>
<tr><th id="62">62</th><td><i>//</i></td></tr>
<tr><th id="63">63</th><td><i>// Also some other bad behaviours are generated, like loading at the beginning</i></td></tr>
<tr><th id="64">64</th><td><i>// of the shader a constant in VGPR you won't need until the end of the shader.</i></td></tr>
<tr><th id="65">65</th><td><i>//</i></td></tr>
<tr><th id="66">66</th><td><i>// The scheduling problem for SI can distinguish three main parts:</i></td></tr>
<tr><th id="67">67</th><td><i>// . Hiding high latencies (texture sampling, etc)</i></td></tr>
<tr><th id="68">68</th><td><i>// . Hiding low latencies (SGPR constant loading, etc)</i></td></tr>
<tr><th id="69">69</th><td><i>// . Keeping register usage low for better latency hiding and general</i></td></tr>
<tr><th id="70">70</th><td><i>//   performance</i></td></tr>
<tr><th id="71">71</th><td><i>//</i></td></tr>
<tr><th id="72">72</th><td><i>// Some other things can also affect performance, but are hard to predict</i></td></tr>
<tr><th id="73">73</th><td><i>// (cache usage, the fact the HW can issue several instructions from different</i></td></tr>
<tr><th id="74">74</th><td><i>// wavefronts if different types, etc)</i></td></tr>
<tr><th id="75">75</th><td><i>//</i></td></tr>
<tr><th id="76">76</th><td><i>// This scheduler tries to solve the scheduling problem by dividing it into</i></td></tr>
<tr><th id="77">77</th><td><i>// simpler sub-problems. It divides the instructions into blocks, schedules</i></td></tr>
<tr><th id="78">78</th><td><i>// locally inside the blocks where it takes care of low latencies, and then</i></td></tr>
<tr><th id="79">79</th><td><i>// chooses the order of the blocks by taking care of high latencies.</i></td></tr>
<tr><th id="80">80</th><td><i>// Dividing the instructions into blocks helps control keeping register</i></td></tr>
<tr><th id="81">81</th><td><i>// usage low.</i></td></tr>
<tr><th id="82">82</th><td><i>//</i></td></tr>
<tr><th id="83">83</th><td><i>// First the instructions are put into blocks.</i></td></tr>
<tr><th id="84">84</th><td><i>//   We want the blocks help control register usage and hide high latencies</i></td></tr>
<tr><th id="85">85</th><td><i>//   later. To help control register usage, we typically want all local</i></td></tr>
<tr><th id="86">86</th><td><i>//   computations, when for example you create a result that can be comsummed</i></td></tr>
<tr><th id="87">87</th><td><i>//   right away, to be contained in a block. Block inputs and outputs would</i></td></tr>
<tr><th id="88">88</th><td><i>//   typically be important results that are needed in several locations of</i></td></tr>
<tr><th id="89">89</th><td><i>//   the shader. Since we do want blocks to help hide high latencies, we want</i></td></tr>
<tr><th id="90">90</th><td><i>//   the instructions inside the block to have a minimal set of dependencies</i></td></tr>
<tr><th id="91">91</th><td><i>//   on high latencies. It will make it easy to pick blocks to hide specific</i></td></tr>
<tr><th id="92">92</th><td><i>//   high latencies.</i></td></tr>
<tr><th id="93">93</th><td><i>//   The block creation algorithm is divided into several steps, and several</i></td></tr>
<tr><th id="94">94</th><td><i>//   variants can be tried during the scheduling process.</i></td></tr>
<tr><th id="95">95</th><td><i>//</i></td></tr>
<tr><th id="96">96</th><td><i>// Second the order of the instructions inside the blocks is chosen.</i></td></tr>
<tr><th id="97">97</th><td><i>//   At that step we do take into account only register usage and hiding</i></td></tr>
<tr><th id="98">98</th><td><i>//   low latency instructions</i></td></tr>
<tr><th id="99">99</th><td><i>//</i></td></tr>
<tr><th id="100">100</th><td><i>// Third the block order is chosen, there we try to hide high latencies</i></td></tr>
<tr><th id="101">101</th><td><i>// and keep register usage low.</i></td></tr>
<tr><th id="102">102</th><td><i>//</i></td></tr>
<tr><th id="103">103</th><td><i>// After the third step, a pass is done to improve the hiding of low</i></td></tr>
<tr><th id="104">104</th><td><i>// latencies.</i></td></tr>
<tr><th id="105">105</th><td><i>//</i></td></tr>
<tr><th id="106">106</th><td><i>// Actually when talking about 'low latency' or 'high latency' it includes</i></td></tr>
<tr><th id="107">107</th><td><i>// both the latency to get the cache (or global mem) data go to the register,</i></td></tr>
<tr><th id="108">108</th><td><i>// and the bandwidth limitations.</i></td></tr>
<tr><th id="109">109</th><td><i>// Increasing the number of active wavefronts helps hide the former, but it</i></td></tr>
<tr><th id="110">110</th><td><i>// doesn't solve the latter, thus why even if wavefront count is high, we have</i></td></tr>
<tr><th id="111">111</th><td><i>// to try have as many instructions hiding high latencies as possible.</i></td></tr>
<tr><th id="112">112</th><td><i>// The OpenCL doc says for example latency of 400 cycles for a global mem access,</i></td></tr>
<tr><th id="113">113</th><td><i>// which is hidden by 10 instructions if the wavefront count is 10.</i></td></tr>
<tr><th id="114">114</th><td><i></i></td></tr>
<tr><th id="115">115</th><td><i>// Some figures taken from AMD docs:</i></td></tr>
<tr><th id="116">116</th><td><i>// Both texture and constant L1 caches are 4-way associative with 64 bytes</i></td></tr>
<tr><th id="117">117</th><td><i>// lines.</i></td></tr>
<tr><th id="118">118</th><td><i>// Constant cache is shared with 4 CUs.</i></td></tr>
<tr><th id="119">119</th><td><i>// For texture sampling, the address generation unit receives 4 texture</i></td></tr>
<tr><th id="120">120</th><td><i>// addresses per cycle, thus we could expect texture sampling latency to be</i></td></tr>
<tr><th id="121">121</th><td><i>// equivalent to 4 instructions in the very best case (a VGPR is 64 work items,</i></td></tr>
<tr><th id="122">122</th><td><i>// instructions in a wavefront group are executed every 4 cycles),</i></td></tr>
<tr><th id="123">123</th><td><i>// or 16 instructions if the other wavefronts associated to the 3 other VALUs</i></td></tr>
<tr><th id="124">124</th><td><i>// of the CU do texture sampling too. (Don't take these figures too seriously,</i></td></tr>
<tr><th id="125">125</th><td><i>// as I'm not 100% sure of the computation)</i></td></tr>
<tr><th id="126">126</th><td><i>// Data exports should get similar latency.</i></td></tr>
<tr><th id="127">127</th><td><i>// For constant loading, the cache is shader with 4 CUs.</i></td></tr>
<tr><th id="128">128</th><td><i>// The doc says "a throughput of 16B/cycle for each of the 4 Compute Unit"</i></td></tr>
<tr><th id="129">129</th><td><i>// I guess if the other CU don't read the cache, it can go up to 64B/cycle.</i></td></tr>
<tr><th id="130">130</th><td><i>// It means a simple s_buffer_load should take one instruction to hide, as</i></td></tr>
<tr><th id="131">131</th><td><i>// well as a s_buffer_loadx2 and potentially a s_buffer_loadx8 if on the same</i></td></tr>
<tr><th id="132">132</th><td><i>// cache line.</i></td></tr>
<tr><th id="133">133</th><td><i>//</i></td></tr>
<tr><th id="134">134</th><td><i>// As of today the driver doesn't preload the constants in cache, thus the</i></td></tr>
<tr><th id="135">135</th><td><i>// first loads get extra latency. The doc says global memory access can be</i></td></tr>
<tr><th id="136">136</th><td><i>// 300-600 cycles. We do not specially take that into account when scheduling</i></td></tr>
<tr><th id="137">137</th><td><i>// As we expect the driver to be able to preload the constants soon.</i></td></tr>
<tr><th id="138">138</th><td><i></i></td></tr>
<tr><th id="139">139</th><td><i>// common code //</i></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#<span data-ppcond="141">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>static</em> <em>const</em> <em>char</em> *<dfn class="tu decl def" id="_ZL12getReasonStrN4llvm20SIScheduleCandReasonE" title='getReasonStr' data-type='const char * getReasonStr(llvm::SIScheduleCandReason Reason)' data-ref="_ZL12getReasonStrN4llvm20SIScheduleCandReasonE">getReasonStr</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a> <dfn class="local col1 decl" id="1Reason" title='Reason' data-type='llvm::SIScheduleCandReason' data-ref="1Reason">Reason</dfn>) {</td></tr>
<tr><th id="144">144</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1Reason" title='Reason' data-ref="1Reason">Reason</a>) {</td></tr>
<tr><th id="145">145</th><td>  <b>case</b> <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::NoCand" title='llvm::SIScheduleCandReason::NoCand' data-ref="llvm::SIScheduleCandReason::NoCand">NoCand</a>:         <b>return</b> <q>"NOCAND"</q>;</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::RegUsage" title='llvm::SIScheduleCandReason::RegUsage' data-ref="llvm::SIScheduleCandReason::RegUsage">RegUsage</a>:       <b>return</b> <q>"REGUSAGE"</q>;</td></tr>
<tr><th id="147">147</th><td>  <b>case</b> <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Latency" title='llvm::SIScheduleCandReason::Latency' data-ref="llvm::SIScheduleCandReason::Latency">Latency</a>:        <b>return</b> <q>"LATENCY"</q>;</td></tr>
<tr><th id="148">148</th><td>  <b>case</b> <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Successor" title='llvm::SIScheduleCandReason::Successor' data-ref="llvm::SIScheduleCandReason::Successor">Successor</a>:      <b>return</b> <q>"SUCCESSOR"</q>;</td></tr>
<tr><th id="149">149</th><td>  <b>case</b> <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Depth" title='llvm::SIScheduleCandReason::Depth' data-ref="llvm::SIScheduleCandReason::Depth">Depth</a>:          <b>return</b> <q>"DEPTH"</q>;</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::NodeOrder" title='llvm::SIScheduleCandReason::NodeOrder' data-ref="llvm::SIScheduleCandReason::NodeOrder">NodeOrder</a>:      <b>return</b> <q>"ORDER"</q>;</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reason!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 152)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reason!"</q>);</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="141">endif</span></u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="158">158</th><td><b>namespace</b> <span class="namespace">SISched</span> {</td></tr>
<tr><th id="159">159</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryLess' data-type='bool llvm::SISched::tryLess(int TryVal, int CandVal, llvm::SISchedulerCandidate &amp; TryCand, llvm::SISchedulerCandidate &amp; Cand, llvm::SIScheduleCandReason Reason)' data-ref="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryLess</dfn>(<em>int</em> <dfn class="local col2 decl" id="2TryVal" title='TryVal' data-type='int' data-ref="2TryVal">TryVal</dfn>, <em>int</em> <dfn class="local col3 decl" id="3CandVal" title='CandVal' data-type='int' data-ref="3CandVal">CandVal</dfn>,</td></tr>
<tr><th id="160">160</th><td>                    <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate" title='llvm::SISchedulerCandidate' data-ref="llvm::SISchedulerCandidate">SISchedulerCandidate</a> &amp;<dfn class="local col4 decl" id="4TryCand" title='TryCand' data-type='llvm::SISchedulerCandidate &amp;' data-ref="4TryCand">TryCand</dfn>,</td></tr>
<tr><th id="161">161</th><td>                    <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate" title='llvm::SISchedulerCandidate' data-ref="llvm::SISchedulerCandidate">SISchedulerCandidate</a> &amp;<dfn class="local col5 decl" id="5Cand" title='Cand' data-type='llvm::SISchedulerCandidate &amp;' data-ref="5Cand">Cand</dfn>,</td></tr>
<tr><th id="162">162</th><td>                    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a> <dfn class="local col6 decl" id="6Reason" title='Reason' data-type='llvm::SIScheduleCandReason' data-ref="6Reason">Reason</dfn>) {</td></tr>
<tr><th id="163">163</th><td>  <b>if</b> (<a class="local col2 ref" href="#2TryVal" title='TryVal' data-ref="2TryVal">TryVal</a> &lt; <a class="local col3 ref" href="#3CandVal" title='CandVal' data-ref="3CandVal">CandVal</a>) {</td></tr>
<tr><th id="164">164</th><td>    <a class="local col4 ref" href="#4TryCand" title='TryCand' data-ref="4TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="local col6 ref" href="#6Reason" title='Reason' data-ref="6Reason">Reason</a>;</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (<a class="local col2 ref" href="#2TryVal" title='TryVal' data-ref="2TryVal">TryVal</a> &gt; <a class="local col3 ref" href="#3CandVal" title='CandVal' data-ref="3CandVal">CandVal</a>) {</td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<a class="local col5 ref" href="#5Cand" title='Cand' data-ref="5Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> &gt; <a class="local col6 ref" href="#6Reason" title='Reason' data-ref="6Reason">Reason</a>)</td></tr>
<tr><th id="169">169</th><td>      <a class="local col5 ref" href="#5Cand" title='Cand' data-ref="5Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="local col6 ref" href="#6Reason" title='Reason' data-ref="6Reason">Reason</a>;</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td>  <a class="local col5 ref" href="#5Cand" title='Cand' data-ref="5Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm20SISchedulerCandidate9setRepeatENS_20SIScheduleCandReasonE" title='llvm::SISchedulerCandidate::setRepeat' data-ref="_ZN4llvm20SISchedulerCandidate9setRepeatENS_20SIScheduleCandReasonE">setRepeat</a>(<a class="local col6 ref" href="#6Reason" title='Reason' data-ref="6Reason">Reason</a>);</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryGreater' data-type='bool llvm::SISched::tryGreater(int TryVal, int CandVal, llvm::SISchedulerCandidate &amp; TryCand, llvm::SISchedulerCandidate &amp; Cand, llvm::SIScheduleCandReason Reason)' data-ref="_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryGreater</dfn>(<em>int</em> <dfn class="local col7 decl" id="7TryVal" title='TryVal' data-type='int' data-ref="7TryVal">TryVal</dfn>, <em>int</em> <dfn class="local col8 decl" id="8CandVal" title='CandVal' data-type='int' data-ref="8CandVal">CandVal</dfn>,</td></tr>
<tr><th id="177">177</th><td>                       <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate" title='llvm::SISchedulerCandidate' data-ref="llvm::SISchedulerCandidate">SISchedulerCandidate</a> &amp;<dfn class="local col9 decl" id="9TryCand" title='TryCand' data-type='llvm::SISchedulerCandidate &amp;' data-ref="9TryCand">TryCand</dfn>,</td></tr>
<tr><th id="178">178</th><td>                       <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate" title='llvm::SISchedulerCandidate' data-ref="llvm::SISchedulerCandidate">SISchedulerCandidate</a> &amp;<dfn class="local col0 decl" id="10Cand" title='Cand' data-type='llvm::SISchedulerCandidate &amp;' data-ref="10Cand">Cand</dfn>,</td></tr>
<tr><th id="179">179</th><td>                       <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a> <dfn class="local col1 decl" id="11Reason" title='Reason' data-type='llvm::SIScheduleCandReason' data-ref="11Reason">Reason</dfn>) {</td></tr>
<tr><th id="180">180</th><td>  <b>if</b> (<a class="local col7 ref" href="#7TryVal" title='TryVal' data-ref="7TryVal">TryVal</a> &gt; <a class="local col8 ref" href="#8CandVal" title='CandVal' data-ref="8CandVal">CandVal</a>) {</td></tr>
<tr><th id="181">181</th><td>    <a class="local col9 ref" href="#9TryCand" title='TryCand' data-ref="9TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="local col1 ref" href="#11Reason" title='Reason' data-ref="11Reason">Reason</a>;</td></tr>
<tr><th id="182">182</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (<a class="local col7 ref" href="#7TryVal" title='TryVal' data-ref="7TryVal">TryVal</a> &lt; <a class="local col8 ref" href="#8CandVal" title='CandVal' data-ref="8CandVal">CandVal</a>) {</td></tr>
<tr><th id="185">185</th><td>    <b>if</b> (<a class="local col0 ref" href="#10Cand" title='Cand' data-ref="10Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> &gt; <a class="local col1 ref" href="#11Reason" title='Reason' data-ref="11Reason">Reason</a>)</td></tr>
<tr><th id="186">186</th><td>      <a class="local col0 ref" href="#10Cand" title='Cand' data-ref="10Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="local col1 ref" href="#11Reason" title='Reason' data-ref="11Reason">Reason</a>;</td></tr>
<tr><th id="187">187</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="188">188</th><td>  }</td></tr>
<tr><th id="189">189</th><td>  <a class="local col0 ref" href="#10Cand" title='Cand' data-ref="10Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm20SISchedulerCandidate9setRepeatENS_20SIScheduleCandReasonE" title='llvm::SISchedulerCandidate::setRepeat' data-ref="_ZN4llvm20SISchedulerCandidate9setRepeatENS_20SIScheduleCandReasonE">setRepeat</a>(<a class="local col1 ref" href="#11Reason" title='Reason' data-ref="11Reason">Reason</a>);</td></tr>
<tr><th id="190">190</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td>} <i>// end namespace SISched</i></td></tr>
<tr><th id="193">193</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>// SIScheduleBlock //</i></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock7addUnitEPNS_5SUnitE" title='llvm::SIScheduleBlock::addUnit' data-ref="_ZN4llvm15SIScheduleBlock7addUnitEPNS_5SUnitE">addUnit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="12SU" title='SU' data-type='llvm::SUnit *' data-ref="12SU">SU</dfn>) {</td></tr>
<tr><th id="198">198</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::NodeNum2Index" title='llvm::SIScheduleBlock::NodeNum2Index' data-ref="llvm::SIScheduleBlock::NodeNum2Index">NodeNum2Index</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col2 ref" href="#12SU" title='SU' data-ref="12SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="199">199</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#12SU" title='SU' data-ref="12SU">SU</a>);</td></tr>
<tr><th id="200">200</th><td>}</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#<span data-ppcond="202">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="203">203</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock14traceCandidateERKNS0_16SISchedCandidateE" title='llvm::SIScheduleBlock::traceCandidate' data-ref="_ZN4llvm15SIScheduleBlock14traceCandidateERKNS0_16SISchedCandidateE">traceCandidate</dfn>(<em>const</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col3 decl" id="13Cand" title='Cand' data-type='const llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="13Cand">Cand</dfn>) {</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#13Cand" title='Cand' data-ref="13Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu ref" href="#_ZL12getReasonStrN4llvm20SIScheduleCandReasonE" title='getReasonStr' data-use='c' data-ref="_ZL12getReasonStrN4llvm20SIScheduleCandReasonE">getReasonStr</a>(<a class="local col3 ref" href="#13Cand" title='Cand' data-ref="13Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a>);</td></tr>
<tr><th id="206">206</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td><u>#<span data-ppcond="202">endif</span></u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock19tryCandidateTopDownERNS0_16SISchedCandidateES2_" title='llvm::SIScheduleBlock::tryCandidateTopDown' data-ref="_ZN4llvm15SIScheduleBlock19tryCandidateTopDownERNS0_16SISchedCandidateES2_">tryCandidateTopDown</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col4 decl" id="14Cand" title='Cand' data-type='llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="14Cand">Cand</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                          <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col5 decl" id="15TryCand" title='TryCand' data-type='llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="15TryCand">TryCand</dfn>) {</td></tr>
<tr><th id="212">212</th><td>  <i>// Initialize the candidate if needed.</i></td></tr>
<tr><th id="213">213</th><td>  <b>if</b> (!<a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock16SISchedCandidate7isValidEv" title='llvm::SIScheduleBlock::SISchedCandidate::isValid' data-ref="_ZNK4llvm15SIScheduleBlock16SISchedCandidate7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="214">214</th><td>    <a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::NodeOrder" title='llvm::SIScheduleCandReason::NodeOrder' data-ref="llvm::SIScheduleCandReason::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="215">215</th><td>    <b>return</b>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (<a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage">SGPRUsage</a> &gt; <var>60</var> &amp;&amp;</td></tr>
<tr><th id="219">219</th><td>      <span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryLess' data-use='c' data-ref="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryLess</a>(<a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage">SGPRUsage</a>, <a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage">SGPRUsage</a>,</td></tr>
<tr><th id="220">220</th><td>                       <span class='refarg'><a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::RegUsage" title='llvm::SIScheduleCandReason::RegUsage' data-ref="llvm::SIScheduleCandReason::RegUsage">RegUsage</a>))</td></tr>
<tr><th id="221">221</th><td>    <b>return</b>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i>// Schedule low latency instructions as top as possible.</i></td></tr>
<tr><th id="224">224</th><td><i>  // Order of priority is:</i></td></tr>
<tr><th id="225">225</th><td><i>  // . Low latency instructions which do not depend on other low latency</i></td></tr>
<tr><th id="226">226</th><td><i>  //   instructions we haven't waited for</i></td></tr>
<tr><th id="227">227</th><td><i>  // . Other instructions which do not depend on low latency instructions</i></td></tr>
<tr><th id="228">228</th><td><i>  //   we haven't waited for</i></td></tr>
<tr><th id="229">229</th><td><i>  // . Low latencies</i></td></tr>
<tr><th id="230">230</th><td><i>  // . All other instructions</i></td></tr>
<tr><th id="231">231</th><td><i>  // Goal is to get: low latency instructions - independent instructions</i></td></tr>
<tr><th id="232">232</th><td><i>  //     - (eventually some more low latency instructions)</i></td></tr>
<tr><th id="233">233</th><td><i>  //     - instructions that depend on the first low latency instructions.</i></td></tr>
<tr><th id="234">234</th><td><i>  // If in the block there is a lot of constant loads, the SGPR usage</i></td></tr>
<tr><th id="235">235</th><td><i>  // could go quite high, thus above the arbitrary limit of 60 will encourage</i></td></tr>
<tr><th id="236">236</th><td><i>  // use the already loaded constants (in order to release some SGPRs) before</i></td></tr>
<tr><th id="237">237</th><td><i>  // loading more.</i></td></tr>
<tr><th id="238">238</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryLess' data-use='c' data-ref="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryLess</a>(<a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a>,</td></tr>
<tr><th id="239">239</th><td>                       <a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a>,</td></tr>
<tr><th id="240">240</th><td>                       <span class='refarg'><a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a></span>, <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Depth" title='llvm::SIScheduleCandReason::Depth' data-ref="llvm::SIScheduleCandReason::Depth">Depth</a>))</td></tr>
<tr><th id="241">241</th><td>    <b>return</b>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryGreater' data-use='c' data-ref="_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryGreater</a>(<a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency" title='llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency' data-ref="llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency">IsLowLatency</a>, <a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency" title='llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency' data-ref="llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency">IsLowLatency</a>,</td></tr>
<tr><th id="244">244</th><td>                          <span class='refarg'><a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a></span>, <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Depth" title='llvm::SIScheduleCandReason::Depth' data-ref="llvm::SIScheduleCandReason::Depth">Depth</a>))</td></tr>
<tr><th id="245">245</th><td>    <b>return</b>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <b>if</b> (<a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency" title='llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency' data-ref="llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency">IsLowLatency</a> &amp;&amp;</td></tr>
<tr><th id="248">248</th><td>      <span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryLess' data-use='c' data-ref="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryLess</a>(<a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset" title='llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset' data-ref="llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset">LowLatencyOffset</a>, <a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset" title='llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset' data-ref="llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset">LowLatencyOffset</a>,</td></tr>
<tr><th id="249">249</th><td>                       <span class='refarg'><a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a></span>, <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Depth" title='llvm::SIScheduleCandReason::Depth' data-ref="llvm::SIScheduleCandReason::Depth">Depth</a>))</td></tr>
<tr><th id="250">250</th><td>    <b>return</b>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryLess' data-use='c' data-ref="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryLess</a>(<a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage">VGPRUsage</a>, <a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage">VGPRUsage</a>,</td></tr>
<tr><th id="253">253</th><td>                       <span class='refarg'><a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::RegUsage" title='llvm::SIScheduleCandReason::RegUsage' data-ref="llvm::SIScheduleCandReason::RegUsage">RegUsage</a>))</td></tr>
<tr><th id="254">254</th><td>    <b>return</b>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <i>// Fall through to original instruction order.</i></td></tr>
<tr><th id="257">257</th><td>  <b>if</b> (<a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col4 ref" href="#14Cand" title='Cand' data-ref="14Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>) {</td></tr>
<tr><th id="258">258</th><td>    <a class="local col5 ref" href="#15TryCand" title='TryCand' data-ref="15TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::NodeOrder" title='llvm::SIScheduleCandReason::NodeOrder' data-ref="llvm::SIScheduleCandReason::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock8pickNodeEv" title='llvm::SIScheduleBlock::pickNode' data-ref="_ZN4llvm15SIScheduleBlock8pickNodeEv">pickNode</dfn>() {</td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> <a class="ref fake" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock16SISchedCandidateC1Ev" title='llvm::SIScheduleBlock::SISchedCandidate::SISchedCandidate' data-ref="_ZN4llvm15SIScheduleBlock16SISchedCandidateC1Ev"></a><dfn class="local col6 decl" id="16TopCand" title='TopCand' data-type='llvm::SIScheduleBlock::SISchedCandidate' data-ref="16TopCand">TopCand</dfn>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col7 decl" id="17SU" title='SU' data-type='llvm::SUnit *' data-ref="17SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>) {</td></tr>
<tr><th id="266">266</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> <a class="ref fake" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock16SISchedCandidateC1Ev" title='llvm::SIScheduleBlock::SISchedCandidate::SISchedCandidate' data-ref="_ZN4llvm15SIScheduleBlock16SISchedCandidateC1Ev"></a><dfn class="local col8 decl" id="18TryCand" title='TryCand' data-type='llvm::SIScheduleBlock::SISchedCandidate' data-ref="18TryCand">TryCand</dfn>;</td></tr>
<tr><th id="267">267</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col9 decl" id="19pressure" title='pressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="19pressure">pressure</dfn>;</td></tr>
<tr><th id="268">268</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="20MaxPressure" title='MaxPressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="20MaxPressure">MaxPressure</dfn>;</td></tr>
<tr><th id="269">269</th><td>    <i>// Predict register usage after this instruction.</i></td></tr>
<tr><th id="270">270</th><td>    <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</a> = <a class="local col7 ref" href="#17SU" title='SU' data-ref="17SU">SU</a>;</td></tr>
<tr><th id="271">271</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopRPTracker" title='llvm::SIScheduleBlock::TopRPTracker' data-ref="llvm::SIScheduleBlock::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getDownwardPressure</a>(<a class="local col7 ref" href="#17SU" title='SU' data-ref="17SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col9 ref" href="#19pressure" title='pressure' data-ref="19pressure">pressure</a></span>, <span class='refarg'><a class="local col0 ref" href="#20MaxPressure" title='MaxPressure' data-ref="20MaxPressure">MaxPressure</a></span>);</td></tr>
<tr><th id="272">272</th><td>    <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage">SGPRUsage</a> = <a class="local col9 ref" href="#19pressure" title='pressure' data-ref="19pressure">pressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv" title='llvm::SIScheduleDAGMI::getSGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv">getSGPRSetID</a>()]</a>;</td></tr>
<tr><th id="273">273</th><td>    <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage">VGPRUsage</a> = <a class="local col9 ref" href="#19pressure" title='pressure' data-ref="19pressure">pressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv" title='llvm::SIScheduleDAGMI::getVGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv">getVGPRSetID</a>()]</a>;</td></tr>
<tr><th id="274">274</th><td>    <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency" title='llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency' data-ref="llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency">IsLowLatency</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsLowLatencySU" title='llvm::SIScheduleDAGMI::IsLowLatencySU' data-ref="llvm::SIScheduleDAGMI::IsLowLatencySU">IsLowLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#17SU" title='SU' data-ref="17SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="275">275</th><td>    <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset" title='llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset' data-ref="llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset">LowLatencyOffset</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::LowLatencyOffset" title='llvm::SIScheduleDAGMI::LowLatencyOffset' data-ref="llvm::SIScheduleDAGMI::LowLatencyOffset">LowLatencyOffset</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#17SU" title='SU' data-ref="17SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="276">276</th><td>    <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a> =</td></tr>
<tr><th id="277">277</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::NodeNum2Index" title='llvm::SIScheduleBlock::NodeNum2Index' data-ref="llvm::SIScheduleBlock::NodeNum2Index">NodeNum2Index</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col7 ref" href="#17SU" title='SU' data-ref="17SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>]</a>;</td></tr>
<tr><th id="278">278</th><td>    <a class="member" href="#_ZN4llvm15SIScheduleBlock19tryCandidateTopDownERNS0_16SISchedCandidateES2_" title='llvm::SIScheduleBlock::tryCandidateTopDown' data-ref="_ZN4llvm15SIScheduleBlock19tryCandidateTopDownERNS0_16SISchedCandidateES2_">tryCandidateTopDown</a>(<span class='refarg'><a class="local col6 ref" href="#16TopCand" title='TopCand' data-ref="16TopCand">TopCand</a></span>, <span class='refarg'><a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a></span>);</td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (<a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> != <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::NoCand" title='llvm::SIScheduleCandReason::NoCand' data-ref="llvm::SIScheduleCandReason::NoCand">NoCand</a>)</td></tr>
<tr><th id="280">280</th><td>      <a class="local col6 ref" href="#16TopCand" title='TopCand' data-ref="16TopCand">TopCand</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock16SISchedCandidate7setBestERS1_" title='llvm::SIScheduleBlock::SISchedCandidate::setBest' data-ref="_ZN4llvm15SIScheduleBlock16SISchedCandidate7setBestERS1_">setBest</a>(<span class='refarg'><a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand">TryCand</a></span>);</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <b>return</b> <a class="local col6 ref" href="#16TopCand" title='TopCand' data-ref="16TopCand">TopCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>// Schedule something valid.</i></td></tr>
<tr><th id="288">288</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock12fastScheduleEv" title='llvm::SIScheduleBlock::fastSchedule' data-ref="_ZN4llvm15SIScheduleBlock12fastScheduleEv">fastSchedule</dfn>() {</td></tr>
<tr><th id="289">289</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="290">290</th><td>  <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</a>)</td></tr>
<tr><th id="291">291</th><td>    <a class="member" href="#_ZN4llvm15SIScheduleBlock12undoScheduleEv" title='llvm::SIScheduleBlock::undoSchedule' data-ref="_ZN4llvm15SIScheduleBlock12undoScheduleEv">undoSchedule</a>();</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col1 decl" id="21SU" title='SU' data-type='llvm::SUnit *' data-ref="21SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>) {</td></tr>
<tr><th id="294">294</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21SU" title='SU' data-ref="21SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>)</td></tr>
<tr><th id="295">295</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#21SU" title='SU' data-ref="21SU">SU</a>);</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <b>while</b> (!<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="299">299</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="22SU" title='SU' data-type='llvm::SUnit *' data-ref="22SU">SU</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="300">300</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::ScheduledSUnits" title='llvm::SIScheduleBlock::ScheduledSUnits' data-ref="llvm::SIScheduleBlock::ScheduledSUnits">ScheduledSUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#22SU" title='SU' data-ref="22SU">SU</a>);</td></tr>
<tr><th id="301">301</th><td>    <a class="member" href="#_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE" title='llvm::SIScheduleBlock::nodeScheduled' data-ref="_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE">nodeScheduled</a>(<a class="local col2 ref" href="#22SU" title='SU' data-ref="22SU">SU</a>);</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</a> = <b>true</b>;</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i  data-doc="_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE">// Returns if the register was set between first and last.</i></td></tr>
<tr><th id="308">308</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE" title='isDefBetween' data-type='bool isDefBetween(unsigned int Reg, llvm::SlotIndex First, llvm::SlotIndex Last, const llvm::MachineRegisterInfo * MRI, const llvm::LiveIntervals * LIS)' data-ref="_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE">isDefBetween</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn>,</td></tr>
<tr><th id="309">309</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="24First" title='First' data-type='llvm::SlotIndex' data-ref="24First">First</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="25Last" title='Last' data-type='llvm::SlotIndex' data-ref="25Last">Last</dfn>,</td></tr>
<tr><th id="310">310</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="26MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="26MRI">MRI</dfn>,</td></tr>
<tr><th id="311">311</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col7 decl" id="27LIS" title='LIS' data-type='const llvm::LiveIntervals *' data-ref="27LIS">LIS</dfn>) {</td></tr>
<tr><th id="312">312</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a></td></tr>
<tr><th id="313">313</th><td>       <dfn class="local col8 decl" id="28UI" title='UI' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="28UI">UI</dfn> = <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>),</td></tr>
<tr><th id="314">314</th><td>       <dfn class="local col9 decl" id="29UE" title='UE' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="29UE">UE</dfn> = <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>(); <a class="local col8 ref" href="#28UI" title='UI' data-ref="28UI">UI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#29UE" title='UE' data-ref="29UE">UE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col8 ref" href="#28UI" title='UI' data-ref="28UI">UI</a>) {</td></tr>
<tr><th id="315">315</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="30MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col8 ref" href="#28UI" title='UI' data-ref="28UI">UI</a>;</td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="317">317</th><td>      <b>continue</b>;</td></tr>
<tr><th id="318">318</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="31InstSlot" title='InstSlot' data-type='llvm::SlotIndex' data-ref="31InstSlot">InstSlot</dfn> = <a class="local col7 ref" href="#27LIS" title='LIS' data-ref="27LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="local col1 ref" href="#31InstSlot" title='InstSlot' data-ref="31InstSlot">InstSlot</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#24First" title='First' data-ref="24First">First</a> &amp;&amp; <a class="local col1 ref" href="#31InstSlot" title='InstSlot' data-ref="31InstSlot">InstSlot</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#25Last" title='Last' data-ref="25Last">Last</a>)</td></tr>
<tr><th id="320">320</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="321">321</th><td>  }</td></tr>
<tr><th id="322">322</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="323">323</th><td>}</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::SIScheduleBlock::initRegPressure' data-ref="_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">initRegPressure</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="32BeginBlock" title='BeginBlock' data-type='MachineBasicBlock::iterator' data-ref="32BeginBlock">BeginBlock</dfn>,</td></tr>
<tr><th id="326">326</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="33EndBlock" title='EndBlock' data-type='MachineBasicBlock::iterator' data-ref="33EndBlock">EndBlock</dfn>) {</td></tr>
<tr><th id="327">327</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> <a class="ref fake" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#68" title='llvm::IntervalPressure::IntervalPressure' data-ref="_ZN4llvm16IntervalPressureC1Ev"></a><dfn class="local col4 decl" id="34Pressure" title='Pressure' data-type='llvm::IntervalPressure' data-ref="34Pressure">Pressure</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#68" title='llvm::IntervalPressure::IntervalPressure' data-ref="_ZN4llvm16IntervalPressureC1Ev"></a><dfn class="local col5 decl" id="35BotPressure" title='BotPressure' data-type='llvm::IntervalPressure' data-ref="35BotPressure">BotPressure</dfn>;</td></tr>
<tr><th id="328">328</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> <dfn class="local col6 decl" id="36RPTracker" title='RPTracker' data-type='llvm::RegPressureTracker' data-ref="36RPTracker">RPTracker</dfn><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE">(</a><a class="local col4 ref" href="#34Pressure" title='Pressure' data-ref="34Pressure">Pressure</a>), <dfn class="local col7 decl" id="37BotRPTracker" title='BotRPTracker' data-type='llvm::RegPressureTracker' data-ref="37BotRPTracker">BotRPTracker</dfn><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE">(</a><a class="local col5 ref" href="#35BotPressure" title='BotPressure' data-ref="35BotPressure">BotPressure</a>);</td></tr>
<tr><th id="329">329</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col8 decl" id="38LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="38LIS">LIS</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getLISEv" title='llvm::SIScheduleDAGMI::getLIS' data-ref="_ZN4llvm15SIScheduleDAGMI6getLISEv">getLIS</a>();</td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="39MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="39MRI">MRI</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getMRIEv" title='llvm::SIScheduleDAGMI::getMRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="331">331</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE" title='llvm::SIScheduleDAGMI::initRPTracker' data-ref="_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE">initRPTracker</a>(<span class='refarg'><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopRPTracker" title='llvm::SIScheduleBlock::TopRPTracker' data-ref="llvm::SIScheduleBlock::TopRPTracker">TopRPTracker</a></span>);</td></tr>
<tr><th id="332">332</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE" title='llvm::SIScheduleDAGMI::initRPTracker' data-ref="_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE">initRPTracker</a>(<span class='refarg'><a class="local col7 ref" href="#37BotRPTracker" title='BotRPTracker' data-ref="37BotRPTracker">BotRPTracker</a></span>);</td></tr>
<tr><th id="333">333</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE" title='llvm::SIScheduleDAGMI::initRPTracker' data-ref="_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE">initRPTracker</a>(<span class='refarg'><a class="local col6 ref" href="#36RPTracker" title='RPTracker' data-ref="36RPTracker">RPTracker</a></span>);</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <i>// Goes though all SU. RPTracker captures what had to be alive for the SUs</i></td></tr>
<tr><th id="336">336</th><td><i>  // to execute, and what is still alive at the end.</i></td></tr>
<tr><th id="337">337</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col0 decl" id="40SU" title='SU' data-type='llvm::SUnit *' data-ref="40SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::ScheduledSUnits" title='llvm::SIScheduleBlock::ScheduledSUnits' data-ref="llvm::SIScheduleBlock::ScheduledSUnits">ScheduledSUnits</a>) {</td></tr>
<tr><th id="338">338</th><td>    <a class="local col6 ref" href="#36RPTracker" title='RPTracker' data-ref="36RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#40SU" title='SU' data-ref="40SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="339">339</th><td>    <a class="local col6 ref" href="#36RPTracker" title='RPTracker' data-ref="36RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker7advanceEv" title='llvm::RegPressureTracker::advance' data-ref="_ZN4llvm18RegPressureTracker7advanceEv">advance</a>();</td></tr>
<tr><th id="340">340</th><td>  }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <i>// Close the RPTracker to finalize live ins/outs.</i></td></tr>
<tr><th id="343">343</th><td>  <a class="local col6 ref" href="#36RPTracker" title='RPTracker' data-ref="36RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11closeRegionEv" title='llvm::RegPressureTracker::closeRegion' data-ref="_ZN4llvm18RegPressureTracker11closeRegionEv">closeRegion</a>();</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <i>// Initialize the live ins and live outs.</i></td></tr>
<tr><th id="346">346</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopRPTracker" title='llvm::SIScheduleBlock::TopRPTracker' data-ref="llvm::SIScheduleBlock::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::addLiveRegs' data-ref="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE">addLiveRegs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#36RPTracker" title='RPTracker' data-ref="36RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>);</td></tr>
<tr><th id="347">347</th><td>  <a class="local col7 ref" href="#37BotRPTracker" title='BotRPTracker' data-ref="37BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::addLiveRegs' data-ref="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE">addLiveRegs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#36RPTracker" title='RPTracker' data-ref="36RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>);</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <i>// Do not Track Physical Registers, because it messes up.</i></td></tr>
<tr><th id="350">350</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="41RegMaskPair" title='RegMaskPair' data-type='const llvm::RegisterMaskPair &amp;' data-ref="41RegMaskPair">RegMaskPair</dfn> : <a class="local col6 ref" href="#36RPTracker" title='RPTracker' data-ref="36RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>) {</td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#41RegMaskPair" title='RegMaskPair' data-ref="41RegMaskPair">RegMaskPair</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>))</td></tr>
<tr><th id="352">352</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveInRegs" title='llvm::SIScheduleBlock::LiveInRegs' data-ref="llvm::SIScheduleBlock::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col1 ref" href="#41RegMaskPair" title='RegMaskPair' data-ref="41RegMaskPair">RegMaskPair</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>);</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveOutRegs" title='llvm::SIScheduleBlock::LiveOutRegs' data-ref="llvm::SIScheduleBlock::LiveOutRegs">LiveOutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5clearEv" title='std::set::clear' data-ref="_ZNSt3set5clearEv">clear</a>();</td></tr>
<tr><th id="355">355</th><td>  <i>// There is several possibilities to distinguish:</i></td></tr>
<tr><th id="356">356</th><td><i>  // 1) Reg is not input to any instruction in the block, but is output of one</i></td></tr>
<tr><th id="357">357</th><td><i>  // 2) 1) + read in the block and not needed after it</i></td></tr>
<tr><th id="358">358</th><td><i>  // 3) 1) + read in the block but needed in another block</i></td></tr>
<tr><th id="359">359</th><td><i>  // 4) Reg is input of an instruction but another block will read it too</i></td></tr>
<tr><th id="360">360</th><td><i>  // 5) Reg is input of an instruction and then rewritten in the block.</i></td></tr>
<tr><th id="361">361</th><td><i>  //    result is not read in the block (implies used in another block)</i></td></tr>
<tr><th id="362">362</th><td><i>  // 6) Reg is input of an instruction and then rewritten in the block.</i></td></tr>
<tr><th id="363">363</th><td><i>  //    result is read in the block and not needed in another block</i></td></tr>
<tr><th id="364">364</th><td><i>  // 7) Reg is input of an instruction and then rewritten in the block.</i></td></tr>
<tr><th id="365">365</th><td><i>  //    result is read in the block but also needed in another block</i></td></tr>
<tr><th id="366">366</th><td><i>  // LiveInRegs will contains all the regs in situation 4, 5, 6, 7</i></td></tr>
<tr><th id="367">367</th><td><i>  // We want LiveOutRegs to contain only Regs whose content will be read after</i></td></tr>
<tr><th id="368">368</th><td><i>  // in another block, and whose content was written in the current block,</i></td></tr>
<tr><th id="369">369</th><td><i>  // that is we want it to get 1, 3, 5, 7</i></td></tr>
<tr><th id="370">370</th><td><i>  // Since we made the MIs of a block to be packed all together before</i></td></tr>
<tr><th id="371">371</th><td><i>  // scheduling, then the LiveIntervals were correct, and the RPTracker was</i></td></tr>
<tr><th id="372">372</th><td><i>  // able to correctly handle 5 vs 6, 2 vs 3.</i></td></tr>
<tr><th id="373">373</th><td><i>  // (Note: This is not sufficient for RPTracker to not do mistakes for case 4)</i></td></tr>
<tr><th id="374">374</th><td><i>  // The RPTracker's LiveOutRegs has 1, 3, (some correct or incorrect)4, 5, 7</i></td></tr>
<tr><th id="375">375</th><td><i>  // Comparing to LiveInRegs is not sufficient to differenciate 4 vs 5, 7</i></td></tr>
<tr><th id="376">376</th><td><i>  // The use of findDefBetween removes the case 4.</i></td></tr>
<tr><th id="377">377</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="42RegMaskPair" title='RegMaskPair' data-type='const llvm::RegisterMaskPair &amp;' data-ref="42RegMaskPair">RegMaskPair</dfn> : <a class="local col6 ref" href="#36RPTracker" title='RPTracker' data-ref="36RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>) {</td></tr>
<tr><th id="378">378</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='unsigned int' data-ref="43Reg">Reg</dfn> = <a class="local col2 ref" href="#42RegMaskPair" title='RegMaskPair' data-ref="42RegMaskPair">RegMaskPair</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="379">379</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="380">380</th><td>        <a class="tu ref" href="#_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE" title='isDefBetween' data-use='c' data-ref="_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE">isDefBetween</a>(<a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg">Reg</a>, <a class="local col8 ref" href="#38LIS" title='LIS' data-ref="38LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#32BeginBlock" title='BeginBlock' data-ref="32BeginBlock">BeginBlock</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(),</td></tr>
<tr><th id="381">381</th><td>                     <a class="local col8 ref" href="#38LIS" title='LIS' data-ref="38LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#33EndBlock" title='EndBlock' data-ref="33EndBlock">EndBlock</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(), <a class="local col9 ref" href="#39MRI" title='MRI' data-ref="39MRI">MRI</a>,</td></tr>
<tr><th id="382">382</th><td>                     <a class="local col8 ref" href="#38LIS" title='LIS' data-ref="38LIS">LIS</a>)) {</td></tr>
<tr><th id="383">383</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveOutRegs" title='llvm::SIScheduleBlock::LiveOutRegs' data-ref="llvm::SIScheduleBlock::LiveOutRegs">LiveOutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg">Reg</a>);</td></tr>
<tr><th id="384">384</th><td>    }</td></tr>
<tr><th id="385">385</th><td>  }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i>// Pressure = sum_alive_registers register size</i></td></tr>
<tr><th id="388">388</th><td><i>  // Internally llvm will represent some registers as big 128 bits registers</i></td></tr>
<tr><th id="389">389</th><td><i>  // for example, but they actually correspond to 4 actual 32 bits registers.</i></td></tr>
<tr><th id="390">390</th><td><i>  // Thus Pressure is not equal to num_alive_registers * constant.</i></td></tr>
<tr><th id="391">391</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveInPressure" title='llvm::SIScheduleBlock::LiveInPressure' data-ref="llvm::SIScheduleBlock::LiveInPressure">LiveInPressure</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopPressure" title='llvm::SIScheduleBlock::TopPressure' data-ref="llvm::SIScheduleBlock::TopPressure">TopPressure</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="392">392</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveOutPressure" title='llvm::SIScheduleBlock::LiveOutPressure' data-ref="llvm::SIScheduleBlock::LiveOutPressure">LiveOutPressure</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="local col5 ref" href="#35BotPressure" title='BotPressure' data-ref="35BotPressure">BotPressure</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// Prepares TopRPTracker for top down scheduling.</i></td></tr>
<tr><th id="395">395</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopRPTracker" title='llvm::SIScheduleBlock::TopRPTracker' data-ref="llvm::SIScheduleBlock::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker8closeTopEv" title='llvm::RegPressureTracker::closeTop' data-ref="_ZN4llvm18RegPressureTracker8closeTopEv">closeTop</a>();</td></tr>
<tr><th id="396">396</th><td>}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::SIScheduleBlock::schedule' data-ref="_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">schedule</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="44BeginBlock" title='BeginBlock' data-type='MachineBasicBlock::iterator' data-ref="44BeginBlock">BeginBlock</dfn>,</td></tr>
<tr><th id="399">399</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="45EndBlock" title='EndBlock' data-type='MachineBasicBlock::iterator' data-ref="45EndBlock">EndBlock</dfn>) {</td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (!<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</a>)</td></tr>
<tr><th id="401">401</th><td>    <a class="member" href="#_ZN4llvm15SIScheduleBlock12fastScheduleEv" title='llvm::SIScheduleBlock::fastSchedule' data-ref="_ZN4llvm15SIScheduleBlock12fastScheduleEv">fastSchedule</a>();</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <i>// PreScheduling phase to set LiveIn and LiveOut.</i></td></tr>
<tr><th id="404">404</th><td>  <a class="member" href="#_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::SIScheduleBlock::initRegPressure' data-ref="_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">initRegPressure</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#44BeginBlock" title='BeginBlock' data-ref="44BeginBlock">BeginBlock</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#45EndBlock" title='EndBlock' data-ref="45EndBlock">EndBlock</a>);</td></tr>
<tr><th id="405">405</th><td>  <a class="member" href="#_ZN4llvm15SIScheduleBlock12undoScheduleEv" title='llvm::SIScheduleBlock::undoSchedule' data-ref="_ZN4llvm15SIScheduleBlock12undoScheduleEv">undoSchedule</a>();</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i>// Schedule for real now.</i></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col6 decl" id="46SU" title='SU' data-type='llvm::SUnit *' data-ref="46SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>) {</td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (!<a class="local col6 ref" href="#46SU" title='SU' data-ref="46SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>)</td></tr>
<tr><th id="413">413</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#46SU" title='SU' data-ref="46SU">SU</a>);</td></tr>
<tr><th id="414">414</th><td>  }</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <b>while</b> (!<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="417">417</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="47SU" title='SU' data-type='llvm::SUnit *' data-ref="47SU">SU</dfn> = <a class="member" href="#_ZN4llvm15SIScheduleBlock8pickNodeEv" title='llvm::SIScheduleBlock::pickNode' data-ref="_ZN4llvm15SIScheduleBlock8pickNodeEv">pickNode</a>();</td></tr>
<tr><th id="418">418</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::ScheduledSUnits" title='llvm::SIScheduleBlock::ScheduledSUnits' data-ref="llvm::SIScheduleBlock::ScheduledSUnits">ScheduledSUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#47SU" title='SU' data-ref="47SU">SU</a>);</td></tr>
<tr><th id="419">419</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopRPTracker" title='llvm::SIScheduleBlock::TopRPTracker' data-ref="llvm::SIScheduleBlock::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#47SU" title='SU' data-ref="47SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="420">420</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopRPTracker" title='llvm::SIScheduleBlock::TopRPTracker' data-ref="llvm::SIScheduleBlock::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker7advanceEv" title='llvm::RegPressureTracker::advance' data-ref="_ZN4llvm18RegPressureTracker7advanceEv">advance</a>();</td></tr>
<tr><th id="421">421</th><td>    <a class="member" href="#_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE" title='llvm::SIScheduleBlock::nodeScheduled' data-ref="_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE">nodeScheduled</a>(<a class="local col7 ref" href="#47SU" title='SU' data-ref="47SU">SU</a>);</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i>// TODO: compute InternalAdditionnalPressure.</i></td></tr>
<tr><th id="425">425</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::InternalAdditionnalPressure" title='llvm::SIScheduleBlock::InternalAdditionnalPressure' data-ref="llvm::SIScheduleBlock::InternalAdditionnalPressure">InternalAdditionnalPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopPressure" title='llvm::SIScheduleBlock::TopPressure' data-ref="llvm::SIScheduleBlock::TopPressure">TopPressure</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <i>// Check everything is right.</i></td></tr>
<tr><th id="428">428</th><td><u>#<span data-ppcond="428">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="429">429</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SUnits.size() == ScheduledSUnits.size() &amp;&amp; TopReadySUs.empty()) ? void (0) : __assert_fail (&quot;SUnits.size() == ScheduledSUnits.size() &amp;&amp; TopReadySUs.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 430, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::ScheduledSUnits" title='llvm::SIScheduleBlock::ScheduledSUnits' data-ref="llvm::SIScheduleBlock::ScheduledSUnits">ScheduledSUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &amp;&amp;</td></tr>
<tr><th id="430">430</th><td>            <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>());</td></tr>
<tr><th id="431">431</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col8 decl" id="48SU" title='SU' data-type='llvm::SUnit *' data-ref="48SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>) {</td></tr>
<tr><th id="432">432</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;isScheduled &amp;&amp; SU-&gt;NumPredsLeft == 0) ? void (0) : __assert_fail (&quot;SU-&gt;isScheduled &amp;&amp; SU-&gt;NumPredsLeft == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 433, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#48SU" title='SU' data-ref="48SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> &amp;&amp;</td></tr>
<tr><th id="433">433</th><td>              <a class="local col8 ref" href="#48SU" title='SU' data-ref="48SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var>);</td></tr>
<tr><th id="434">434</th><td>  }</td></tr>
<tr><th id="435">435</th><td><u>#<span data-ppcond="428">endif</span></u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</a> = <b>true</b>;</td></tr>
<tr><th id="438">438</th><td>}</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock12undoScheduleEv" title='llvm::SIScheduleBlock::undoSchedule' data-ref="_ZN4llvm15SIScheduleBlock12undoScheduleEv">undoSchedule</dfn>() {</td></tr>
<tr><th id="441">441</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col9 decl" id="49SU" title='SU' data-type='llvm::SUnit *' data-ref="49SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>) {</td></tr>
<tr><th id="442">442</th><td>    <a class="local col9 ref" href="#49SU" title='SU' data-ref="49SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>false</b>;</td></tr>
<tr><th id="443">443</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col0 decl" id="50Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="50Succ">Succ</dfn> : <a class="local col9 ref" href="#49SU" title='SU' data-ref="49SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="444">444</th><td>      <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::BC" title='llvm::SIScheduleBlock::BC' data-ref="llvm::SIScheduleBlock::BC">BC</a>-&gt;<a class="ref" href="#_ZN4llvm22SIScheduleBlockCreator11isSUInBlockEPNS_5SUnitEj" title='llvm::SIScheduleBlockCreator::isSUInBlock' data-ref="_ZN4llvm22SIScheduleBlockCreator11isSUInBlockEPNS_5SUnitEj">isSUInBlock</a>(<a class="local col0 ref" href="#50Succ" title='Succ' data-ref="50Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::ID" title='llvm::SIScheduleBlock::ID' data-ref="llvm::SIScheduleBlock::ID">ID</a>))</td></tr>
<tr><th id="445">445</th><td>        <a class="member" href="#_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::SIScheduleBlock::undoReleaseSucc' data-ref="_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE">undoReleaseSucc</a>(<a class="local col9 ref" href="#49SU" title='SU' data-ref="49SU">SU</a>, &amp;<a class="local col0 ref" href="#50Succ" title='Succ' data-ref="50Succ">Succ</a>);</td></tr>
<tr><th id="446">446</th><td>    }</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="449">449</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::ScheduledSUnits" title='llvm::SIScheduleBlock::ScheduledSUnits' data-ref="llvm::SIScheduleBlock::ScheduledSUnits">ScheduledSUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="450">450</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</a> = <b>false</b>;</td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::SIScheduleBlock::undoReleaseSucc' data-ref="_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE">undoReleaseSucc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="51SU" title='SU' data-type='llvm::SUnit *' data-ref="51SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col2 decl" id="52SuccEdge" title='SuccEdge' data-type='llvm::SDep *' data-ref="52SuccEdge">SuccEdge</dfn>) {</td></tr>
<tr><th id="454">454</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="53SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="53SuccSU">SuccSU</dfn> = <a class="local col2 ref" href="#52SuccEdge" title='SuccEdge' data-ref="52SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <b>if</b> (<a class="local col2 ref" href="#52SuccEdge" title='SuccEdge' data-ref="52SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>()) {</td></tr>
<tr><th id="457">457</th><td>    ++<a class="local col3 ref" href="#53SuccSU" title='SuccSU' data-ref="53SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakPredsLeft" title='llvm::SUnit::WeakPredsLeft' data-ref="llvm::SUnit::WeakPredsLeft">WeakPredsLeft</a>;</td></tr>
<tr><th id="458">458</th><td>    <b>return</b>;</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td>  ++<a class="local col3 ref" href="#53SuccSU" title='SuccSU' data-ref="53SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>;</td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::SIScheduleBlock::releaseSucc' data-ref="_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE">releaseSucc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="54SU" title='SU' data-type='llvm::SUnit *' data-ref="54SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col5 decl" id="55SuccEdge" title='SuccEdge' data-type='llvm::SDep *' data-ref="55SuccEdge">SuccEdge</dfn>) {</td></tr>
<tr><th id="464">464</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="56SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="56SuccSU">SuccSU</dfn> = <a class="local col5 ref" href="#55SuccEdge" title='SuccEdge' data-ref="55SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="local col5 ref" href="#55SuccEdge" title='SuccEdge' data-ref="55SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>()) {</td></tr>
<tr><th id="467">467</th><td>    --<a class="local col6 ref" href="#56SuccSU" title='SuccSU' data-ref="56SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakPredsLeft" title='llvm::SUnit::WeakPredsLeft' data-ref="llvm::SUnit::WeakPredsLeft">WeakPredsLeft</a>;</td></tr>
<tr><th id="468">468</th><td>    <b>return</b>;</td></tr>
<tr><th id="469">469</th><td>  }</td></tr>
<tr><th id="470">470</th><td><u>#<span data-ppcond="470">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="471">471</th><td>  <b>if</b> (<a class="local col6 ref" href="#56SuccSU" title='SuccSU' data-ref="56SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="472">472</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling failed! ***\n"</q>;</td></tr>
<tr><th id="473">473</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col6 ref" href="#56SuccSU" title='SuccSU' data-ref="56SuccSU">SuccSU</a>);</td></tr>
<tr><th id="474">474</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has been released too many times!\n"</q>;</td></tr>
<tr><th id="475">475</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 475)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td><u>#<span data-ppcond="470">endif</span></u></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  --<a class="local col6 ref" href="#56SuccSU" title='SuccSU' data-ref="56SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>;</td></tr>
<tr><th id="480">480</th><td>}</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><i class="doc">/// Release Successors of the SU that are in the block or not.</i></td></tr>
<tr><th id="483">483</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb" title='llvm::SIScheduleBlock::releaseSuccessors' data-ref="_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb">releaseSuccessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="57SU" title='SU' data-type='llvm::SUnit *' data-ref="57SU">SU</dfn>, <em>bool</em> <dfn class="local col8 decl" id="58InOrOutBlock" title='InOrOutBlock' data-type='bool' data-ref="58InOrOutBlock">InOrOutBlock</dfn>) {</td></tr>
<tr><th id="484">484</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col9 decl" id="59Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="59Succ">Succ</dfn> : <a class="local col7 ref" href="#57SU" title='SU' data-ref="57SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="485">485</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="60SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="60SuccSU">SuccSU</dfn> = <a class="local col9 ref" href="#59Succ" title='Succ' data-ref="59Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (<a class="local col0 ref" href="#60SuccSU" title='SuccSU' data-ref="60SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="488">488</th><td>        <b>continue</b>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::BC" title='llvm::SIScheduleBlock::BC' data-ref="llvm::SIScheduleBlock::BC">BC</a>-&gt;<a class="ref" href="#_ZN4llvm22SIScheduleBlockCreator11isSUInBlockEPNS_5SUnitEj" title='llvm::SIScheduleBlockCreator::isSUInBlock' data-ref="_ZN4llvm22SIScheduleBlockCreator11isSUInBlockEPNS_5SUnitEj">isSUInBlock</a>(<a class="local col0 ref" href="#60SuccSU" title='SuccSU' data-ref="60SuccSU">SuccSU</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::ID" title='llvm::SIScheduleBlock::ID' data-ref="llvm::SIScheduleBlock::ID">ID</a>) != <a class="local col8 ref" href="#58InOrOutBlock" title='InOrOutBlock' data-ref="58InOrOutBlock">InOrOutBlock</a>)</td></tr>
<tr><th id="491">491</th><td>      <b>continue</b>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>    <a class="member" href="#_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::SIScheduleBlock::releaseSucc' data-ref="_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE">releaseSucc</a>(<a class="local col7 ref" href="#57SU" title='SU' data-ref="57SU">SU</a>, &amp;<a class="local col9 ref" href="#59Succ" title='Succ' data-ref="59Succ">Succ</a>);</td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (<a class="local col0 ref" href="#60SuccSU" title='SuccSU' data-ref="60SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#58InOrOutBlock" title='InOrOutBlock' data-ref="58InOrOutBlock">InOrOutBlock</a>)</td></tr>
<tr><th id="495">495</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#60SuccSU" title='SuccSU' data-ref="60SuccSU">SuccSU</a>);</td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td>}</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE" title='llvm::SIScheduleBlock::nodeScheduled' data-ref="_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE">nodeScheduled</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="61SU" title='SU' data-type='llvm::SUnit *' data-ref="61SU">SU</dfn>) {</td></tr>
<tr><th id="500">500</th><td>  <i>// Is in TopReadySUs</i></td></tr>
<tr><th id="501">501</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;NumPredsLeft) ? void (0) : __assert_fail (&quot;!SU-&gt;NumPredsLeft&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 501, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (!<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>);</td></tr>
<tr><th id="502">502</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a> <dfn class="local col2 decl" id="62I" title='I' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="62I">I</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a></span>, <a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>);</td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (<a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="504">504</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Data Structure Bug in SI Scheduler\n"</q>;</td></tr>
<tr><th id="505">505</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 505)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="506">506</th><td>  }</td></tr>
<tr><th id="507">507</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <a class="member" href="#_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb" title='llvm::SIScheduleBlock::releaseSuccessors' data-ref="_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb">releaseSuccessors</a>(<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>, <b>true</b>);</td></tr>
<tr><th id="510">510</th><td>  <i>// Scheduling this node will trigger a wait,</i></td></tr>
<tr><th id="511">511</th><td><i>  // thus propagate to other instructions that they do not need to wait either.</i></td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::NodeNum2Index" title='llvm::SIScheduleBlock::NodeNum2Index' data-ref="llvm::SIScheduleBlock::NodeNum2Index">NodeNum2Index</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>]</a>)</td></tr>
<tr><th id="513">513</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsLowLatencySU" title='llvm::SIScheduleDAGMI::IsLowLatencySU' data-ref="llvm::SIScheduleDAGMI::IsLowLatencySU">IsLowLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>) {</td></tr>
<tr><th id="516">516</th><td>     <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col3 decl" id="63Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="63Succ">Succ</dfn> : <a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="517">517</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,unsignedint,std::less{unsignedint},std::allocator{std::pair{constunsignedint,unsignedint}}}::iterator" title='std::map&lt;unsigned int, unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, unsigned int&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,unsignedint,std::less{unsignedint},std::allocator{std::pair{constunsignedint,unsignedint}}}::iterator">iterator</a> <dfn class="local col4 decl" id="64I" title='I' data-type='std::map&lt;unsigned int, unsigned int&gt;::iterator' data-ref="64I">I</dfn> =</td></tr>
<tr><th id="518">518</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::NodeNum2Index" title='llvm::SIScheduleBlock::NodeNum2Index' data-ref="llvm::SIScheduleBlock::NodeNum2Index">NodeNum2Index</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col3 ref" href="#63Succ" title='Succ' data-ref="63Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="519">519</th><td>      <b>if</b> (<a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::NodeNum2Index" title='llvm::SIScheduleBlock::NodeNum2Index' data-ref="llvm::SIScheduleBlock::NodeNum2Index">NodeNum2Index</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="520">520</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>]</a> = <var>1</var>;</td></tr>
<tr><th id="521">521</th><td>    }</td></tr>
<tr><th id="522">522</th><td>  }</td></tr>
<tr><th id="523">523</th><td>  <a class="local col1 ref" href="#61SU" title='SU' data-ref="61SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>true</b>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock13finalizeUnitsEv" title='llvm::SIScheduleBlock::finalizeUnits' data-ref="_ZN4llvm15SIScheduleBlock13finalizeUnitsEv">finalizeUnits</dfn>() {</td></tr>
<tr><th id="527">527</th><td>  <i>// We remove links from outside blocks to enable scheduling inside the block.</i></td></tr>
<tr><th id="528">528</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col5 decl" id="65SU" title='SU' data-type='llvm::SUnit *' data-ref="65SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>) {</td></tr>
<tr><th id="529">529</th><td>    <a class="member" href="#_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb" title='llvm::SIScheduleBlock::releaseSuccessors' data-ref="_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb">releaseSuccessors</a>(<a class="local col5 ref" href="#65SU" title='SU' data-ref="65SU">SU</a>, <b>false</b>);</td></tr>
<tr><th id="530">530</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#65SU" title='SU' data-ref="65SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>)</td></tr>
<tr><th id="531">531</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::HighLatencyBlock" title='llvm::SIScheduleBlock::HighLatencyBlock' data-ref="llvm::SIScheduleBlock::HighLatencyBlock">HighLatencyBlock</a> = <b>true</b>;</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="534">534</th><td>}</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i>// we maintain ascending order of IDs</i></td></tr>
<tr><th id="537">537</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock7addPredEPS0_" title='llvm::SIScheduleBlock::addPred' data-ref="_ZN4llvm15SIScheduleBlock7addPredEPS0_">addPred</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col6 decl" id="66Pred" title='Pred' data-type='llvm::SIScheduleBlock *' data-ref="66Pred">Pred</dfn>) {</td></tr>
<tr><th id="538">538</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67PredID" title='PredID' data-type='unsigned int' data-ref="67PredID">PredID</dfn> = <a class="local col6 ref" href="#66Pred" title='Pred' data-ref="66Pred">Pred</a>-&gt;<a class="member" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>();</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i>// Check if not already predecessor.</i></td></tr>
<tr><th id="541">541</th><td>  <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>* <dfn class="local col8 decl" id="68P" title='P' data-type='llvm::SIScheduleBlock *' data-ref="68P">P</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Preds" title='llvm::SIScheduleBlock::Preds' data-ref="llvm::SIScheduleBlock::Preds">Preds</a>) {</td></tr>
<tr><th id="542">542</th><td>    <b>if</b> (<a class="local col7 ref" href="#67PredID" title='PredID' data-ref="67PredID">PredID</a> == <a class="local col8 ref" href="#68P" title='P' data-ref="68P">P</a>-&gt;<a class="member" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>())</td></tr>
<tr><th id="543">543</th><td>      <b>return</b>;</td></tr>
<tr><th id="544">544</th><td>  }</td></tr>
<tr><th id="545">545</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Preds" title='llvm::SIScheduleBlock::Preds' data-ref="llvm::SIScheduleBlock::Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#66Pred" title='Pred' data-ref="66Pred">Pred</a>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (none_of(Succs, [=](std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt; S) { return PredID == S.first-&gt;getID(); }) &amp;&amp; &quot;Loop in the Block Graph!&quot;) ? void (0) : __assert_fail (&quot;none_of(Succs, [=](std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt; S) { return PredID == S.first-&gt;getID(); }) &amp;&amp; \&quot;Loop in the Block Graph!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 552, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7none_ofEOT_T0_" title='llvm::none_of' data-ref="_ZN4llvm7none_ofEOT_T0_">none_of</a>(<span class='refarg'><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Succs" title='llvm::SIScheduleBlock::Succs' data-ref="llvm::SIScheduleBlock::Succs">Succs</a></span>,</td></tr>
<tr><th id="548">548</th><td>                 [=](std::<a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*,</td></tr>
<tr><th id="549">549</th><td>                     <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>&gt; <dfn class="local col9 decl" id="69S" title='S' data-type='std::pair&lt;SIScheduleBlock *, SIScheduleBlockLinkKind&gt;' data-ref="69S">S</dfn>) {</td></tr>
<tr><th id="550">550</th><td>                   <b>return</b> <a class="local col7 ref" href="#67PredID" title='PredID' data-ref="67PredID">PredID</a> == <a class="local col9 ref" href="#547" title='S' data-ref="69S">S</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="member" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>();</td></tr>
<tr><th id="551">551</th><td>                    }) &amp;&amp;</td></tr>
<tr><th id="552">552</th><td>         <q>"Loop in the Block Graph!"</q>);</td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock7addSuccEPS0_NS_23SIScheduleBlockLinkKindE" title='llvm::SIScheduleBlock::addSucc' data-ref="_ZN4llvm15SIScheduleBlock7addSuccEPS0_NS_23SIScheduleBlockLinkKindE">addSucc</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col0 decl" id="70Succ" title='Succ' data-type='llvm::SIScheduleBlock *' data-ref="70Succ">Succ</dfn>,</td></tr>
<tr><th id="556">556</th><td>                              <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a> <dfn class="local col1 decl" id="71Kind" title='Kind' data-type='llvm::SIScheduleBlockLinkKind' data-ref="71Kind">Kind</dfn>) {</td></tr>
<tr><th id="557">557</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72SuccID" title='SuccID' data-type='unsigned int' data-ref="72SuccID">SuccID</dfn> = <a class="local col0 ref" href="#70Succ" title='Succ' data-ref="70Succ">Succ</a>-&gt;<a class="member" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>();</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// Check if not already predecessor.</i></td></tr>
<tr><th id="560">560</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*, <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>&gt; &amp;<dfn class="local col3 decl" id="73S" title='S' data-type='std::pair&lt;SIScheduleBlock *, SIScheduleBlockLinkKind&gt; &amp;' data-ref="73S">S</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Succs" title='llvm::SIScheduleBlock::Succs' data-ref="llvm::SIScheduleBlock::Succs">Succs</a>) {</td></tr>
<tr><th id="561">561</th><td>    <b>if</b> (<a class="local col2 ref" href="#72SuccID" title='SuccID' data-ref="72SuccID">SuccID</a> == <a class="local col3 ref" href="#73S" title='S' data-ref="73S">S</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="member" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()) {</td></tr>
<tr><th id="562">562</th><td>      <b>if</b> (<a class="local col3 ref" href="#73S" title='S' data-ref="73S">S</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::second' data-ref="std::pair::second">second</a> == <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind::NoData" title='llvm::SIScheduleBlockLinkKind::NoData' data-ref="llvm::SIScheduleBlockLinkKind::NoData">NoData</a> &amp;&amp;</td></tr>
<tr><th id="563">563</th><td>          <a class="local col1 ref" href="#71Kind" title='Kind' data-ref="71Kind">Kind</a> == <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind::Data" title='llvm::SIScheduleBlockLinkKind::Data' data-ref="llvm::SIScheduleBlockLinkKind::Data">Data</a>)</td></tr>
<tr><th id="564">564</th><td>        <a class="local col3 ref" href="#73S" title='S' data-ref="73S">S</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::second' data-ref="std::pair::second">second</a> = <a class="local col1 ref" href="#71Kind" title='Kind' data-ref="71Kind">Kind</a>;</td></tr>
<tr><th id="565">565</th><td>      <b>return</b>;</td></tr>
<tr><th id="566">566</th><td>    }</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (<a class="local col0 ref" href="#70Succ" title='Succ' data-ref="70Succ">Succ</a>-&gt;<a class="member" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock18isHighLatencyBlockEv" title='llvm::SIScheduleBlock::isHighLatencyBlock' data-ref="_ZN4llvm15SIScheduleBlock18isHighLatencyBlockEv">isHighLatencyBlock</a>())</td></tr>
<tr><th id="569">569</th><td>    ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::NumHighLatencySuccessors" title='llvm::SIScheduleBlock::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlock::NumHighLatencySuccessors">NumHighLatencySuccessors</a>;</td></tr>
<tr><th id="570">570</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Succs" title='llvm::SIScheduleBlock::Succs' data-ref="llvm::SIScheduleBlock::Succs">Succs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#70Succ" title='Succ' data-ref="70Succ">Succ</a></span>, <span class='refarg'><a class="local col1 ref" href="#71Kind" title='Kind' data-ref="71Kind">Kind</a></span>));</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (none_of(Preds, [=](SIScheduleBlock *P) { return SuccID == P-&gt;getID(); }) &amp;&amp; &quot;Loop in the Block Graph!&quot;) ? void (0) : __assert_fail (&quot;none_of(Preds, [=](SIScheduleBlock *P) { return SuccID == P-&gt;getID(); }) &amp;&amp; \&quot;Loop in the Block Graph!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 574, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7none_ofEOT_T0_" title='llvm::none_of' data-ref="_ZN4llvm7none_ofEOT_T0_">none_of</a>(<span class='refarg'><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Preds" title='llvm::SIScheduleBlock::Preds' data-ref="llvm::SIScheduleBlock::Preds">Preds</a></span>,</td></tr>
<tr><th id="573">573</th><td>                 [=](<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col4 decl" id="74P" title='P' data-type='llvm::SIScheduleBlock *' data-ref="74P">P</dfn>) { <b>return</b> <a class="local col2 ref" href="#72SuccID" title='SuccID' data-ref="72SuccID">SuccID</a> == <a class="local col4 ref" href="#572" title='P' data-ref="74P">P</a>-&gt;<a class="member" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>(); }) &amp;&amp;</td></tr>
<tr><th id="574">574</th><td>         <q>"Loop in the Block Graph!"</q>);</td></tr>
<tr><th id="575">575</th><td>}</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><u>#<span data-ppcond="577">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="578">578</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock10printDebugEb" title='llvm::SIScheduleBlock::printDebug' data-ref="_ZN4llvm15SIScheduleBlock10printDebugEb">printDebug</dfn>(<em>bool</em> <dfn class="local col5 decl" id="75full" title='full' data-type='bool' data-ref="75full">full</dfn>) {</td></tr>
<tr><th id="579">579</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Block ("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::ID" title='llvm::SIScheduleBlock::ID' data-ref="llvm::SIScheduleBlock::ID">ID</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>;</td></tr>
<tr><th id="580">580</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75full" title='full' data-ref="75full">full</a>)</td></tr>
<tr><th id="581">581</th><td>    <b>return</b>;</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nContains High Latency Instruction: "</q></td></tr>
<tr><th id="584">584</th><td>         <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::HighLatencyBlock" title='llvm::SIScheduleBlock::HighLatencyBlock' data-ref="llvm::SIScheduleBlock::HighLatencyBlock">HighLatencyBlock</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="585">585</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nDepends On:\n"</q>;</td></tr>
<tr><th id="586">586</th><td>  <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>* <dfn class="local col6 decl" id="76P" title='P' data-type='llvm::SIScheduleBlock *' data-ref="76P">P</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Preds" title='llvm::SIScheduleBlock::Preds' data-ref="llvm::SIScheduleBlock::Preds">Preds</a>) {</td></tr>
<tr><th id="587">587</th><td>    <a class="local col6 ref" href="#76P" title='P' data-ref="76P">P</a>-&gt;<a class="member" href="#_ZN4llvm15SIScheduleBlock10printDebugEb" title='llvm::SIScheduleBlock::printDebug' data-ref="_ZN4llvm15SIScheduleBlock10printDebugEb">printDebug</a>(<b>false</b>);</td></tr>
<tr><th id="588">588</th><td>  }</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nSuccessors:\n"</q>;</td></tr>
<tr><th id="591">591</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*, <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>&gt; <dfn class="local col7 decl" id="77S" title='S' data-type='std::pair&lt;SIScheduleBlock *, SIScheduleBlockLinkKind&gt;' data-ref="77S">S</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Succs" title='llvm::SIScheduleBlock::Succs' data-ref="llvm::SIScheduleBlock::Succs">Succs</a>) {</td></tr>
<tr><th id="592">592</th><td>    <b>if</b> (<a class="local col7 ref" href="#77S" title='S' data-ref="77S">S</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::second' data-ref="std::pair::second">second</a> == <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind::Data" title='llvm::SIScheduleBlockLinkKind::Data' data-ref="llvm::SIScheduleBlockLinkKind::Data">Data</a>)</td></tr>
<tr><th id="593">593</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(Data Dep) "</q>;</td></tr>
<tr><th id="594">594</th><td>    <a class="local col7 ref" href="#77S" title='S' data-ref="77S">S</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="member" href="#_ZN4llvm15SIScheduleBlock10printDebugEb" title='llvm::SIScheduleBlock::printDebug' data-ref="_ZN4llvm15SIScheduleBlock10printDebugEb">printDebug</a>(<b>false</b>);</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</a>) {</td></tr>
<tr><th id="598">598</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LiveInPressure "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveInPressure" title='llvm::SIScheduleBlock::LiveInPressure' data-ref="llvm::SIScheduleBlock::LiveInPressure">LiveInPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv" title='llvm::SIScheduleDAGMI::getSGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv">getSGPRSetID</a>()]</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd></td></tr>
<tr><th id="599">599</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveInPressure" title='llvm::SIScheduleBlock::LiveInPressure' data-ref="llvm::SIScheduleBlock::LiveInPressure">LiveInPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv" title='llvm::SIScheduleDAGMI::getVGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv">getVGPRSetID</a>()]</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="600">600</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LiveOutPressure "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveOutPressure" title='llvm::SIScheduleBlock::LiveOutPressure' data-ref="llvm::SIScheduleBlock::LiveOutPressure">LiveOutPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv" title='llvm::SIScheduleDAGMI::getSGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv">getSGPRSetID</a>()]</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd></td></tr>
<tr><th id="601">601</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveOutPressure" title='llvm::SIScheduleBlock::LiveOutPressure' data-ref="llvm::SIScheduleBlock::LiveOutPressure">LiveOutPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv" title='llvm::SIScheduleDAGMI::getVGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv">getVGPRSetID</a>()]</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;</td></tr>
<tr><th id="602">602</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"LiveIns:\n"</q>;</td></tr>
<tr><th id="603">603</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="78Reg" title='Reg' data-type='unsigned int' data-ref="78Reg">Reg</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveInRegs" title='llvm::SIScheduleBlock::LiveInRegs' data-ref="llvm::SIScheduleBlock::LiveInRegs">LiveInRegs</a>)</td></tr>
<tr><th id="604">604</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</a>(<a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg">Reg</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getTRIEv" title='llvm::SIScheduleDAGMI::getTRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getTRIEv">getTRI</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nLiveOuts:\n"</q>;</td></tr>
<tr><th id="607">607</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="79Reg" title='Reg' data-type='unsigned int' data-ref="79Reg">Reg</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::LiveOutRegs" title='llvm::SIScheduleBlock::LiveOutRegs' data-ref="llvm::SIScheduleBlock::LiveOutRegs">LiveOutRegs</a>)</td></tr>
<tr><th id="608">608</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</a>(<a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg">Reg</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getTRIEv" title='llvm::SIScheduleDAGMI::getTRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getTRIEv">getTRI</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nInstructions:\n"</q>;</td></tr>
<tr><th id="612">612</th><td>  <b>if</b> (!<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</a>) {</td></tr>
<tr><th id="613">613</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col0 decl" id="80SU" title='SU' data-type='const llvm::SUnit *' data-ref="80SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>)</td></tr>
<tr><th id="614">614</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col0 ref" href="#80SU" title='SU' data-ref="80SU">SU</a>);</td></tr>
<tr><th id="615">615</th><td>  } <b>else</b> {</td></tr>
<tr><th id="616">616</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col1 decl" id="81SU" title='SU' data-type='const llvm::SUnit *' data-ref="81SU">SU</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>)</td></tr>
<tr><th id="617">617</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col1 ref" href="#81SU" title='SU' data-ref="81SU">SU</a>);</td></tr>
<tr><th id="618">618</th><td>  }</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"///////////////////////\n"</q>;</td></tr>
<tr><th id="621">621</th><td>}</td></tr>
<tr><th id="622">622</th><td><u>#<span data-ppcond="577">endif</span></u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><i>// SIScheduleBlockCreator //</i></td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreatorC1EPNS_15SIScheduleDAGMIE" title='llvm::SIScheduleBlockCreator::SIScheduleBlockCreator' data-ref="_ZN4llvm22SIScheduleBlockCreatorC1EPNS_15SIScheduleDAGMIE">SIScheduleBlockCreator</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="local col2 decl" id="82DAG" title='DAG' data-type='llvm::SIScheduleDAGMI *' data-ref="82DAG">DAG</dfn>) :</td></tr>
<tr><th id="627">627</th><td><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>(<a class="local col2 ref" href="#82DAG" title='DAG' data-ref="82DAG">DAG</a>) {</td></tr>
<tr><th id="628">628</th><td>}</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreatorD1Ev" title='llvm::SIScheduleBlockCreator::~SIScheduleBlockCreator' data-ref="_ZN4llvm22SIScheduleBlockCreatorD1Ev">~SIScheduleBlockCreator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</a></td></tr>
<tr><th id="633">633</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator9getBlocksENS_30SISchedulerBlockCreatorVariantE" title='llvm::SIScheduleBlockCreator::getBlocks' data-ref="_ZN4llvm22SIScheduleBlockCreator9getBlocksENS_30SISchedulerBlockCreatorVariantE">getBlocks</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a> <dfn class="local col3 decl" id="83BlockVariant" title='BlockVariant' data-type='llvm::SISchedulerBlockCreatorVariant' data-ref="83BlockVariant">BlockVariant</dfn>) {</td></tr>
<tr><th id="634">634</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>, <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</a>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::SISchedulerBlockCreatorVariant,llvm::SIScheduleBlocks,std::less{llvm::SISchedulerBlockCreatorVariant},std::allocator{std::pair{constllv4830424" title='std::map&lt;llvm::SISchedulerBlockCreatorVariant, llvm::SIScheduleBlocks, std::less&lt;llvm::SISchedulerBlockCreatorVariant&gt;, std::allocator&lt;std::pair&lt;const llvm::SISchedulerBlockCreatorVariant, llvm::SIScheduleBlocks&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{llvm::SISchedulerBlockCreatorVariant,llvm::SIScheduleBlocks,std::less{llvm::SISchedulerBlockCreatorVariant},std::allocator{std::pair{constllv4830424">iterator</a> <dfn class="local col4 decl" id="84B" title='B' data-type='std::map&lt;SISchedulerBlockCreatorVariant, SIScheduleBlocks&gt;::iterator' data-ref="84B">B</dfn> =</td></tr>
<tr><th id="635">635</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Blocks" title='llvm::SIScheduleBlockCreator::Blocks' data-ref="llvm::SIScheduleBlockCreator::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col3 ref" href="#83BlockVariant" title='BlockVariant' data-ref="83BlockVariant">BlockVariant</a>);</td></tr>
<tr><th id="636">636</th><td>  <b>if</b> (<a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Blocks" title='llvm::SIScheduleBlockCreator::Blocks' data-ref="llvm::SIScheduleBlockCreator::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="637">637</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</a> <a class="ref fake" href="SIMachineScheduler.h.html#213" title='llvm::SIScheduleBlocks::SIScheduleBlocks' data-ref="_ZN4llvm16SIScheduleBlocksC1Ev"></a><dfn class="local col5 decl" id="85Res" title='Res' data-type='llvm::SIScheduleBlocks' data-ref="85Res">Res</dfn>;</td></tr>
<tr><th id="638">638</th><td>    <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE" title='llvm::SIScheduleBlockCreator::createBlocksForVariant' data-ref="_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE">createBlocksForVariant</a>(<a class="local col3 ref" href="#83BlockVariant" title='BlockVariant' data-ref="83BlockVariant">BlockVariant</a>);</td></tr>
<tr><th id="639">639</th><td>    <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator15topologicalSortEv" title='llvm::SIScheduleBlockCreator::topologicalSort' data-ref="_ZN4llvm22SIScheduleBlockCreator15topologicalSortEv">topologicalSort</a>();</td></tr>
<tr><th id="640">640</th><td>    <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv" title='llvm::SIScheduleBlockCreator::scheduleInsideBlocks' data-ref="_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv">scheduleInsideBlocks</a>();</td></tr>
<tr><th id="641">641</th><td>    <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator9fillStatsEv" title='llvm::SIScheduleBlockCreator::fillStats' data-ref="_ZN4llvm22SIScheduleBlockCreator9fillStatsEv">fillStats</a>();</td></tr>
<tr><th id="642">642</th><td>    <a class="local col5 ref" href="#85Res" title='Res' data-ref="85Res">Res</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks::Blocks" title='llvm::SIScheduleBlocks::Blocks' data-ref="llvm::SIScheduleBlocks::Blocks">Blocks</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>;</td></tr>
<tr><th id="643">643</th><td>    <a class="local col5 ref" href="#85Res" title='Res' data-ref="85Res">Res</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks::TopDownIndex2Block" title='llvm::SIScheduleBlocks::TopDownIndex2Block' data-ref="llvm::SIScheduleBlocks::TopDownIndex2Block">TopDownIndex2Block</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownIndex2Block" title='llvm::SIScheduleBlockCreator::TopDownIndex2Block' data-ref="llvm::SIScheduleBlockCreator::TopDownIndex2Block">TopDownIndex2Block</a>;</td></tr>
<tr><th id="644">644</th><td>    <a class="local col5 ref" href="#85Res" title='Res' data-ref="85Res">Res</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks::TopDownBlock2Index" title='llvm::SIScheduleBlocks::TopDownBlock2Index' data-ref="llvm::SIScheduleBlocks::TopDownBlock2Index">TopDownBlock2Index</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownBlock2Index" title='llvm::SIScheduleBlockCreator::TopDownBlock2Index' data-ref="llvm::SIScheduleBlockCreator::TopDownBlock2Index">TopDownBlock2Index</a>;</td></tr>
<tr><th id="645">645</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Blocks" title='llvm::SIScheduleBlockCreator::Blocks' data-ref="llvm::SIScheduleBlockCreator::Blocks">Blocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#83BlockVariant" title='BlockVariant' data-ref="83BlockVariant">BlockVariant</a>]</a> <a class="ref" href="SIMachineScheduler.h.html#213" title='llvm::SIScheduleBlocks::operator=' data-ref="_ZN4llvm16SIScheduleBlocksaSERKS0_">=</a> <a class="local col5 ref" href="#85Res" title='Res' data-ref="85Res">Res</a>;</td></tr>
<tr><th id="646">646</th><td>    <b>return</b> <a class="local col5 ref" href="#85Res" title='Res' data-ref="85Res">Res</a>;</td></tr>
<tr><th id="647">647</th><td>  } <b>else</b> {</td></tr>
<tr><th id="648">648</th><td>    <b>return</b> <a class="ref fake" href="SIMachineScheduler.h.html#213" title='llvm::SIScheduleBlocks::SIScheduleBlocks' data-ref="_ZN4llvm16SIScheduleBlocksC1ERKS0_"></a><a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::SISchedulerBlockCreatorVariant, llvm::SIScheduleBlocks&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><em>bool</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator11isSUInBlockEPNS_5SUnitEj" title='llvm::SIScheduleBlockCreator::isSUInBlock' data-ref="_ZN4llvm22SIScheduleBlockCreator11isSUInBlockEPNS_5SUnitEj">isSUInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="86SU" title='SU' data-type='llvm::SUnit *' data-ref="86SU">SU</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="87ID" title='ID' data-type='unsigned int' data-ref="87ID">ID</dfn>) {</td></tr>
<tr><th id="653">653</th><td>  <b>if</b> (<a class="local col6 ref" href="#86SU" title='SU' data-ref="86SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="654">654</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="655">655</th><td>  <b>return</b> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#86SU" title='SU' data-ref="86SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>]</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>() == <a class="local col7 ref" href="#87ID" title='ID' data-ref="87ID">ID</a>;</td></tr>
<tr><th id="656">656</th><td>}</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator23colorHighLatenciesAloneEv" title='llvm::SIScheduleBlockCreator::colorHighLatenciesAlone' data-ref="_ZN4llvm22SIScheduleBlockCreator23colorHighLatenciesAloneEv">colorHighLatenciesAlone</dfn>() {</td></tr>
<tr><th id="659">659</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88DAGSize" title='DAGSize' data-type='unsigned int' data-ref="88DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="89i" title='i' data-type='unsigned int' data-ref="89i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="90e" title='e' data-type='unsigned int' data-ref="90e">e</dfn> = <a class="local col8 ref" href="#88DAGSize" title='DAGSize' data-ref="88DAGSize">DAGSize</a>; <a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a> != <a class="local col0 ref" href="#90e" title='e' data-ref="90e">e</a>; ++<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>) {</td></tr>
<tr><th id="662">662</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="91SU" title='SU' data-type='llvm::SUnit *' data-ref="91SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#89i" title='i' data-ref="89i">i</a>]</a>;</td></tr>
<tr><th id="663">663</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>) {</td></tr>
<tr><th id="664">664</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextReservedID" title='llvm::SIScheduleBlockCreator::NextReservedID' data-ref="llvm::SIScheduleBlockCreator::NextReservedID">NextReservedID</a>++;</td></tr>
<tr><th id="665">665</th><td>    }</td></tr>
<tr><th id="666">666</th><td>  }</td></tr>
<tr><th id="667">667</th><td>}</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="670">670</th><td><dfn class="tu decl def" id="_ZL21hasDataDependencyPredRKN4llvm5SUnitES2_" title='hasDataDependencyPred' data-type='bool hasDataDependencyPred(const llvm::SUnit &amp; SU, const llvm::SUnit &amp; FromSU)' data-ref="_ZL21hasDataDependencyPredRKN4llvm5SUnitES2_">hasDataDependencyPred</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col2 decl" id="92SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="92SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col3 decl" id="93FromSU" title='FromSU' data-type='const llvm::SUnit &amp;' data-ref="93FromSU">FromSU</dfn>) {</td></tr>
<tr><th id="671">671</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="94PredDep" title='PredDep' data-type='const llvm::SDep &amp;' data-ref="94PredDep">PredDep</dfn> : <a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="672">672</th><td>    <b>if</b> (<a class="local col4 ref" href="#94PredDep" title='PredDep' data-ref="94PredDep">PredDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == &amp;<a class="local col3 ref" href="#93FromSU" title='FromSU' data-ref="93FromSU">FromSU</a> &amp;&amp;</td></tr>
<tr><th id="673">673</th><td>        <a class="local col4 ref" href="#94PredDep" title='PredDep' data-ref="94PredDep">PredDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>)</td></tr>
<tr><th id="674">674</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="675">675</th><td>  }</td></tr>
<tr><th id="676">676</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator24colorHighLatenciesGroupsEv" title='llvm::SIScheduleBlockCreator::colorHighLatenciesGroups' data-ref="_ZN4llvm22SIScheduleBlockCreator24colorHighLatenciesGroupsEv">colorHighLatenciesGroups</dfn>() {</td></tr>
<tr><th id="680">680</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95DAGSize" title='DAGSize' data-type='unsigned int' data-ref="95DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="681">681</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96NumHighLatencies" title='NumHighLatencies' data-type='unsigned int' data-ref="96NumHighLatencies">NumHighLatencies</dfn> = <var>0</var>;</td></tr>
<tr><th id="682">682</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97GroupSize" title='GroupSize' data-type='unsigned int' data-ref="97GroupSize">GroupSize</dfn>;</td></tr>
<tr><th id="683">683</th><td>  <em>int</em> <dfn class="local col8 decl" id="98Color" title='Color' data-type='int' data-ref="98Color">Color</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextReservedID" title='llvm::SIScheduleBlockCreator::NextReservedID' data-ref="llvm::SIScheduleBlockCreator::NextReservedID">NextReservedID</a>;</td></tr>
<tr><th id="684">684</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99Count" title='Count' data-type='unsigned int' data-ref="99Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="685">685</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col0 decl" id="100FormingGroup" title='FormingGroup' data-type='std::set&lt;unsigned int&gt;' data-ref="100FormingGroup">FormingGroup</dfn>;</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="101i" title='i' data-type='unsigned int' data-ref="101i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="102e" title='e' data-type='unsigned int' data-ref="102e">e</dfn> = <a class="local col5 ref" href="#95DAGSize" title='DAGSize' data-ref="95DAGSize">DAGSize</a>; <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> != <a class="local col2 ref" href="#102e" title='e' data-ref="102e">e</a>; ++<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>) {</td></tr>
<tr><th id="688">688</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="103SU" title='SU' data-type='llvm::SUnit *' data-ref="103SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>]</a>;</td></tr>
<tr><th id="689">689</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#103SU" title='SU' data-ref="103SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>)</td></tr>
<tr><th id="690">690</th><td>      ++<a class="local col6 ref" href="#96NumHighLatencies" title='NumHighLatencies' data-ref="96NumHighLatencies">NumHighLatencies</a>;</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <b>if</b> (<a class="local col6 ref" href="#96NumHighLatencies" title='NumHighLatencies' data-ref="96NumHighLatencies">NumHighLatencies</a> == <var>0</var>)</td></tr>
<tr><th id="694">694</th><td>    <b>return</b>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <b>if</b> (<a class="local col6 ref" href="#96NumHighLatencies" title='NumHighLatencies' data-ref="96NumHighLatencies">NumHighLatencies</a> &lt;= <var>6</var>)</td></tr>
<tr><th id="697">697</th><td>    <a class="local col7 ref" href="#97GroupSize" title='GroupSize' data-ref="97GroupSize">GroupSize</a> = <var>2</var>;</td></tr>
<tr><th id="698">698</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#96NumHighLatencies" title='NumHighLatencies' data-ref="96NumHighLatencies">NumHighLatencies</a> &lt;= <var>12</var>)</td></tr>
<tr><th id="699">699</th><td>    <a class="local col7 ref" href="#97GroupSize" title='GroupSize' data-ref="97GroupSize">GroupSize</a> = <var>3</var>;</td></tr>
<tr><th id="700">700</th><td>  <b>else</b></td></tr>
<tr><th id="701">701</th><td>    <a class="local col7 ref" href="#97GroupSize" title='GroupSize' data-ref="97GroupSize">GroupSize</a> = <var>4</var>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="104SUNum" title='SUNum' data-type='unsigned int' data-ref="104SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::TopDownIndex2SU" title='llvm::SIScheduleDAGMI::TopDownIndex2SU' data-ref="llvm::SIScheduleDAGMI::TopDownIndex2SU">TopDownIndex2SU</a>) {</td></tr>
<tr><th id="704">704</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col5 decl" id="105SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="105SU">SU</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#104SUNum" title='SUNum' data-ref="104SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>) {</td></tr>
<tr><th id="706">706</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="106CompatibleGroup" title='CompatibleGroup' data-type='unsigned int' data-ref="106CompatibleGroup">CompatibleGroup</dfn> = <b>true</b>;</td></tr>
<tr><th id="707">707</th><td>      <em>int</em> <dfn class="local col7 decl" id="107ProposedColor" title='ProposedColor' data-type='int' data-ref="107ProposedColor">ProposedColor</dfn> = <a class="local col8 ref" href="#98Color" title='Color' data-ref="98Color">Color</a>;</td></tr>
<tr><th id="708">708</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="108AdditionalElements" title='AdditionalElements' data-type='std::vector&lt;int&gt;' data-ref="108AdditionalElements">AdditionalElements</dfn>;</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>      <i>// We don't want to put in the same block</i></td></tr>
<tr><th id="711">711</th><td><i>      // two high latency instructions that depend</i></td></tr>
<tr><th id="712">712</th><td><i>      // on each other.</i></td></tr>
<tr><th id="713">713</th><td><i>      // One way would be to check canAddEdge</i></td></tr>
<tr><th id="714">714</th><td><i>      // in both directions, but that currently is not</i></td></tr>
<tr><th id="715">715</th><td><i>      // enough because there the high latency order is</i></td></tr>
<tr><th id="716">716</th><td><i>      // enforced (via links).</i></td></tr>
<tr><th id="717">717</th><td><i>      // Instead, look at the dependencies between the</i></td></tr>
<tr><th id="718">718</th><td><i>      // high latency instructions and deduce if it is</i></td></tr>
<tr><th id="719">719</th><td><i>      // a data dependency or not.</i></td></tr>
<tr><th id="720">720</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="109j" title='j' data-type='unsigned int' data-ref="109j">j</dfn> : <a class="local col0 ref" href="#100FormingGroup" title='FormingGroup' data-ref="100FormingGroup">FormingGroup</a>) {</td></tr>
<tr><th id="721">721</th><td>        <em>bool</em> <dfn class="local col0 decl" id="110HasSubGraph" title='HasSubGraph' data-type='bool' data-ref="110HasSubGraph">HasSubGraph</dfn>;</td></tr>
<tr><th id="722">722</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="111SubGraph" title='SubGraph' data-type='std::vector&lt;int&gt;' data-ref="111SubGraph">SubGraph</dfn>;</td></tr>
<tr><th id="723">723</th><td>        <i>// By construction (topological order), if SU and</i></td></tr>
<tr><th id="724">724</th><td><i>        // DAG-&gt;SUnits[j] are linked, DAG-&gt;SUnits[j] is neccessary</i></td></tr>
<tr><th id="725">725</th><td><i>        // in the parent graph of SU.</i></td></tr>
<tr><th id="726">726</th><td><u>#<span data-ppcond="726">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="727">727</th><td>        <a class="local col1 ref" href="#111SubGraph" title='SubGraph' data-ref="111SubGraph">SubGraph</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI7GetTopoEv" title='llvm::SIScheduleDAGMI::GetTopo' data-ref="_ZN4llvm15SIScheduleDAGMI7GetTopoEv">GetTopo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb" title='llvm::ScheduleDAGTopologicalSort::GetSubGraph' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb">GetSubGraph</a>(<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#109j" title='j' data-ref="109j">j</a>]</a>,</td></tr>
<tr><th id="728">728</th><td>                                               <span class='refarg'><a class="local col0 ref" href="#110HasSubGraph" title='HasSubGraph' data-ref="110HasSubGraph">HasSubGraph</a></span>);</td></tr>
<tr><th id="729">729</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!HasSubGraph) ? void (0) : __assert_fail (&quot;!HasSubGraph&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 729, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#110HasSubGraph" title='HasSubGraph' data-ref="110HasSubGraph">HasSubGraph</a>);</td></tr>
<tr><th id="730">730</th><td><u>#<span data-ppcond="726">endif</span></u></td></tr>
<tr><th id="731">731</th><td>        <a class="local col1 ref" href="#111SubGraph" title='SubGraph' data-ref="111SubGraph">SubGraph</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI7GetTopoEv" title='llvm::SIScheduleDAGMI::GetTopo' data-ref="_ZN4llvm15SIScheduleDAGMI7GetTopoEv">GetTopo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb" title='llvm::ScheduleDAGTopologicalSort::GetSubGraph' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb">GetSubGraph</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#109j" title='j' data-ref="109j">j</a>]</a>, <a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>,</td></tr>
<tr><th id="732">732</th><td>                                               <span class='refarg'><a class="local col0 ref" href="#110HasSubGraph" title='HasSubGraph' data-ref="110HasSubGraph">HasSubGraph</a></span>);</td></tr>
<tr><th id="733">733</th><td>        <b>if</b> (!<a class="local col0 ref" href="#110HasSubGraph" title='HasSubGraph' data-ref="110HasSubGraph">HasSubGraph</a>)</td></tr>
<tr><th id="734">734</th><td>          <b>continue</b>; <i>// No dependencies between each other</i></td></tr>
<tr><th id="735">735</th><td>        <b>else</b> <b>if</b> (<a class="local col1 ref" href="#111SubGraph" title='SubGraph' data-ref="111SubGraph">SubGraph</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <var>5</var>) {</td></tr>
<tr><th id="736">736</th><td>          <i>// Too many elements would be required to be added to the block.</i></td></tr>
<tr><th id="737">737</th><td>          <a class="local col6 ref" href="#106CompatibleGroup" title='CompatibleGroup' data-ref="106CompatibleGroup">CompatibleGroup</a> = <b>false</b>;</td></tr>
<tr><th id="738">738</th><td>          <b>break</b>;</td></tr>
<tr><th id="739">739</th><td>        }</td></tr>
<tr><th id="740">740</th><td>        <b>else</b> {</td></tr>
<tr><th id="741">741</th><td>          <i>// Check the type of dependency</i></td></tr>
<tr><th id="742">742</th><td>          <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="112k" title='k' data-type='unsigned int' data-ref="112k">k</dfn> : <a class="local col1 ref" href="#111SubGraph" title='SubGraph' data-ref="111SubGraph">SubGraph</a>) {</td></tr>
<tr><th id="743">743</th><td>            <i>// If in the path to join the two instructions,</i></td></tr>
<tr><th id="744">744</th><td><i>            // there is another high latency instruction,</i></td></tr>
<tr><th id="745">745</th><td><i>            // or instructions colored for another block</i></td></tr>
<tr><th id="746">746</th><td><i>            // abort the merge.</i></td></tr>
<tr><th id="747">747</th><td>            <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#112k" title='k' data-ref="112k">k</a>]</a> ||</td></tr>
<tr><th id="748">748</th><td>                (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#112k" title='k' data-ref="112k">k</a>]</a> != <a class="local col7 ref" href="#107ProposedColor" title='ProposedColor' data-ref="107ProposedColor">ProposedColor</a> &amp;&amp;</td></tr>
<tr><th id="749">749</th><td>                 <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#112k" title='k' data-ref="112k">k</a>]</a> != <var>0</var>)) {</td></tr>
<tr><th id="750">750</th><td>              <a class="local col6 ref" href="#106CompatibleGroup" title='CompatibleGroup' data-ref="106CompatibleGroup">CompatibleGroup</a> = <b>false</b>;</td></tr>
<tr><th id="751">751</th><td>              <b>break</b>;</td></tr>
<tr><th id="752">752</th><td>            }</td></tr>
<tr><th id="753">753</th><td>            <i>// If one of the SU in the subgraph depends on the result of SU j,</i></td></tr>
<tr><th id="754">754</th><td><i>            // there'll be a data dependency.</i></td></tr>
<tr><th id="755">755</th><td>            <b>if</b> (<a class="tu ref" href="#_ZL21hasDataDependencyPredRKN4llvm5SUnitES2_" title='hasDataDependencyPred' data-use='c' data-ref="_ZL21hasDataDependencyPredRKN4llvm5SUnitES2_">hasDataDependencyPred</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#112k" title='k' data-ref="112k">k</a>]</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#109j" title='j' data-ref="109j">j</a>]</a>)) {</td></tr>
<tr><th id="756">756</th><td>              <a class="local col6 ref" href="#106CompatibleGroup" title='CompatibleGroup' data-ref="106CompatibleGroup">CompatibleGroup</a> = <b>false</b>;</td></tr>
<tr><th id="757">757</th><td>              <b>break</b>;</td></tr>
<tr><th id="758">758</th><td>            }</td></tr>
<tr><th id="759">759</th><td>          }</td></tr>
<tr><th id="760">760</th><td>          <b>if</b> (!<a class="local col6 ref" href="#106CompatibleGroup" title='CompatibleGroup' data-ref="106CompatibleGroup">CompatibleGroup</a>)</td></tr>
<tr><th id="761">761</th><td>            <b>break</b>;</td></tr>
<tr><th id="762">762</th><td>          <i>// Same check for the SU</i></td></tr>
<tr><th id="763">763</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL21hasDataDependencyPredRKN4llvm5SUnitES2_" title='hasDataDependencyPred' data-use='c' data-ref="_ZL21hasDataDependencyPredRKN4llvm5SUnitES2_">hasDataDependencyPred</a>(<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#109j" title='j' data-ref="109j">j</a>]</a>)) {</td></tr>
<tr><th id="764">764</th><td>            <a class="local col6 ref" href="#106CompatibleGroup" title='CompatibleGroup' data-ref="106CompatibleGroup">CompatibleGroup</a> = <b>false</b>;</td></tr>
<tr><th id="765">765</th><td>            <b>break</b>;</td></tr>
<tr><th id="766">766</th><td>          }</td></tr>
<tr><th id="767">767</th><td>          <i>// Add all the required instructions to the block</i></td></tr>
<tr><th id="768">768</th><td><i>          // These cannot live in another block (because they</i></td></tr>
<tr><th id="769">769</th><td><i>          // depend (order dependency) on one of the</i></td></tr>
<tr><th id="770">770</th><td><i>          // instruction in the block, and are required for the</i></td></tr>
<tr><th id="771">771</th><td><i>          // high latency instruction we add.</i></td></tr>
<tr><th id="772">772</th><td>          <a class="local col8 ref" href="#108AdditionalElements" title='AdditionalElements' data-ref="108AdditionalElements">AdditionalElements</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEET_SE_" title='std::vector::insert' data-ref="_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEET_SE_">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col8 ref" href="#108AdditionalElements" title='AdditionalElements' data-ref="108AdditionalElements">AdditionalElements</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="773">773</th><td>                                    <a class="local col1 ref" href="#111SubGraph" title='SubGraph' data-ref="111SubGraph">SubGraph</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col1 ref" href="#111SubGraph" title='SubGraph' data-ref="111SubGraph">SubGraph</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="774">774</th><td>        }</td></tr>
<tr><th id="775">775</th><td>      }</td></tr>
<tr><th id="776">776</th><td>      <b>if</b> (<a class="local col6 ref" href="#106CompatibleGroup" title='CompatibleGroup' data-ref="106CompatibleGroup">CompatibleGroup</a>) {</td></tr>
<tr><th id="777">777</th><td>        <a class="local col0 ref" href="#100FormingGroup" title='FormingGroup' data-ref="100FormingGroup">FormingGroup</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="778">778</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="113j" title='j' data-type='unsigned int' data-ref="113j">j</dfn> : <a class="local col8 ref" href="#108AdditionalElements" title='AdditionalElements' data-ref="108AdditionalElements">AdditionalElements</a>)</td></tr>
<tr><th id="779">779</th><td>          <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#113j" title='j' data-ref="113j">j</a>]</a> = <a class="local col7 ref" href="#107ProposedColor" title='ProposedColor' data-ref="107ProposedColor">ProposedColor</a>;</td></tr>
<tr><th id="780">780</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col7 ref" href="#107ProposedColor" title='ProposedColor' data-ref="107ProposedColor">ProposedColor</a>;</td></tr>
<tr><th id="781">781</th><td>        ++<a class="local col9 ref" href="#99Count" title='Count' data-ref="99Count">Count</a>;</td></tr>
<tr><th id="782">782</th><td>      }</td></tr>
<tr><th id="783">783</th><td>      <i>// Found one incompatible instruction,</i></td></tr>
<tr><th id="784">784</th><td><i>      // or has filled a big enough group.</i></td></tr>
<tr><th id="785">785</th><td><i>      // -&gt; start a new one.</i></td></tr>
<tr><th id="786">786</th><td>      <b>if</b> (!<a class="local col6 ref" href="#106CompatibleGroup" title='CompatibleGroup' data-ref="106CompatibleGroup">CompatibleGroup</a>) {</td></tr>
<tr><th id="787">787</th><td>        <a class="local col0 ref" href="#100FormingGroup" title='FormingGroup' data-ref="100FormingGroup">FormingGroup</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5clearEv" title='std::set::clear' data-ref="_ZNSt3set5clearEv">clear</a>();</td></tr>
<tr><th id="788">788</th><td>        <a class="local col8 ref" href="#98Color" title='Color' data-ref="98Color">Color</a> = ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextReservedID" title='llvm::SIScheduleBlockCreator::NextReservedID' data-ref="llvm::SIScheduleBlockCreator::NextReservedID">NextReservedID</a>;</td></tr>
<tr><th id="789">789</th><td>        <a class="local col7 ref" href="#107ProposedColor" title='ProposedColor' data-ref="107ProposedColor">ProposedColor</a> = <a class="local col8 ref" href="#98Color" title='Color' data-ref="98Color">Color</a>;</td></tr>
<tr><th id="790">790</th><td>        <a class="local col0 ref" href="#100FormingGroup" title='FormingGroup' data-ref="100FormingGroup">FormingGroup</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="791">791</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#105SU" title='SU' data-ref="105SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col7 ref" href="#107ProposedColor" title='ProposedColor' data-ref="107ProposedColor">ProposedColor</a>;</td></tr>
<tr><th id="792">792</th><td>        <a class="local col9 ref" href="#99Count" title='Count' data-ref="99Count">Count</a> = <var>0</var>;</td></tr>
<tr><th id="793">793</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#99Count" title='Count' data-ref="99Count">Count</a> == <a class="local col7 ref" href="#97GroupSize" title='GroupSize' data-ref="97GroupSize">GroupSize</a>) {</td></tr>
<tr><th id="794">794</th><td>        <a class="local col0 ref" href="#100FormingGroup" title='FormingGroup' data-ref="100FormingGroup">FormingGroup</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5clearEv" title='std::set::clear' data-ref="_ZNSt3set5clearEv">clear</a>();</td></tr>
<tr><th id="795">795</th><td>        <a class="local col8 ref" href="#98Color" title='Color' data-ref="98Color">Color</a> = ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextReservedID" title='llvm::SIScheduleBlockCreator::NextReservedID' data-ref="llvm::SIScheduleBlockCreator::NextReservedID">NextReservedID</a>;</td></tr>
<tr><th id="796">796</th><td>        <a class="local col7 ref" href="#107ProposedColor" title='ProposedColor' data-ref="107ProposedColor">ProposedColor</a> = <a class="local col8 ref" href="#98Color" title='Color' data-ref="98Color">Color</a>;</td></tr>
<tr><th id="797">797</th><td>        <a class="local col9 ref" href="#99Count" title='Count' data-ref="99Count">Count</a> = <var>0</var>;</td></tr>
<tr><th id="798">798</th><td>      }</td></tr>
<tr><th id="799">799</th><td>    }</td></tr>
<tr><th id="800">800</th><td>  }</td></tr>
<tr><th id="801">801</th><td>}</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv" title='llvm::SIScheduleBlockCreator::colorComputeReservedDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv">colorComputeReservedDependencies</dfn>() {</td></tr>
<tr><th id="804">804</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="114DAGSize" title='DAGSize' data-type='unsigned int' data-ref="114DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="805">805</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt;, <em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col5 decl" id="115ColorCombinations" title='ColorCombinations' data-type='std::map&lt;std::set&lt;unsigned int&gt;, unsigned int&gt;' data-ref="115ColorCombinations">ColorCombinations</dfn>;</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="808">808</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="local col4 ref" href="#114DAGSize" title='DAGSize' data-ref="114DAGSize">DAGSize</a>, <var>0</var>);</td></tr>
<tr><th id="811">811</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="local col4 ref" href="#114DAGSize" title='DAGSize' data-ref="114DAGSize">DAGSize</a>, <var>0</var>);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <i>// Traverse TopDown, and give different colors to SUs depending</i></td></tr>
<tr><th id="814">814</th><td><i>  // on which combination of High Latencies they depend on.</i></td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="116SUNum" title='SUNum' data-type='unsigned int' data-ref="116SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::TopDownIndex2SU" title='llvm::SIScheduleDAGMI::TopDownIndex2SU' data-ref="llvm::SIScheduleDAGMI::TopDownIndex2SU">TopDownIndex2SU</a>) {</td></tr>
<tr><th id="817">817</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="117SU" title='SU' data-type='llvm::SUnit *' data-ref="117SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#116SUNum" title='SUNum' data-ref="116SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="818">818</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col8 decl" id="118SUColors" title='SUColors' data-type='std::set&lt;unsigned int&gt;' data-ref="118SUColors">SUColors</dfn>;</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>    <i>// Already given.</i></td></tr>
<tr><th id="821">821</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>) {</td></tr>
<tr><th id="822">822</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> =</td></tr>
<tr><th id="823">823</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="824">824</th><td>      <b>continue</b>;</td></tr>
<tr><th id="825">825</th><td>    }</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>   <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col9 decl" id="119PredDep" title='PredDep' data-type='llvm::SDep &amp;' data-ref="119PredDep">PredDep</dfn> : <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="828">828</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="120Pred" title='Pred' data-type='llvm::SUnit *' data-ref="120Pred">Pred</dfn> = <a class="local col9 ref" href="#119PredDep" title='PredDep' data-ref="119PredDep">PredDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="829">829</th><td>      <b>if</b> (<a class="local col9 ref" href="#119PredDep" title='PredDep' data-ref="119PredDep">PredDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col0 ref" href="#120Pred" title='Pred' data-ref="120Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col4 ref" href="#114DAGSize" title='DAGSize' data-ref="114DAGSize">DAGSize</a>)</td></tr>
<tr><th id="830">830</th><td>        <b>continue</b>;</td></tr>
<tr><th id="831">831</th><td>      <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#120Pred" title='Pred' data-ref="120Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &gt; <var>0</var>)</td></tr>
<tr><th id="832">832</th><td>        <a class="local col8 ref" href="#118SUColors" title='SUColors' data-ref="118SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#120Pred" title='Pred' data-ref="120Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>);</td></tr>
<tr><th id="833">833</th><td>    }</td></tr>
<tr><th id="834">834</th><td>    <i>// Color 0 by default.</i></td></tr>
<tr><th id="835">835</th><td>    <b>if</b> (<a class="local col8 ref" href="#118SUColors" title='SUColors' data-ref="118SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5emptyEv" title='std::set::empty' data-ref="_ZNKSt3set5emptyEv">empty</a>())</td></tr>
<tr><th id="836">836</th><td>      <b>continue</b>;</td></tr>
<tr><th id="837">837</th><td>    <i>// Same color than parents.</i></td></tr>
<tr><th id="838">838</th><td>    <b>if</b> (<a class="local col8 ref" href="#118SUColors" title='SUColors' data-ref="118SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var> &amp;&amp; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col8 ref" href="#118SUColors" title='SUColors' data-ref="118SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>() &gt; <a class="local col4 ref" href="#114DAGSize" title='DAGSize' data-ref="114DAGSize">DAGSize</a>)</td></tr>
<tr><th id="839">839</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> =</td></tr>
<tr><th id="840">840</th><td>        <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col8 ref" href="#118SUColors" title='SUColors' data-ref="118SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>();</td></tr>
<tr><th id="841">841</th><td>    <b>else</b> {</td></tr>
<tr><th id="842">842</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt;, <em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}},unsignedint,std::less{std::set{unsignedint,std::less{unsignedint},st14799935" title='std::map&lt;std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, unsigned int, std::less&lt;std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;const std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, unsigned int&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}},unsignedint,std::less{std::set{unsignedint,std::less{unsignedint},st14799935">iterator</a> <dfn class="local col1 decl" id="121Pos" title='Pos' data-type='std::map&lt;std::set&lt;unsigned int&gt;, unsigned int&gt;::iterator' data-ref="121Pos">Pos</dfn> =</td></tr>
<tr><th id="843">843</th><td>        <a class="local col5 ref" href="#115ColorCombinations" title='ColorCombinations' data-ref="115ColorCombinations">ColorCombinations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col8 ref" href="#118SUColors" title='SUColors' data-ref="118SUColors">SUColors</a>);</td></tr>
<tr><th id="844">844</th><td>      <b>if</b> (<a class="local col1 ref" href="#121Pos" title='Pos' data-ref="121Pos">Pos</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col5 ref" href="#115ColorCombinations" title='ColorCombinations' data-ref="115ColorCombinations">ColorCombinations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="845">845</th><td>          <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col1 ref" href="#121Pos" title='Pos' data-ref="121Pos">Pos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="846">846</th><td>      } <b>else</b> {</td></tr>
<tr><th id="847">847</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> =</td></tr>
<tr><th id="848">848</th><td>          <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>;</td></tr>
<tr><th id="849">849</th><td>        <a class="local col5 ref" href="#115ColorCombinations" title='ColorCombinations' data-ref="115ColorCombinations">ColorCombinations</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col8 ref" href="#118SUColors" title='SUColors' data-ref="118SUColors">SUColors</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>++;</td></tr>
<tr><th id="850">850</th><td>      }</td></tr>
<tr><th id="851">851</th><td>    }</td></tr>
<tr><th id="852">852</th><td>  }</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>  <a class="local col5 ref" href="#115ColorCombinations" title='ColorCombinations' data-ref="115ColorCombinations">ColorCombinations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5clearEv" title='std::map::clear' data-ref="_ZNSt3map5clearEv">clear</a>();</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <i>// Same as before, but BottomUp.</i></td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="122SUNum" title='SUNum' data-type='unsigned int' data-ref="122SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a>) {</td></tr>
<tr><th id="859">859</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="123SU" title='SU' data-type='llvm::SUnit *' data-ref="123SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#122SUNum" title='SUNum' data-ref="122SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="860">860</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col4 decl" id="124SUColors" title='SUColors' data-type='std::set&lt;unsigned int&gt;' data-ref="124SUColors">SUColors</dfn>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>    <i>// Already given.</i></td></tr>
<tr><th id="863">863</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#123SU" title='SU' data-ref="123SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>) {</td></tr>
<tr><th id="864">864</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#123SU" title='SU' data-ref="123SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> =</td></tr>
<tr><th id="865">865</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#123SU" title='SU' data-ref="123SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="866">866</th><td>      <b>continue</b>;</td></tr>
<tr><th id="867">867</th><td>    }</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col5 decl" id="125SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="125SuccDep">SuccDep</dfn> : <a class="local col3 ref" href="#123SU" title='SU' data-ref="123SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="870">870</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="126Succ" title='Succ' data-type='llvm::SUnit *' data-ref="126Succ">Succ</dfn> = <a class="local col5 ref" href="#125SuccDep" title='SuccDep' data-ref="125SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="871">871</th><td>      <b>if</b> (<a class="local col5 ref" href="#125SuccDep" title='SuccDep' data-ref="125SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col6 ref" href="#126Succ" title='Succ' data-ref="126Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col4 ref" href="#114DAGSize" title='DAGSize' data-ref="114DAGSize">DAGSize</a>)</td></tr>
<tr><th id="872">872</th><td>        <b>continue</b>;</td></tr>
<tr><th id="873">873</th><td>      <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#126Succ" title='Succ' data-ref="126Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &gt; <var>0</var>)</td></tr>
<tr><th id="874">874</th><td>        <a class="local col4 ref" href="#124SUColors" title='SUColors' data-ref="124SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#126Succ" title='Succ' data-ref="126Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>);</td></tr>
<tr><th id="875">875</th><td>    }</td></tr>
<tr><th id="876">876</th><td>    <i>// Keep color 0.</i></td></tr>
<tr><th id="877">877</th><td>    <b>if</b> (<a class="local col4 ref" href="#124SUColors" title='SUColors' data-ref="124SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5emptyEv" title='std::set::empty' data-ref="_ZNKSt3set5emptyEv">empty</a>())</td></tr>
<tr><th id="878">878</th><td>      <b>continue</b>;</td></tr>
<tr><th id="879">879</th><td>    <i>// Same color than parents.</i></td></tr>
<tr><th id="880">880</th><td>    <b>if</b> (<a class="local col4 ref" href="#124SUColors" title='SUColors' data-ref="124SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var> &amp;&amp; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col4 ref" href="#124SUColors" title='SUColors' data-ref="124SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>() &gt; <a class="local col4 ref" href="#114DAGSize" title='DAGSize' data-ref="114DAGSize">DAGSize</a>)</td></tr>
<tr><th id="881">881</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#123SU" title='SU' data-ref="123SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> =</td></tr>
<tr><th id="882">882</th><td>        <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col4 ref" href="#124SUColors" title='SUColors' data-ref="124SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>();</td></tr>
<tr><th id="883">883</th><td>    <b>else</b> {</td></tr>
<tr><th id="884">884</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt;, <em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}},unsignedint,std::less{std::set{unsignedint,std::less{unsignedint},st14799935" title='std::map&lt;std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, unsigned int, std::less&lt;std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &gt;, std::allocator&lt;std::pair&lt;const std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, unsigned int&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}},unsignedint,std::less{std::set{unsignedint,std::less{unsignedint},st14799935">iterator</a> <dfn class="local col7 decl" id="127Pos" title='Pos' data-type='std::map&lt;std::set&lt;unsigned int&gt;, unsigned int&gt;::iterator' data-ref="127Pos">Pos</dfn> =</td></tr>
<tr><th id="885">885</th><td>        <a class="local col5 ref" href="#115ColorCombinations" title='ColorCombinations' data-ref="115ColorCombinations">ColorCombinations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col4 ref" href="#124SUColors" title='SUColors' data-ref="124SUColors">SUColors</a>);</td></tr>
<tr><th id="886">886</th><td>      <b>if</b> (<a class="local col7 ref" href="#127Pos" title='Pos' data-ref="127Pos">Pos</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col5 ref" href="#115ColorCombinations" title='ColorCombinations' data-ref="115ColorCombinations">ColorCombinations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="887">887</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#123SU" title='SU' data-ref="123SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col7 ref" href="#127Pos" title='Pos' data-ref="127Pos">Pos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="888">888</th><td>      } <b>else</b> {</td></tr>
<tr><th id="889">889</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#123SU" title='SU' data-ref="123SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> =</td></tr>
<tr><th id="890">890</th><td>          <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>;</td></tr>
<tr><th id="891">891</th><td>        <a class="local col5 ref" href="#115ColorCombinations" title='ColorCombinations' data-ref="115ColorCombinations">ColorCombinations</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col4 ref" href="#124SUColors" title='SUColors' data-ref="124SUColors">SUColors</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>++;</td></tr>
<tr><th id="892">892</th><td>      }</td></tr>
<tr><th id="893">893</th><td>    }</td></tr>
<tr><th id="894">894</th><td>  }</td></tr>
<tr><th id="895">895</th><td>}</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator36colorAccordingToReservedDependenciesEv" title='llvm::SIScheduleBlockCreator::colorAccordingToReservedDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator36colorAccordingToReservedDependenciesEv">colorAccordingToReservedDependencies</dfn>() {</td></tr>
<tr><th id="898">898</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128DAGSize" title='DAGSize' data-type='unsigned int' data-ref="128DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="899">899</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;, <em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col9 decl" id="129ColorCombinations" title='ColorCombinations' data-type='std::map&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="129ColorCombinations">ColorCombinations</dfn>;</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <i>// Every combination of colors given by the top down</i></td></tr>
<tr><th id="902">902</th><td><i>  // and bottom up Reserved node dependency</i></td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="130i" title='i' data-type='unsigned int' data-ref="130i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="131e" title='e' data-type='unsigned int' data-ref="131e">e</dfn> = <a class="local col8 ref" href="#128DAGSize" title='DAGSize' data-ref="128DAGSize">DAGSize</a>; <a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a> != <a class="local col1 ref" href="#131e" title='e' data-ref="131e">e</a>; ++<a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a>) {</td></tr>
<tr><th id="905">905</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="132SU" title='SU' data-type='llvm::SUnit *' data-ref="132SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a>]</a>;</td></tr>
<tr><th id="906">906</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1Ev" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1Ev"></a><dfn class="local col3 decl" id="133SUColors" title='SUColors' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="133SUColors">SUColors</dfn>;</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <i>// High latency instructions: already given.</i></td></tr>
<tr><th id="909">909</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>)</td></tr>
<tr><th id="910">910</th><td>      <b>continue</b>;</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>    <a class="local col3 ref" href="#133SUColors" title='SUColors' data-ref="133SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="913">913</th><td>    <a class="local col3 ref" href="#133SUColors" title='SUColors' data-ref="133SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;, <em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{std::pair{unsignedint,unsignedint},unsignedint,std::less{std::pair{unsignedint,unsignedint}},std::allocator{std::pair{conststd::pair{unsigned14180346" title='std::map&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, std::less&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;, std::allocator&lt;std::pair&lt;const std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{std::pair{unsignedint,unsignedint},unsignedint,std::less{std::pair{unsignedint,unsignedint}},std::allocator{std::pair{conststd::pair{unsigned14180346">iterator</a> <dfn class="local col4 decl" id="134Pos" title='Pos' data-type='std::map&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;::iterator' data-ref="134Pos">Pos</dfn> =</td></tr>
<tr><th id="916">916</th><td>      <a class="local col9 ref" href="#129ColorCombinations" title='ColorCombinations' data-ref="129ColorCombinations">ColorCombinations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col3 ref" href="#133SUColors" title='SUColors' data-ref="133SUColors">SUColors</a>);</td></tr>
<tr><th id="917">917</th><td>    <b>if</b> (<a class="local col4 ref" href="#134Pos" title='Pos' data-ref="134Pos">Pos</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col9 ref" href="#129ColorCombinations" title='ColorCombinations' data-ref="129ColorCombinations">ColorCombinations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="918">918</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col4 ref" href="#134Pos" title='Pos' data-ref="134Pos">Pos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="919">919</th><td>    } <b>else</b> {</td></tr>
<tr><th id="920">920</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#132SU" title='SU' data-ref="132SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>;</td></tr>
<tr><th id="921">921</th><td>      <a class="local col9 ref" href="#129ColorCombinations" title='ColorCombinations' data-ref="129ColorCombinations">ColorCombinations</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#133SUColors" title='SUColors' data-ref="133SUColors">SUColors</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>++;</td></tr>
<tr><th id="922">922</th><td>    }</td></tr>
<tr><th id="923">923</th><td>  }</td></tr>
<tr><th id="924">924</th><td>}</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator32colorEndsAccordingToDependenciesEv" title='llvm::SIScheduleBlockCreator::colorEndsAccordingToDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorEndsAccordingToDependenciesEv">colorEndsAccordingToDependencies</dfn>() {</td></tr>
<tr><th id="927">927</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135DAGSize" title='DAGSize' data-type='unsigned int' data-ref="135DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="928">928</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="local col6 decl" id="136PendingColoring" title='PendingColoring' data-type='std::vector&lt;int&gt;' data-ref="136PendingColoring">PendingColoring</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a>;</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DAGSize &gt;= 1 &amp;&amp; CurrentBottomUpReservedDependencyColoring.size() == DAGSize &amp;&amp; CurrentTopDownReservedDependencyColoring.size() == DAGSize) ? void (0) : __assert_fail (&quot;DAGSize &gt;= 1 &amp;&amp; CurrentBottomUpReservedDependencyColoring.size() == DAGSize &amp;&amp; CurrentTopDownReservedDependencyColoring.size() == DAGSize&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 932, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#135DAGSize" title='DAGSize' data-ref="135DAGSize">DAGSize</a> &gt;= <var>1</var> &amp;&amp;</td></tr>
<tr><th id="931">931</th><td>         <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <a class="local col5 ref" href="#135DAGSize" title='DAGSize' data-ref="135DAGSize">DAGSize</a> &amp;&amp;</td></tr>
<tr><th id="932">932</th><td>         <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <a class="local col5 ref" href="#135DAGSize" title='DAGSize' data-ref="135DAGSize">DAGSize</a>);</td></tr>
<tr><th id="933">933</th><td>  <i>// If there is no reserved block at all, do nothing. We don't want</i></td></tr>
<tr><th id="934">934</th><td><i>  // everything in one block.</i></td></tr>
<tr><th id="935">935</th><td>  <b>if</b> (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11max_elementT_S_" title='std::max_element' data-ref="_ZSt11max_elementT_S_">max_element</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="936">936</th><td>                        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="937">937</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11max_elementT_S_" title='std::max_element' data-ref="_ZSt11max_elementT_S_">max_element</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="938">938</th><td>                        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) == <var>0</var>)</td></tr>
<tr><th id="939">939</th><td>    <b>return</b>;</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="137SUNum" title='SUNum' data-type='unsigned int' data-ref="137SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a>) {</td></tr>
<tr><th id="942">942</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="138SU" title='SU' data-type='llvm::SUnit *' data-ref="138SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#137SUNum" title='SUNum' data-ref="137SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="943">943</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col9 decl" id="139SUColors" title='SUColors' data-type='std::set&lt;unsigned int&gt;' data-ref="139SUColors">SUColors</dfn>;</td></tr>
<tr><th id="944">944</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col0 decl" id="140SUColorsPending" title='SUColorsPending' data-type='std::set&lt;unsigned int&gt;' data-ref="140SUColorsPending">SUColorsPending</dfn>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#138SU" title='SU' data-ref="138SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &lt;= (<em>int</em>)<a class="local col5 ref" href="#135DAGSize" title='DAGSize' data-ref="135DAGSize">DAGSize</a>)</td></tr>
<tr><th id="947">947</th><td>      <b>continue</b>;</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#138SU" title='SU' data-ref="138SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &gt; <var>0</var> ||</td></tr>
<tr><th id="950">950</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#138SU" title='SU' data-ref="138SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &gt; <var>0</var>)</td></tr>
<tr><th id="951">951</th><td>      <b>continue</b>;</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col1 decl" id="141SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="141SuccDep">SuccDep</dfn> : <a class="local col8 ref" href="#138SU" title='SU' data-ref="138SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="954">954</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="142Succ" title='Succ' data-type='llvm::SUnit *' data-ref="142Succ">Succ</dfn> = <a class="local col1 ref" href="#141SuccDep" title='SuccDep' data-ref="141SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="955">955</th><td>      <b>if</b> (<a class="local col1 ref" href="#141SuccDep" title='SuccDep' data-ref="141SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col2 ref" href="#142Succ" title='Succ' data-ref="142Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col5 ref" href="#135DAGSize" title='DAGSize' data-ref="135DAGSize">DAGSize</a>)</td></tr>
<tr><th id="956">956</th><td>        <b>continue</b>;</td></tr>
<tr><th id="957">957</th><td>      <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#142Succ" title='Succ' data-ref="142Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &gt; <var>0</var> ||</td></tr>
<tr><th id="958">958</th><td>          <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#142Succ" title='Succ' data-ref="142Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &gt; <var>0</var>)</td></tr>
<tr><th id="959">959</th><td>        <a class="local col9 ref" href="#139SUColors" title='SUColors' data-ref="139SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#142Succ" title='Succ' data-ref="142Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>);</td></tr>
<tr><th id="960">960</th><td>      <a class="local col0 ref" href="#140SUColorsPending" title='SUColorsPending' data-ref="140SUColorsPending">SUColorsPending</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="local col6 ref" href="#136PendingColoring" title='PendingColoring' data-ref="136PendingColoring">PendingColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#142Succ" title='Succ' data-ref="142Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>);</td></tr>
<tr><th id="961">961</th><td>    }</td></tr>
<tr><th id="962">962</th><td>    <i>// If there is only one child/parent block, and that block</i></td></tr>
<tr><th id="963">963</th><td><i>    // is not among the ones we are removing in this path, then</i></td></tr>
<tr><th id="964">964</th><td><i>    // merge the instruction to that block</i></td></tr>
<tr><th id="965">965</th><td>    <b>if</b> (<a class="local col9 ref" href="#139SUColors" title='SUColors' data-ref="139SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var> &amp;&amp; <a class="local col0 ref" href="#140SUColorsPending" title='SUColorsPending' data-ref="140SUColorsPending">SUColorsPending</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="966">966</th><td>      <a class="local col6 ref" href="#136PendingColoring" title='PendingColoring' data-ref="136PendingColoring">PendingColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#138SU" title='SU' data-ref="138SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col9 ref" href="#139SUColors" title='SUColors' data-ref="139SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>();</td></tr>
<tr><th id="967">967</th><td>    <b>else</b> <i>// TODO: Attribute new colors depending on color</i></td></tr>
<tr><th id="968">968</th><td>         <i>// combination of children.</i></td></tr>
<tr><th id="969">969</th><td>      <a class="local col6 ref" href="#136PendingColoring" title='PendingColoring' data-ref="136PendingColoring">PendingColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#138SU" title='SU' data-ref="138SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>++;</td></tr>
<tr><th id="970">970</th><td>  }</td></tr>
<tr><th id="971">971</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="local col6 ref" href="#136PendingColoring" title='PendingColoring' data-ref="136PendingColoring">PendingColoring</a>;</td></tr>
<tr><th id="972">972</th><td>}</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator33colorForceConsecutiveOrderInGroupEv" title='llvm::SIScheduleBlockCreator::colorForceConsecutiveOrderInGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator33colorForceConsecutiveOrderInGroupEv">colorForceConsecutiveOrderInGroup</dfn>() {</td></tr>
<tr><th id="976">976</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143DAGSize" title='DAGSize' data-type='unsigned int' data-ref="143DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="977">977</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="144PreviousColor" title='PreviousColor' data-type='unsigned int' data-ref="144PreviousColor">PreviousColor</dfn>;</td></tr>
<tr><th id="978">978</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col5 decl" id="145SeenColors" title='SeenColors' data-type='std::set&lt;unsigned int&gt;' data-ref="145SeenColors">SeenColors</dfn>;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <b>if</b> (<a class="local col3 ref" href="#143DAGSize" title='DAGSize' data-ref="143DAGSize">DAGSize</a> &lt;= <var>1</var>)</td></tr>
<tr><th id="981">981</th><td>    <b>return</b>;</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <a class="local col4 ref" href="#144PreviousColor" title='PreviousColor' data-ref="144PreviousColor">PreviousColor</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="146i" title='i' data-type='unsigned int' data-ref="146i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="147e" title='e' data-type='unsigned int' data-ref="147e">e</dfn> = <a class="local col3 ref" href="#143DAGSize" title='DAGSize' data-ref="143DAGSize">DAGSize</a>; <a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a> != <a class="local col7 ref" href="#147e" title='e' data-ref="147e">e</a>; ++<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a>) {</td></tr>
<tr><th id="986">986</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="148SU" title='SU' data-type='llvm::SUnit *' data-ref="148SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a>]</a>;</td></tr>
<tr><th id="987">987</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="149CurrentColor" title='CurrentColor' data-type='unsigned int' data-ref="149CurrentColor">CurrentColor</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a>]</a>;</td></tr>
<tr><th id="988">988</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="150PreviousColorSave" title='PreviousColorSave' data-type='unsigned int' data-ref="150PreviousColorSave">PreviousColorSave</dfn> = <a class="local col4 ref" href="#144PreviousColor" title='PreviousColor' data-ref="144PreviousColor">PreviousColor</a>;</td></tr>
<tr><th id="989">989</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i == SU-&gt;NodeNum) ? void (0) : __assert_fail (&quot;i == SU-&gt;NodeNum&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 989, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a> == <a class="local col8 ref" href="#148SU" title='SU' data-ref="148SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>    <b>if</b> (<a class="local col9 ref" href="#149CurrentColor" title='CurrentColor' data-ref="149CurrentColor">CurrentColor</a> != <a class="local col4 ref" href="#144PreviousColor" title='PreviousColor' data-ref="144PreviousColor">PreviousColor</a>)</td></tr>
<tr><th id="992">992</th><td>      <a class="local col5 ref" href="#145SeenColors" title='SeenColors' data-ref="145SeenColors">SeenColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col4 ref" href="#144PreviousColor" title='PreviousColor' data-ref="144PreviousColor">PreviousColor</a>);</td></tr>
<tr><th id="993">993</th><td>    <a class="local col4 ref" href="#144PreviousColor" title='PreviousColor' data-ref="144PreviousColor">PreviousColor</a> = <a class="local col9 ref" href="#149CurrentColor" title='CurrentColor' data-ref="149CurrentColor">CurrentColor</a>;</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#148SU" title='SU' data-ref="148SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &lt;= (<em>int</em>)<a class="local col3 ref" href="#143DAGSize" title='DAGSize' data-ref="143DAGSize">DAGSize</a>)</td></tr>
<tr><th id="996">996</th><td>      <b>continue</b>;</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>    <b>if</b> (<a class="local col5 ref" href="#145SeenColors" title='SeenColors' data-ref="145SeenColors">SeenColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set4findERKT_" title='std::set::find' data-ref="_ZNSt3set4findERKT_">find</a>(<a class="local col9 ref" href="#149CurrentColor" title='CurrentColor' data-ref="149CurrentColor">CurrentColor</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="local col5 ref" href="#145SeenColors" title='SeenColors' data-ref="145SeenColors">SeenColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>())</td></tr>
<tr><th id="999">999</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>    <b>if</b> (<a class="local col0 ref" href="#150PreviousColorSave" title='PreviousColorSave' data-ref="150PreviousColorSave">PreviousColorSave</a> != <a class="local col9 ref" href="#149CurrentColor" title='CurrentColor' data-ref="149CurrentColor">CurrentColor</a>)</td></tr>
<tr><th id="1002">1002</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>++;</td></tr>
<tr><th id="1003">1003</th><td>    <b>else</b></td></tr>
<tr><th id="1004">1004</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1005">1005</th><td>  }</td></tr>
<tr><th id="1006">1006</th><td>}</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator32colorMergeConstantLoadsNextGroupEv" title='llvm::SIScheduleBlockCreator::colorMergeConstantLoadsNextGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorMergeConstantLoadsNextGroupEv">colorMergeConstantLoadsNextGroup</dfn>() {</td></tr>
<tr><th id="1009">1009</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151DAGSize" title='DAGSize' data-type='unsigned int' data-ref="151DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="152SUNum" title='SUNum' data-type='unsigned int' data-ref="152SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a>) {</td></tr>
<tr><th id="1012">1012</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="153SU" title='SU' data-type='llvm::SUnit *' data-ref="153SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#152SUNum" title='SUNum' data-ref="152SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="1013">1013</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col4 decl" id="154SUColors" title='SUColors' data-type='std::set&lt;unsigned int&gt;' data-ref="154SUColors">SUColors</dfn>;</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#153SU" title='SU' data-ref="153SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &lt;= (<em>int</em>)<a class="local col1 ref" href="#151DAGSize" title='DAGSize' data-ref="151DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1016">1016</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>    <i>// No predecessor: Vgpr constant loading.</i></td></tr>
<tr><th id="1019">1019</th><td><i>    // Low latency instructions usually have a predecessor (the address)</i></td></tr>
<tr><th id="1020">1020</th><td>    <b>if</b> (<a class="local col3 ref" href="#153SU" title='SU' data-ref="153SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>0</var> &amp;&amp; !<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsLowLatencySU" title='llvm::SIScheduleDAGMI::IsLowLatencySU' data-ref="llvm::SIScheduleDAGMI::IsLowLatencySU">IsLowLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#153SU" title='SU' data-ref="153SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>)</td></tr>
<tr><th id="1021">1021</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col5 decl" id="155SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="155SuccDep">SuccDep</dfn> : <a class="local col3 ref" href="#153SU" title='SU' data-ref="153SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1024">1024</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="156Succ" title='Succ' data-type='llvm::SUnit *' data-ref="156Succ">Succ</dfn> = <a class="local col5 ref" href="#155SuccDep" title='SuccDep' data-ref="155SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1025">1025</th><td>      <b>if</b> (<a class="local col5 ref" href="#155SuccDep" title='SuccDep' data-ref="155SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col6 ref" href="#156Succ" title='Succ' data-ref="156Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col1 ref" href="#151DAGSize" title='DAGSize' data-ref="151DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1026">1026</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1027">1027</th><td>      <a class="local col4 ref" href="#154SUColors" title='SUColors' data-ref="154SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#156Succ" title='Succ' data-ref="156Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>);</td></tr>
<tr><th id="1028">1028</th><td>    }</td></tr>
<tr><th id="1029">1029</th><td>    <b>if</b> (<a class="local col4 ref" href="#154SUColors" title='SUColors' data-ref="154SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="1030">1030</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#153SU" title='SU' data-ref="153SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col4 ref" href="#154SUColors" title='SUColors' data-ref="154SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>();</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td>}</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator29colorMergeIfPossibleNextGroupEv" title='llvm::SIScheduleBlockCreator::colorMergeIfPossibleNextGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator29colorMergeIfPossibleNextGroupEv">colorMergeIfPossibleNextGroup</dfn>() {</td></tr>
<tr><th id="1035">1035</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157DAGSize" title='DAGSize' data-type='unsigned int' data-ref="157DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="158SUNum" title='SUNum' data-type='unsigned int' data-ref="158SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a>) {</td></tr>
<tr><th id="1038">1038</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="159SU" title='SU' data-type='llvm::SUnit *' data-ref="159SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#158SUNum" title='SUNum' data-ref="158SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="1039">1039</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col0 decl" id="160SUColors" title='SUColors' data-type='std::set&lt;unsigned int&gt;' data-ref="160SUColors">SUColors</dfn>;</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &lt;= (<em>int</em>)<a class="local col7 ref" href="#157DAGSize" title='DAGSize' data-ref="157DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1042">1042</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col1 decl" id="161SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="161SuccDep">SuccDep</dfn> : <a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1045">1045</th><td>       <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="162Succ" title='Succ' data-type='llvm::SUnit *' data-ref="162Succ">Succ</dfn> = <a class="local col1 ref" href="#161SuccDep" title='SuccDep' data-ref="161SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1046">1046</th><td>      <b>if</b> (<a class="local col1 ref" href="#161SuccDep" title='SuccDep' data-ref="161SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col2 ref" href="#162Succ" title='Succ' data-ref="162Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col7 ref" href="#157DAGSize" title='DAGSize' data-ref="157DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1047">1047</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1048">1048</th><td>      <a class="local col0 ref" href="#160SUColors" title='SUColors' data-ref="160SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#162Succ" title='Succ' data-ref="162Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>);</td></tr>
<tr><th id="1049">1049</th><td>    }</td></tr>
<tr><th id="1050">1050</th><td>    <b>if</b> (<a class="local col0 ref" href="#160SUColors" title='SUColors' data-ref="160SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="1051">1051</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col0 ref" href="#160SUColors" title='SUColors' data-ref="160SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>();</td></tr>
<tr><th id="1052">1052</th><td>  }</td></tr>
<tr><th id="1053">1053</th><td>}</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator44colorMergeIfPossibleNextGroupOnlyForReservedEv" title='llvm::SIScheduleBlockCreator::colorMergeIfPossibleNextGroupOnlyForReserved' data-ref="_ZN4llvm22SIScheduleBlockCreator44colorMergeIfPossibleNextGroupOnlyForReservedEv">colorMergeIfPossibleNextGroupOnlyForReserved</dfn>() {</td></tr>
<tr><th id="1056">1056</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="163DAGSize" title='DAGSize' data-type='unsigned int' data-ref="163DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="164SUNum" title='SUNum' data-type='unsigned int' data-ref="164SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a>) {</td></tr>
<tr><th id="1059">1059</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="165SU" title='SU' data-type='llvm::SUnit *' data-ref="165SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#164SUNum" title='SUNum' data-ref="164SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="1060">1060</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col6 decl" id="166SUColors" title='SUColors' data-type='std::set&lt;unsigned int&gt;' data-ref="166SUColors">SUColors</dfn>;</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#165SU" title='SU' data-ref="165SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &lt;= (<em>int</em>)<a class="local col3 ref" href="#163DAGSize" title='DAGSize' data-ref="163DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1063">1063</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col7 decl" id="167SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="167SuccDep">SuccDep</dfn> : <a class="local col5 ref" href="#165SU" title='SU' data-ref="165SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1066">1066</th><td>       <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="168Succ" title='Succ' data-type='llvm::SUnit *' data-ref="168Succ">Succ</dfn> = <a class="local col7 ref" href="#167SuccDep" title='SuccDep' data-ref="167SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1067">1067</th><td>      <b>if</b> (<a class="local col7 ref" href="#167SuccDep" title='SuccDep' data-ref="167SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col8 ref" href="#168Succ" title='Succ' data-ref="168Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col3 ref" href="#163DAGSize" title='DAGSize' data-ref="163DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1068">1068</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1069">1069</th><td>      <a class="local col6 ref" href="#166SUColors" title='SUColors' data-ref="166SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#168Succ" title='Succ' data-ref="168Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>);</td></tr>
<tr><th id="1070">1070</th><td>    }</td></tr>
<tr><th id="1071">1071</th><td>    <b>if</b> (<a class="local col6 ref" href="#166SUColors" title='SUColors' data-ref="166SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var> &amp;&amp; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col6 ref" href="#166SUColors" title='SUColors' data-ref="166SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>() &lt;= <a class="local col3 ref" href="#163DAGSize" title='DAGSize' data-ref="163DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1072">1072</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#165SU" title='SU' data-ref="165SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col6 ref" href="#166SUColors" title='SUColors' data-ref="166SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>();</td></tr>
<tr><th id="1073">1073</th><td>  }</td></tr>
<tr><th id="1074">1074</th><td>}</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator42colorMergeIfPossibleSmallGroupsToNextGroupEv" title='llvm::SIScheduleBlockCreator::colorMergeIfPossibleSmallGroupsToNextGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator42colorMergeIfPossibleSmallGroupsToNextGroupEv">colorMergeIfPossibleSmallGroupsToNextGroup</dfn>() {</td></tr>
<tr><th id="1077">1077</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169DAGSize" title='DAGSize' data-type='unsigned int' data-ref="169DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1078">1078</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col0 decl" id="170ColorCount" title='ColorCount' data-type='std::map&lt;unsigned int, unsigned int&gt;' data-ref="170ColorCount">ColorCount</dfn>;</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="171SUNum" title='SUNum' data-type='unsigned int' data-ref="171SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a>) {</td></tr>
<tr><th id="1081">1081</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="172SU" title='SU' data-type='llvm::SUnit *' data-ref="172SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#171SUNum" title='SUNum' data-ref="171SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="1082">1082</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="173color" title='color' data-type='unsigned int' data-ref="173color">color</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#172SU" title='SU' data-ref="172SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="1083">1083</th><td>     ++<a class="local col0 ref" href="#170ColorCount" title='ColorCount' data-ref="170ColorCount">ColorCount</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#173color" title='color' data-ref="173color">color</a>]</a>;</td></tr>
<tr><th id="1084">1084</th><td>  }</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="174SUNum" title='SUNum' data-type='unsigned int' data-ref="174SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a>) {</td></tr>
<tr><th id="1087">1087</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="175SU" title='SU' data-type='llvm::SUnit *' data-ref="175SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174SUNum" title='SUNum' data-ref="174SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="1088">1088</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="176color" title='color' data-type='unsigned int' data-ref="176color">color</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="1089">1089</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col7 decl" id="177SUColors" title='SUColors' data-type='std::set&lt;unsigned int&gt;' data-ref="177SUColors">SUColors</dfn>;</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &lt;= (<em>int</em>)<a class="local col9 ref" href="#169DAGSize" title='DAGSize' data-ref="169DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1092">1092</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>    <b>if</b> (<a class="local col0 ref" href="#170ColorCount" title='ColorCount' data-ref="170ColorCount">ColorCount</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#176color" title='color' data-ref="176color">color</a>]</a> &gt; <var>1</var>)</td></tr>
<tr><th id="1095">1095</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col8 decl" id="178SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="178SuccDep">SuccDep</dfn> : <a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1098">1098</th><td>       <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="179Succ" title='Succ' data-type='llvm::SUnit *' data-ref="179Succ">Succ</dfn> = <a class="local col8 ref" href="#178SuccDep" title='SuccDep' data-ref="178SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1099">1099</th><td>      <b>if</b> (<a class="local col8 ref" href="#178SuccDep" title='SuccDep' data-ref="178SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col9 ref" href="#179Succ" title='Succ' data-ref="179Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col9 ref" href="#169DAGSize" title='DAGSize' data-ref="169DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1100">1100</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1101">1101</th><td>      <a class="local col7 ref" href="#177SUColors" title='SUColors' data-ref="177SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#179Succ" title='Succ' data-ref="179Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>);</td></tr>
<tr><th id="1102">1102</th><td>    }</td></tr>
<tr><th id="1103">1103</th><td>    <b>if</b> (<a class="local col7 ref" href="#177SUColors" title='SUColors' data-ref="177SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var> &amp;&amp; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col7 ref" href="#177SUColors" title='SUColors' data-ref="177SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>() != <a class="local col6 ref" href="#176color" title='color' data-ref="176color">color</a>) {</td></tr>
<tr><th id="1104">1104</th><td>      --<a class="local col0 ref" href="#170ColorCount" title='ColorCount' data-ref="170ColorCount">ColorCount</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#176color" title='color' data-ref="176color">color</a>]</a>;</td></tr>
<tr><th id="1105">1105</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#175SU" title='SU' data-ref="175SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col7 ref" href="#177SUColors" title='SUColors' data-ref="177SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>();</td></tr>
<tr><th id="1106">1106</th><td>      ++<a class="local col0 ref" href="#170ColorCount" title='ColorCount' data-ref="170ColorCount">ColorCount</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col7 ref" href="#177SUColors" title='SUColors' data-ref="177SUColors">SUColors</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>()]</a>;</td></tr>
<tr><th id="1107">1107</th><td>    }</td></tr>
<tr><th id="1108">1108</th><td>  }</td></tr>
<tr><th id="1109">1109</th><td>}</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator13cutHugeBlocksEv" title='llvm::SIScheduleBlockCreator::cutHugeBlocks' data-ref="_ZN4llvm22SIScheduleBlockCreator13cutHugeBlocksEv">cutHugeBlocks</dfn>() {</td></tr>
<tr><th id="1112">1112</th><td>  <i>// TODO</i></td></tr>
<tr><th id="1113">1113</th><td>}</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator25regroupNoUserInstructionsEv" title='llvm::SIScheduleBlockCreator::regroupNoUserInstructions' data-ref="_ZN4llvm22SIScheduleBlockCreator25regroupNoUserInstructionsEv">regroupNoUserInstructions</dfn>() {</td></tr>
<tr><th id="1116">1116</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="180DAGSize" title='DAGSize' data-type='unsigned int' data-ref="180DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1117">1117</th><td>  <em>int</em> <dfn class="local col1 decl" id="181GroupID" title='GroupID' data-type='int' data-ref="181GroupID">GroupID</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>++;</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="182SUNum" title='SUNum' data-type='unsigned int' data-ref="182SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a>) {</td></tr>
<tr><th id="1120">1120</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="183SU" title='SU' data-type='llvm::SUnit *' data-ref="183SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#182SUNum" title='SUNum' data-ref="182SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="1121">1121</th><td>    <em>bool</em> <dfn class="local col4 decl" id="184hasSuccessor" title='hasSuccessor' data-type='bool' data-ref="184hasSuccessor">hasSuccessor</dfn> = <b>false</b>;</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#183SU" title='SU' data-ref="183SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> &lt;= (<em>int</em>)<a class="local col0 ref" href="#180DAGSize" title='DAGSize' data-ref="180DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1124">1124</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col5 decl" id="185SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="185SuccDep">SuccDep</dfn> : <a class="local col3 ref" href="#183SU" title='SU' data-ref="183SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1127">1127</th><td>       <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="186Succ" title='Succ' data-type='llvm::SUnit *' data-ref="186Succ">Succ</dfn> = <a class="local col5 ref" href="#185SuccDep" title='SuccDep' data-ref="185SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1128">1128</th><td>      <b>if</b> (<a class="local col5 ref" href="#185SuccDep" title='SuccDep' data-ref="185SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col6 ref" href="#186Succ" title='Succ' data-ref="186Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col0 ref" href="#180DAGSize" title='DAGSize' data-ref="180DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1129">1129</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1130">1130</th><td>      <a class="local col4 ref" href="#184hasSuccessor" title='hasSuccessor' data-ref="184hasSuccessor">hasSuccessor</a> = <b>true</b>;</td></tr>
<tr><th id="1131">1131</th><td>    }</td></tr>
<tr><th id="1132">1132</th><td>    <b>if</b> (!<a class="local col4 ref" href="#184hasSuccessor" title='hasSuccessor' data-ref="184hasSuccessor">hasSuccessor</a>)</td></tr>
<tr><th id="1133">1133</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#183SU" title='SU' data-ref="183SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col1 ref" href="#181GroupID" title='GroupID' data-ref="181GroupID">GroupID</a>;</td></tr>
<tr><th id="1134">1134</th><td>  }</td></tr>
<tr><th id="1135">1135</th><td>}</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator12colorExportsEv" title='llvm::SIScheduleBlockCreator::colorExports' data-ref="_ZN4llvm22SIScheduleBlockCreator12colorExportsEv">colorExports</dfn>() {</td></tr>
<tr><th id="1138">1138</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="187ExportColor" title='ExportColor' data-type='unsigned int' data-ref="187ExportColor">ExportColor</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a>++;</td></tr>
<tr><th id="1139">1139</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="188ExpGroup" title='ExpGroup' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="188ExpGroup">ExpGroup</dfn>;</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <i>// Put all exports together in a block.</i></td></tr>
<tr><th id="1142">1142</th><td><i>  // The block will naturally end up being scheduled last,</i></td></tr>
<tr><th id="1143">1143</th><td><i>  // thus putting exports at the end of the schedule, which</i></td></tr>
<tr><th id="1144">1144</th><td><i>  // is better for performance.</i></td></tr>
<tr><th id="1145">1145</th><td><i>  // However we must ensure, for safety, the exports can be put</i></td></tr>
<tr><th id="1146">1146</th><td><i>  // together in the same block without any other instruction.</i></td></tr>
<tr><th id="1147">1147</th><td><i>  // This could happen, for example, when scheduling after regalloc</i></td></tr>
<tr><th id="1148">1148</th><td><i>  // if reloading a spilled register from memory using the same</i></td></tr>
<tr><th id="1149">1149</th><td><i>  // register than used in a previous export.</i></td></tr>
<tr><th id="1150">1150</th><td><i>  // If that happens, do not regroup the exports.</i></td></tr>
<tr><th id="1151">1151</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="189SUNum" title='SUNum' data-type='unsigned int' data-ref="189SUNum">SUNum</dfn> : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::TopDownIndex2SU" title='llvm::SIScheduleDAGMI::TopDownIndex2SU' data-ref="llvm::SIScheduleDAGMI::TopDownIndex2SU">TopDownIndex2SU</a>) {</td></tr>
<tr><th id="1152">1152</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col0 decl" id="190SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="190SU">SU</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#189SUNum" title='SUNum' data-ref="189SUNum">SUNum</a>]</a>;</td></tr>
<tr><th id="1153">1153</th><td>    <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isEXP' data-ref="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE">isEXP</a>(*<a class="local col0 ref" href="#190SU" title='SU' data-ref="190SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) {</td></tr>
<tr><th id="1154">1154</th><td>      <i>// Check the EXP can be added to the group safely,</i></td></tr>
<tr><th id="1155">1155</th><td><i>      // ie without needing any other instruction.</i></td></tr>
<tr><th id="1156">1156</th><td><i>      // The EXP is allowed to depend on other EXP</i></td></tr>
<tr><th id="1157">1157</th><td><i>      // (they will be in the same group).</i></td></tr>
<tr><th id="1158">1158</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="191j" title='j' data-type='unsigned int' data-ref="191j">j</dfn> : <a class="local col8 ref" href="#188ExpGroup" title='ExpGroup' data-ref="188ExpGroup">ExpGroup</a>) {</td></tr>
<tr><th id="1159">1159</th><td>        <em>bool</em> <dfn class="local col2 decl" id="192HasSubGraph" title='HasSubGraph' data-type='bool' data-ref="192HasSubGraph">HasSubGraph</dfn>;</td></tr>
<tr><th id="1160">1160</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="193SubGraph" title='SubGraph' data-type='std::vector&lt;int&gt;' data-ref="193SubGraph">SubGraph</dfn>;</td></tr>
<tr><th id="1161">1161</th><td>        <i>// By construction (topological order), if SU and</i></td></tr>
<tr><th id="1162">1162</th><td><i>        // DAG-&gt;SUnits[j] are linked, DAG-&gt;SUnits[j] is neccessary</i></td></tr>
<tr><th id="1163">1163</th><td><i>        // in the parent graph of SU.</i></td></tr>
<tr><th id="1164">1164</th><td><u>#<span data-ppcond="1164">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1165">1165</th><td>        <a class="local col3 ref" href="#193SubGraph" title='SubGraph' data-ref="193SubGraph">SubGraph</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI7GetTopoEv" title='llvm::SIScheduleDAGMI::GetTopo' data-ref="_ZN4llvm15SIScheduleDAGMI7GetTopoEv">GetTopo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb" title='llvm::ScheduleDAGTopologicalSort::GetSubGraph' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb">GetSubGraph</a>(<a class="local col0 ref" href="#190SU" title='SU' data-ref="190SU">SU</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#191j" title='j' data-ref="191j">j</a>]</a>,</td></tr>
<tr><th id="1166">1166</th><td>                                               <span class='refarg'><a class="local col2 ref" href="#192HasSubGraph" title='HasSubGraph' data-ref="192HasSubGraph">HasSubGraph</a></span>);</td></tr>
<tr><th id="1167">1167</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!HasSubGraph) ? void (0) : __assert_fail (&quot;!HasSubGraph&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 1167, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#192HasSubGraph" title='HasSubGraph' data-ref="192HasSubGraph">HasSubGraph</a>);</td></tr>
<tr><th id="1168">1168</th><td><u>#<span data-ppcond="1164">endif</span></u></td></tr>
<tr><th id="1169">1169</th><td>        <a class="local col3 ref" href="#193SubGraph" title='SubGraph' data-ref="193SubGraph">SubGraph</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI7GetTopoEv" title='llvm::SIScheduleDAGMI::GetTopo' data-ref="_ZN4llvm15SIScheduleDAGMI7GetTopoEv">GetTopo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb" title='llvm::ScheduleDAGTopologicalSort::GetSubGraph' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb">GetSubGraph</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#191j" title='j' data-ref="191j">j</a>]</a>, <a class="local col0 ref" href="#190SU" title='SU' data-ref="190SU">SU</a>,</td></tr>
<tr><th id="1170">1170</th><td>                                               <span class='refarg'><a class="local col2 ref" href="#192HasSubGraph" title='HasSubGraph' data-ref="192HasSubGraph">HasSubGraph</a></span>);</td></tr>
<tr><th id="1171">1171</th><td>        <b>if</b> (!<a class="local col2 ref" href="#192HasSubGraph" title='HasSubGraph' data-ref="192HasSubGraph">HasSubGraph</a>)</td></tr>
<tr><th id="1172">1172</th><td>          <b>continue</b>; <i>// No dependencies between each other</i></td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>        <i>// SubGraph contains all the instructions required</i></td></tr>
<tr><th id="1175">1175</th><td><i>        // between EXP SUnits[j] and EXP SU.</i></td></tr>
<tr><th id="1176">1176</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="194k" title='k' data-type='unsigned int' data-ref="194k">k</dfn> : <a class="local col3 ref" href="#193SubGraph" title='SubGraph' data-ref="193SubGraph">SubGraph</a>) {</td></tr>
<tr><th id="1177">1177</th><td>          <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isEXP' data-ref="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE">isEXP</a>(*<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#194k" title='k' data-ref="194k">k</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()))</td></tr>
<tr><th id="1178">1178</th><td>            <i>// Other instructions than EXP would be required in the group.</i></td></tr>
<tr><th id="1179">1179</th><td><i>            // Abort the groupping.</i></td></tr>
<tr><th id="1180">1180</th><td>            <b>return</b>;</td></tr>
<tr><th id="1181">1181</th><td>        }</td></tr>
<tr><th id="1182">1182</th><td>      }</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>      <a class="local col8 ref" href="#188ExpGroup" title='ExpGroup' data-ref="188ExpGroup">ExpGroup</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#189SUNum" title='SUNum' data-ref="189SUNum">SUNum</a>);</td></tr>
<tr><th id="1185">1185</th><td>    }</td></tr>
<tr><th id="1186">1186</th><td>  }</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>  <i>// The group can be formed. Give the color.</i></td></tr>
<tr><th id="1189">1189</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="195j" title='j' data-type='unsigned int' data-ref="195j">j</dfn> : <a class="local col8 ref" href="#188ExpGroup" title='ExpGroup' data-ref="188ExpGroup">ExpGroup</a>)</td></tr>
<tr><th id="1190">1190</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#195j" title='j' data-ref="195j">j</a>]</a> = <a class="local col7 ref" href="#187ExportColor" title='ExportColor' data-ref="187ExportColor">ExportColor</a>;</td></tr>
<tr><th id="1191">1191</th><td>}</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE" title='llvm::SIScheduleBlockCreator::createBlocksForVariant' data-ref="_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE">createBlocksForVariant</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a> <dfn class="local col6 decl" id="196BlockVariant" title='BlockVariant' data-type='llvm::SISchedulerBlockCreatorVariant' data-ref="196BlockVariant">BlockVariant</dfn>) {</td></tr>
<tr><th id="1194">1194</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="197DAGSize" title='DAGSize' data-type='unsigned int' data-ref="197DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1195">1195</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>,<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col8 decl" id="198RealID" title='RealID' data-type='std::map&lt;unsigned int, unsigned int&gt;' data-ref="198RealID">RealID</dfn>;</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1198">1198</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1199">1199</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="local col7 ref" href="#197DAGSize" title='DAGSize' data-ref="197DAGSize">DAGSize</a>, <var>0</var>);</td></tr>
<tr><th id="1200">1200</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>  <i>// Restore links previous scheduling variant has overridden.</i></td></tr>
<tr><th id="1203">1203</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv" title='llvm::SIScheduleDAGMI::restoreSULinksLeft' data-ref="_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv">restoreSULinksLeft</a>();</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextReservedID" title='llvm::SIScheduleBlockCreator::NextReservedID' data-ref="llvm::SIScheduleBlockCreator::NextReservedID">NextReservedID</a> = <var>1</var>;</td></tr>
<tr><th id="1206">1206</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</a> = <a class="local col7 ref" href="#197DAGSize" title='DAGSize' data-ref="197DAGSize">DAGSize</a> + <var>1</var>;</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Coloring the graph\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Coloring the graph\n"</q>);</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <b>if</b> (<a class="local col6 ref" href="#196BlockVariant" title='BlockVariant' data-ref="196BlockVariant">BlockVariant</a> == <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped" title='llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped">LatenciesGrouped</a>)</td></tr>
<tr><th id="1211">1211</th><td>    <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator24colorHighLatenciesGroupsEv" title='llvm::SIScheduleBlockCreator::colorHighLatenciesGroups' data-ref="_ZN4llvm22SIScheduleBlockCreator24colorHighLatenciesGroupsEv">colorHighLatenciesGroups</a>();</td></tr>
<tr><th id="1212">1212</th><td>  <b>else</b></td></tr>
<tr><th id="1213">1213</th><td>    <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator23colorHighLatenciesAloneEv" title='llvm::SIScheduleBlockCreator::colorHighLatenciesAlone' data-ref="_ZN4llvm22SIScheduleBlockCreator23colorHighLatenciesAloneEv">colorHighLatenciesAlone</a>();</td></tr>
<tr><th id="1214">1214</th><td>  <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv" title='llvm::SIScheduleBlockCreator::colorComputeReservedDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv">colorComputeReservedDependencies</a>();</td></tr>
<tr><th id="1215">1215</th><td>  <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator36colorAccordingToReservedDependenciesEv" title='llvm::SIScheduleBlockCreator::colorAccordingToReservedDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator36colorAccordingToReservedDependenciesEv">colorAccordingToReservedDependencies</a>();</td></tr>
<tr><th id="1216">1216</th><td>  <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator32colorEndsAccordingToDependenciesEv" title='llvm::SIScheduleBlockCreator::colorEndsAccordingToDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorEndsAccordingToDependenciesEv">colorEndsAccordingToDependencies</a>();</td></tr>
<tr><th id="1217">1217</th><td>  <b>if</b> (<a class="local col6 ref" href="#196BlockVariant" title='BlockVariant' data-ref="196BlockVariant">BlockVariant</a> == <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive">LatenciesAlonePlusConsecutive</a>)</td></tr>
<tr><th id="1218">1218</th><td>    <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator33colorForceConsecutiveOrderInGroupEv" title='llvm::SIScheduleBlockCreator::colorForceConsecutiveOrderInGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator33colorForceConsecutiveOrderInGroupEv">colorForceConsecutiveOrderInGroup</a>();</td></tr>
<tr><th id="1219">1219</th><td>  <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator25regroupNoUserInstructionsEv" title='llvm::SIScheduleBlockCreator::regroupNoUserInstructions' data-ref="_ZN4llvm22SIScheduleBlockCreator25regroupNoUserInstructionsEv">regroupNoUserInstructions</a>();</td></tr>
<tr><th id="1220">1220</th><td>  <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator32colorMergeConstantLoadsNextGroupEv" title='llvm::SIScheduleBlockCreator::colorMergeConstantLoadsNextGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorMergeConstantLoadsNextGroupEv">colorMergeConstantLoadsNextGroup</a>();</td></tr>
<tr><th id="1221">1221</th><td>  <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator44colorMergeIfPossibleNextGroupOnlyForReservedEv" title='llvm::SIScheduleBlockCreator::colorMergeIfPossibleNextGroupOnlyForReserved' data-ref="_ZN4llvm22SIScheduleBlockCreator44colorMergeIfPossibleNextGroupOnlyForReservedEv">colorMergeIfPossibleNextGroupOnlyForReserved</a>();</td></tr>
<tr><th id="1222">1222</th><td>  <a class="member" href="#_ZN4llvm22SIScheduleBlockCreator12colorExportsEv" title='llvm::SIScheduleBlockCreator::colorExports' data-ref="_ZN4llvm22SIScheduleBlockCreator12colorExportsEv">colorExports</a>();</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <i>// Put SUs of same color into same block</i></td></tr>
<tr><th id="1225">1225</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="local col7 ref" href="#197DAGSize" title='DAGSize' data-ref="197DAGSize">DAGSize</a>, -<var>1</var>);</td></tr>
<tr><th id="1226">1226</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="199i" title='i' data-type='unsigned int' data-ref="199i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="200e" title='e' data-type='unsigned int' data-ref="200e">e</dfn> = <a class="local col7 ref" href="#197DAGSize" title='DAGSize' data-ref="197DAGSize">DAGSize</a>; <a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a> != <a class="local col0 ref" href="#200e" title='e' data-ref="200e">e</a>; ++<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>) {</td></tr>
<tr><th id="1227">1227</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="201SU" title='SU' data-type='llvm::SUnit *' data-ref="201SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>]</a>;</td></tr>
<tr><th id="1228">1228</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="202Color" title='Color' data-type='unsigned int' data-ref="202Color">Color</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#201SU" title='SU' data-ref="201SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="1229">1229</th><td>    <b>if</b> (<a class="local col8 ref" href="#198RealID" title='RealID' data-ref="198RealID">RealID</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col2 ref" href="#202Color" title='Color' data-ref="202Color">Color</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="local col8 ref" href="#198RealID" title='RealID' data-ref="198RealID">RealID</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="1230">1230</th><td>      <em>int</em> <dfn class="local col3 decl" id="203ID" title='ID' data-type='int' data-ref="203ID">ID</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1231">1231</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::BlockPtrs" title='llvm::SIScheduleBlockCreator::BlockPtrs' data-ref="llvm::SIScheduleBlockCreator::BlockPtrs">BlockPtrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>&gt;(<span class='refarg'><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a></span>, <b>this</b>, <span class='refarg'><a class="local col3 ref" href="#203ID" title='ID' data-ref="203ID">ID</a></span>));</td></tr>
<tr><th id="1232">1232</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::BlockPtrs" title='llvm::SIScheduleBlockCreator::BlockPtrs' data-ref="llvm::SIScheduleBlockCreator::BlockPtrs">BlockPtrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6rbeginEv" title='std::vector::rbegin' data-ref="_ZNSt6vector6rbeginEv">rbegin</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratorptEv" title='std::reverse_iterator::operator-&gt;' data-ref="_ZNKSt16reverse_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>());</td></tr>
<tr><th id="1233">1233</th><td>      <a class="local col8 ref" href="#198RealID" title='RealID' data-ref="198RealID">RealID</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col2 ref" href="#202Color" title='Color' data-ref="202Color">Color</a>]</a> = <a class="local col3 ref" href="#203ID" title='ID' data-ref="203ID">ID</a>;</td></tr>
<tr><th id="1234">1234</th><td>    }</td></tr>
<tr><th id="1235">1235</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#198RealID" title='RealID' data-ref="198RealID">RealID</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col2 ref" href="#202Color" title='Color' data-ref="202Color">Color</a>]</a>]</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleBlock7addUnitEPNS_5SUnitE" title='llvm::SIScheduleBlock::addUnit' data-ref="_ZN4llvm15SIScheduleBlock7addUnitEPNS_5SUnitE">addUnit</a>(<a class="local col1 ref" href="#201SU" title='SU' data-ref="201SU">SU</a>);</td></tr>
<tr><th id="1236">1236</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#201SU" title='SU' data-ref="201SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col8 ref" href="#198RealID" title='RealID' data-ref="198RealID">RealID</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col2 ref" href="#202Color" title='Color' data-ref="202Color">Color</a>]</a>;</td></tr>
<tr><th id="1237">1237</th><td>  }</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>  <i>// Build dependencies between blocks.</i></td></tr>
<tr><th id="1240">1240</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="204i" title='i' data-type='unsigned int' data-ref="204i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="205e" title='e' data-type='unsigned int' data-ref="205e">e</dfn> = <a class="local col7 ref" href="#197DAGSize" title='DAGSize' data-ref="197DAGSize">DAGSize</a>; <a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a> != <a class="local col5 ref" href="#205e" title='e' data-ref="205e">e</a>; ++<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>) {</td></tr>
<tr><th id="1241">1241</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="206SU" title='SU' data-type='llvm::SUnit *' data-ref="206SU">SU</dfn> = &amp;<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>]</a>;</td></tr>
<tr><th id="1242">1242</th><td>    <em>int</em> <dfn class="local col7 decl" id="207SUID" title='SUID' data-type='int' data-ref="207SUID">SUID</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>]</a>;</td></tr>
<tr><th id="1243">1243</th><td>     <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col8 decl" id="208SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="208SuccDep">SuccDep</dfn> : <a class="local col6 ref" href="#206SU" title='SU' data-ref="206SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1244">1244</th><td>       <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="209Succ" title='Succ' data-type='llvm::SUnit *' data-ref="209Succ">Succ</dfn> = <a class="local col8 ref" href="#208SuccDep" title='SuccDep' data-ref="208SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1245">1245</th><td>      <b>if</b> (<a class="local col8 ref" href="#208SuccDep" title='SuccDep' data-ref="208SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col9 ref" href="#209Succ" title='Succ' data-ref="209Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col7 ref" href="#197DAGSize" title='DAGSize' data-ref="197DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1246">1246</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1247">1247</th><td>      <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#209Succ" title='Succ' data-ref="209Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> != <a class="local col7 ref" href="#207SUID" title='SUID' data-ref="207SUID">SUID</a>)</td></tr>
<tr><th id="1248">1248</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#207SUID" title='SUID' data-ref="207SUID">SUID</a>]</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleBlock7addSuccEPS0_NS_23SIScheduleBlockLinkKindE" title='llvm::SIScheduleBlock::addSucc' data-ref="_ZN4llvm15SIScheduleBlock7addSuccEPS0_NS_23SIScheduleBlockLinkKindE">addSucc</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#209Succ" title='Succ' data-ref="209Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>]</a>,</td></tr>
<tr><th id="1249">1249</th><td>                                     <a class="local col8 ref" href="#208SuccDep" title='SuccDep' data-ref="208SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>() ? <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind::NoData" title='llvm::SIScheduleBlockLinkKind::NoData' data-ref="llvm::SIScheduleBlockLinkKind::NoData">NoData</a> : <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind::Data" title='llvm::SIScheduleBlockLinkKind::Data' data-ref="llvm::SIScheduleBlockLinkKind::Data">Data</a>);</td></tr>
<tr><th id="1250">1250</th><td>    }</td></tr>
<tr><th id="1251">1251</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col0 decl" id="210PredDep" title='PredDep' data-type='llvm::SDep &amp;' data-ref="210PredDep">PredDep</dfn> : <a class="local col6 ref" href="#206SU" title='SU' data-ref="206SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1252">1252</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="211Pred" title='Pred' data-type='llvm::SUnit *' data-ref="211Pred">Pred</dfn> = <a class="local col0 ref" href="#210PredDep" title='PredDep' data-ref="210PredDep">PredDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1253">1253</th><td>      <b>if</b> (<a class="local col0 ref" href="#210PredDep" title='PredDep' data-ref="210PredDep">PredDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col1 ref" href="#211Pred" title='Pred' data-ref="211Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col7 ref" href="#197DAGSize" title='DAGSize' data-ref="197DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1254">1254</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1255">1255</th><td>      <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#211Pred" title='Pred' data-ref="211Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> != <a class="local col7 ref" href="#207SUID" title='SUID' data-ref="207SUID">SUID</a>)</td></tr>
<tr><th id="1256">1256</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#207SUID" title='SUID' data-ref="207SUID">SUID</a>]</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleBlock7addPredEPS0_" title='llvm::SIScheduleBlock::addPred' data-ref="_ZN4llvm15SIScheduleBlock7addPredEPS0_">addPred</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#211Pred" title='Pred' data-ref="211Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>]</a>);</td></tr>
<tr><th id="1257">1257</th><td>    }</td></tr>
<tr><th id="1258">1258</th><td>  }</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <i>// Free root and leafs of all blocks to enable scheduling inside them.</i></td></tr>
<tr><th id="1261">1261</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="212i" title='i' data-type='unsigned int' data-ref="212i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="213e" title='e' data-type='unsigned int' data-ref="213e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a> != <a class="local col3 ref" href="#213e" title='e' data-ref="213e">e</a>; ++<a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>) {</td></tr>
<tr><th id="1262">1262</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col4 decl" id="214Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="214Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>]</a>;</td></tr>
<tr><th id="1263">1263</th><td>    <a class="local col4 ref" href="#214Block" title='Block' data-ref="214Block">Block</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleBlock13finalizeUnitsEv" title='llvm::SIScheduleBlock::finalizeUnits' data-ref="_ZN4llvm15SIScheduleBlock13finalizeUnitsEv">finalizeUnits</a>();</td></tr>
<tr><th id="1264">1264</th><td>  }</td></tr>
<tr><th id="1265">1265</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Blocks created:\n\n&quot;; for (unsigned i = 0, e = CurrentBlocks.size(); i != e; ++i) { SIScheduleBlock *Block = CurrentBlocks[i]; Block-&gt;printDebug(true); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Blocks created:\n\n"</q>;</td></tr>
<tr><th id="1266">1266</th><td>             <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="215i" title='i' data-type='unsigned int' data-ref="215i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="216e" title='e' data-type='unsigned int' data-ref="216e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col5 ref" href="#1265" title='i' data-ref="215i">i</a> != <a class="local col6 ref" href="#1265" title='e' data-ref="216e">e</a>; ++<a class="local col5 ref" href="#1265" title='i' data-ref="215i">i</a>) {</td></tr>
<tr><th id="1267">1267</th><td>               <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col7 decl" id="217Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="217Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>[<a class="local col5 ref" href="#1265" title='i' data-ref="215i">i</a>];</td></tr>
<tr><th id="1268">1268</th><td>               <a class="local col7 ref" href="#1265" title='Block' data-ref="217Block">Block</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleBlock10printDebugEb" title='llvm::SIScheduleBlock::printDebug' data-ref="_ZN4llvm15SIScheduleBlock10printDebugEb">printDebug</a>(<b>true</b>);</td></tr>
<tr><th id="1269">1269</th><td>             });</td></tr>
<tr><th id="1270">1270</th><td>}</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td><i  data-doc="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">// Two functions taken from Codegen/MachineScheduler.cpp</i></td></tr>
<tr><th id="1273">1273</th><td><i  data-doc="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE"></i></td></tr>
<tr><th id="1274">1274</th><td><i  data-doc="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">/// Non-const version.</i></td></tr>
<tr><th id="1275">1275</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1276">1276</th><td><dfn class="tu decl def" id="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-type='MachineBasicBlock::iterator nextIfDebug(MachineBasicBlock::iterator I, MachineBasicBlock::const_iterator End)' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="218I" title='I' data-type='MachineBasicBlock::iterator' data-ref="218I">I</dfn>,</td></tr>
<tr><th id="1277">1277</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="219End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="219End">End</dfn>) {</td></tr>
<tr><th id="1278">1278</th><td>  <b>for</b> (; <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col8 ref" href="#218I" title='I' data-ref="218I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#219End" title='End' data-ref="219End">End</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#218I" title='I' data-ref="218I">I</a>) {</td></tr>
<tr><th id="1279">1279</th><td>    <b>if</b> (!<a class="local col8 ref" href="#218I" title='I' data-ref="218I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1280">1280</th><td>      <b>break</b>;</td></tr>
<tr><th id="1281">1281</th><td>  }</td></tr>
<tr><th id="1282">1282</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_"></a><a class="local col8 ref" href="#218I" title='I' data-ref="218I">I</a>;</td></tr>
<tr><th id="1283">1283</th><td>}</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator15topologicalSortEv" title='llvm::SIScheduleBlockCreator::topologicalSort' data-ref="_ZN4llvm22SIScheduleBlockCreator15topologicalSortEv">topologicalSort</dfn>() {</td></tr>
<tr><th id="1286">1286</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="220DAGSize" title='DAGSize' data-type='unsigned int' data-ref="220DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1287">1287</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="221WorkList" title='WorkList' data-type='std::vector&lt;int&gt;' data-ref="221WorkList">WorkList</dfn>;</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Topological Sort\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Topological Sort\n"</q>);</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <a class="local col1 ref" href="#221WorkList" title='WorkList' data-ref="221WorkList">WorkList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col0 ref" href="#220DAGSize" title='DAGSize' data-ref="220DAGSize">DAGSize</a>);</td></tr>
<tr><th id="1292">1292</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownIndex2Block" title='llvm::SIScheduleBlockCreator::TopDownIndex2Block' data-ref="llvm::SIScheduleBlockCreator::TopDownIndex2Block">TopDownIndex2Block</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col0 ref" href="#220DAGSize" title='DAGSize' data-ref="220DAGSize">DAGSize</a>);</td></tr>
<tr><th id="1293">1293</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownBlock2Index" title='llvm::SIScheduleBlockCreator::TopDownBlock2Index' data-ref="llvm::SIScheduleBlockCreator::TopDownBlock2Index">TopDownBlock2Index</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col0 ref" href="#220DAGSize" title='DAGSize' data-ref="220DAGSize">DAGSize</a>);</td></tr>
<tr><th id="1294">1294</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::BottomUpIndex2Block" title='llvm::SIScheduleBlockCreator::BottomUpIndex2Block' data-ref="llvm::SIScheduleBlockCreator::BottomUpIndex2Block">BottomUpIndex2Block</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col0 ref" href="#220DAGSize" title='DAGSize' data-ref="220DAGSize">DAGSize</a>);</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="222i" title='i' data-type='unsigned int' data-ref="222i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="223e" title='e' data-type='unsigned int' data-ref="223e">e</dfn> = <a class="local col0 ref" href="#220DAGSize" title='DAGSize' data-ref="220DAGSize">DAGSize</a>; <a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a> != <a class="local col3 ref" href="#223e" title='e' data-ref="223e">e</a>; ++<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>) {</td></tr>
<tr><th id="1297">1297</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col4 decl" id="224Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="224Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>]</a>;</td></tr>
<tr><th id="1298">1298</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="225Degree" title='Degree' data-type='unsigned int' data-ref="225Degree">Degree</dfn> = <a class="local col4 ref" href="#224Block" title='Block' data-ref="224Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getSuccsEv" title='llvm::SIScheduleBlock::getSuccs' data-ref="_ZNK4llvm15SIScheduleBlock8getSuccsEv">getSuccs</a>().<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1299">1299</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownBlock2Index" title='llvm::SIScheduleBlockCreator::TopDownBlock2Index' data-ref="llvm::SIScheduleBlockCreator::TopDownBlock2Index">TopDownBlock2Index</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>]</a> = <a class="local col5 ref" href="#225Degree" title='Degree' data-ref="225Degree">Degree</a>;</td></tr>
<tr><th id="1300">1300</th><td>    <b>if</b> (<a class="local col5 ref" href="#225Degree" title='Degree' data-ref="225Degree">Degree</a> == <var>0</var>) {</td></tr>
<tr><th id="1301">1301</th><td>      <a class="local col1 ref" href="#221WorkList" title='WorkList' data-ref="221WorkList">WorkList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>);</td></tr>
<tr><th id="1302">1302</th><td>    }</td></tr>
<tr><th id="1303">1303</th><td>  }</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <em>int</em> <dfn class="local col6 decl" id="226Id" title='Id' data-type='int' data-ref="226Id">Id</dfn> = <a class="local col0 ref" href="#220DAGSize" title='DAGSize' data-ref="220DAGSize">DAGSize</a>;</td></tr>
<tr><th id="1306">1306</th><td>  <b>while</b> (!<a class="local col1 ref" href="#221WorkList" title='WorkList' data-ref="221WorkList">WorkList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1307">1307</th><td>    <em>int</em> <dfn class="local col7 decl" id="227i" title='i' data-type='int' data-ref="227i">i</dfn> = <a class="local col1 ref" href="#221WorkList" title='WorkList' data-ref="221WorkList">WorkList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="1308">1308</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col8 decl" id="228Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="228Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#227i" title='i' data-ref="227i">i</a>]</a>;</td></tr>
<tr><th id="1309">1309</th><td>    <a class="local col1 ref" href="#221WorkList" title='WorkList' data-ref="221WorkList">WorkList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1310">1310</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownBlock2Index" title='llvm::SIScheduleBlockCreator::TopDownBlock2Index' data-ref="llvm::SIScheduleBlockCreator::TopDownBlock2Index">TopDownBlock2Index</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#227i" title='i' data-ref="227i">i</a>]</a> = --<a class="local col6 ref" href="#226Id" title='Id' data-ref="226Id">Id</a>;</td></tr>
<tr><th id="1311">1311</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownIndex2Block" title='llvm::SIScheduleBlockCreator::TopDownIndex2Block' data-ref="llvm::SIScheduleBlockCreator::TopDownIndex2Block">TopDownIndex2Block</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#226Id" title='Id' data-ref="226Id">Id</a>]</a> = <a class="local col7 ref" href="#227i" title='i' data-ref="227i">i</a>;</td></tr>
<tr><th id="1312">1312</th><td>    <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>* <dfn class="local col9 decl" id="229Pred" title='Pred' data-type='llvm::SIScheduleBlock *' data-ref="229Pred">Pred</dfn> : <a class="local col8 ref" href="#228Block" title='Block' data-ref="228Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getPredsEv" title='llvm::SIScheduleBlock::getPreds' data-ref="_ZNK4llvm15SIScheduleBlock8getPredsEv">getPreds</a>()) {</td></tr>
<tr><th id="1313">1313</th><td>      <b>if</b> (!--<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownBlock2Index" title='llvm::SIScheduleBlockCreator::TopDownBlock2Index' data-ref="llvm::SIScheduleBlockCreator::TopDownBlock2Index">TopDownBlock2Index</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#229Pred" title='Pred' data-ref="229Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a>)</td></tr>
<tr><th id="1314">1314</th><td>        <a class="local col1 ref" href="#221WorkList" title='WorkList' data-ref="221WorkList">WorkList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col9 ref" href="#229Pred" title='Pred' data-ref="229Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>());</td></tr>
<tr><th id="1315">1315</th><td>    }</td></tr>
<tr><th id="1316">1316</th><td>  }</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td><u>#<span data-ppcond="1318">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1319">1319</th><td>  <i>// Check correctness of the ordering.</i></td></tr>
<tr><th id="1320">1320</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="230i" title='i' data-type='unsigned int' data-ref="230i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="231e" title='e' data-type='unsigned int' data-ref="231e">e</dfn> = <a class="local col0 ref" href="#220DAGSize" title='DAGSize' data-ref="220DAGSize">DAGSize</a>; <a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a> != <a class="local col1 ref" href="#231e" title='e' data-ref="231e">e</a>; ++<a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a>) {</td></tr>
<tr><th id="1321">1321</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col2 decl" id="232Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="232Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a>]</a>;</td></tr>
<tr><th id="1322">1322</th><td>    <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>* <dfn class="local col3 decl" id="233Pred" title='Pred' data-type='llvm::SIScheduleBlock *' data-ref="233Pred">Pred</dfn> : <a class="local col2 ref" href="#232Block" title='Block' data-ref="232Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getPredsEv" title='llvm::SIScheduleBlock::getPreds' data-ref="_ZNK4llvm15SIScheduleBlock8getPredsEv">getPreds</a>()) {</td></tr>
<tr><th id="1323">1323</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopDownBlock2Index[i] &gt; TopDownBlock2Index[Pred-&gt;getID()] &amp;&amp; &quot;Wrong Top Down topological sorting&quot;) ? void (0) : __assert_fail (&quot;TopDownBlock2Index[i] &gt; TopDownBlock2Index[Pred-&gt;getID()] &amp;&amp; \&quot;Wrong Top Down topological sorting\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 1324, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownBlock2Index" title='llvm::SIScheduleBlockCreator::TopDownBlock2Index' data-ref="llvm::SIScheduleBlockCreator::TopDownBlock2Index">TopDownBlock2Index</a>[<a class="local col0 ref" href="#230i" title='i' data-ref="230i">i</a>] &gt; <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownBlock2Index" title='llvm::SIScheduleBlockCreator::TopDownBlock2Index' data-ref="llvm::SIScheduleBlockCreator::TopDownBlock2Index">TopDownBlock2Index</a>[<a class="local col3 ref" href="#233Pred" title='Pred' data-ref="233Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()] &amp;&amp;</td></tr>
<tr><th id="1324">1324</th><td>      <q>"Wrong Top Down topological sorting"</q>);</td></tr>
<tr><th id="1325">1325</th><td>    }</td></tr>
<tr><th id="1326">1326</th><td>  }</td></tr>
<tr><th id="1327">1327</th><td><u>#<span data-ppcond="1318">endif</span></u></td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::BottomUpIndex2Block" title='llvm::SIScheduleBlockCreator::BottomUpIndex2Block' data-ref="llvm::SIScheduleBlockCreator::BottomUpIndex2Block">BottomUpIndex2Block</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ET_S0_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ET_S0_RKT0_">(</a><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownIndex2Block" title='llvm::SIScheduleBlockCreator::TopDownIndex2Block' data-ref="llvm::SIScheduleBlockCreator::TopDownIndex2Block">TopDownIndex2Block</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6rbeginEv" title='std::vector::rbegin' data-ref="_ZNSt6vector6rbeginEv">rbegin</a>(),</td></tr>
<tr><th id="1330">1330</th><td>                                         <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownIndex2Block" title='llvm::SIScheduleBlockCreator::TopDownIndex2Block' data-ref="llvm::SIScheduleBlockCreator::TopDownIndex2Block">TopDownIndex2Block</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4rendEv" title='std::vector::rend' data-ref="_ZNSt6vector4rendEv">rend</a>());</td></tr>
<tr><th id="1331">1331</th><td>}</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv" title='llvm::SIScheduleBlockCreator::scheduleInsideBlocks' data-ref="_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv">scheduleInsideBlocks</dfn>() {</td></tr>
<tr><th id="1334">1334</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="234DAGSize" title='DAGSize' data-type='unsigned int' data-ref="234DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;\nScheduling Blocks\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nScheduling Blocks\n\n"</q>);</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <i>// We do schedule a valid scheduling such that a Block corresponds</i></td></tr>
<tr><th id="1339">1339</th><td><i>  // to a range of instructions.</i></td></tr>
<tr><th id="1340">1340</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;First phase: Fast scheduling for Reg Liveness\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"First phase: Fast scheduling for Reg Liveness\n"</q>);</td></tr>
<tr><th id="1341">1341</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="235i" title='i' data-type='unsigned int' data-ref="235i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="236e" title='e' data-type='unsigned int' data-ref="236e">e</dfn> = <a class="local col4 ref" href="#234DAGSize" title='DAGSize' data-ref="234DAGSize">DAGSize</a>; <a class="local col5 ref" href="#235i" title='i' data-ref="235i">i</a> != <a class="local col6 ref" href="#236e" title='e' data-ref="236e">e</a>; ++<a class="local col5 ref" href="#235i" title='i' data-ref="235i">i</a>) {</td></tr>
<tr><th id="1342">1342</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col7 decl" id="237Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="237Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#235i" title='i' data-ref="235i">i</a>]</a>;</td></tr>
<tr><th id="1343">1343</th><td>    <a class="local col7 ref" href="#237Block" title='Block' data-ref="237Block">Block</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleBlock12fastScheduleEv" title='llvm::SIScheduleBlock::fastSchedule' data-ref="_ZN4llvm15SIScheduleBlock12fastScheduleEv">fastSchedule</a>();</td></tr>
<tr><th id="1344">1344</th><td>  }</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <i>// Note: the following code, and the part restoring previous position</i></td></tr>
<tr><th id="1347">1347</th><td><i>  // is by far the most expensive operation of the Scheduler.</i></td></tr>
<tr><th id="1348">1348</th><td><i></i></td></tr>
<tr><th id="1349">1349</th><td><i>  // Do not update CurrentTop.</i></td></tr>
<tr><th id="1350">1350</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="238CurrentTopFastSched" title='CurrentTopFastSched' data-type='MachineBasicBlock::iterator' data-ref="238CurrentTopFastSched">CurrentTopFastSched</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI13getCurrentTopEv" title='llvm::SIScheduleDAGMI::getCurrentTop' data-ref="_ZN4llvm15SIScheduleDAGMI13getCurrentTopEv">getCurrentTop</a>();</td></tr>
<tr><th id="1351">1351</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col9 decl" id="239PosOld" title='PosOld' data-type='std::vector&lt;MachineBasicBlock::iterator&gt;' data-ref="239PosOld">PosOld</dfn>;</td></tr>
<tr><th id="1352">1352</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="240PosNew" title='PosNew' data-type='std::vector&lt;MachineBasicBlock::iterator&gt;' data-ref="240PosNew">PosNew</dfn>;</td></tr>
<tr><th id="1353">1353</th><td>  <a class="local col9 ref" href="#239PosOld" title='PosOld' data-ref="239PosOld">PosOld</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1354">1354</th><td>  <a class="local col0 ref" href="#240PosNew" title='PosNew' data-ref="240PosNew">PosNew</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="241i" title='i' data-type='unsigned int' data-ref="241i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="242e" title='e' data-type='unsigned int' data-ref="242e">e</dfn> = <a class="local col4 ref" href="#234DAGSize" title='DAGSize' data-ref="234DAGSize">DAGSize</a>; <a class="local col1 ref" href="#241i" title='i' data-ref="241i">i</a> != <a class="local col2 ref" href="#242e" title='e' data-ref="242e">e</a>; ++<a class="local col1 ref" href="#241i" title='i' data-ref="241i">i</a>) {</td></tr>
<tr><th id="1357">1357</th><td>    <em>int</em> <dfn class="local col3 decl" id="243BlockIndice" title='BlockIndice' data-type='int' data-ref="243BlockIndice">BlockIndice</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownIndex2Block" title='llvm::SIScheduleBlockCreator::TopDownIndex2Block' data-ref="llvm::SIScheduleBlockCreator::TopDownIndex2Block">TopDownIndex2Block</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#241i" title='i' data-ref="241i">i</a>]</a>;</td></tr>
<tr><th id="1358">1358</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col4 decl" id="244Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="244Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#243BlockIndice" title='BlockIndice' data-ref="243BlockIndice">BlockIndice</a>]</a>;</td></tr>
<tr><th id="1359">1359</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col5 decl" id="245SUs" title='SUs' data-type='std::vector&lt;SUnit *&gt;' data-ref="245SUs">SUs</dfn> = <a class="local col4 ref" href="#244Block" title='Block' data-ref="244Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock17getScheduledUnitsEv" title='llvm::SIScheduleBlock::getScheduledUnits' data-ref="_ZN4llvm15SIScheduleBlock17getScheduledUnitsEv">getScheduledUnits</a>();</td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col6 decl" id="246SU" title='SU' data-type='llvm::SUnit *' data-ref="246SU">SU</dfn> : <a class="local col5 ref" href="#245SUs" title='SUs' data-ref="245SUs">SUs</a>) {</td></tr>
<tr><th id="1362">1362</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="247MI" title='MI' data-type='llvm::MachineInstr *' data-ref="247MI">MI</dfn> = <a class="local col6 ref" href="#246SU" title='SU' data-ref="246SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1363">1363</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="248Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="248Pos">Pos</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>;</td></tr>
<tr><th id="1364">1364</th><td>      <a class="local col9 ref" href="#239PosOld" title='PosOld' data-ref="239PosOld">PosOld</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#248Pos" title='Pos' data-ref="248Pos">Pos</a>);</td></tr>
<tr><th id="1365">1365</th><td>      <b>if</b> (&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#238CurrentTopFastSched" title='CurrentTopFastSched' data-ref="238CurrentTopFastSched">CurrentTopFastSched</a> == <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>) {</td></tr>
<tr><th id="1366">1366</th><td>        <a class="local col0 ref" href="#240PosNew" title='PosNew' data-ref="240PosNew">PosNew</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#248Pos" title='Pos' data-ref="248Pos">Pos</a>);</td></tr>
<tr><th id="1367">1367</th><td>        <a class="local col8 ref" href="#238CurrentTopFastSched" title='CurrentTopFastSched' data-ref="238CurrentTopFastSched">CurrentTopFastSched</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#238CurrentTopFastSched" title='CurrentTopFastSched' data-ref="238CurrentTopFastSched">CurrentTopFastSched</a>,</td></tr>
<tr><th id="1368">1368</th><td>                                          <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI16getCurrentBottomEv" title='llvm::SIScheduleDAGMI::getCurrentBottom' data-ref="_ZN4llvm15SIScheduleDAGMI16getCurrentBottomEv">getCurrentBottom</a>());</td></tr>
<tr><th id="1369">1369</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1370">1370</th><td>        <i>// Update the instruction stream.</i></td></tr>
<tr><th id="1371">1371</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI5getBBEv" title='llvm::SIScheduleDAGMI::getBB' data-ref="_ZN4llvm15SIScheduleDAGMI5getBBEv">getBB</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238CurrentTopFastSched" title='CurrentTopFastSched' data-ref="238CurrentTopFastSched">CurrentTopFastSched</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI5getBBEv" title='llvm::SIScheduleDAGMI::getBB' data-ref="_ZN4llvm15SIScheduleDAGMI5getBBEv">getBB</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>);</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>        <i>// Update LiveIntervals.</i></td></tr>
<tr><th id="1374">1374</th><td><i>        // Note: Moving all instructions and calling handleMove every time</i></td></tr>
<tr><th id="1375">1375</th><td><i>        // is the most cpu intensive operation of the scheduler.</i></td></tr>
<tr><th id="1376">1376</th><td><i>        // It would gain a lot if there was a way to recompute the</i></td></tr>
<tr><th id="1377">1377</th><td><i>        // LiveIntervals for the entire scheduling region.</i></td></tr>
<tr><th id="1378">1378</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getLISEv" title='llvm::SIScheduleDAGMI::getLIS' data-ref="_ZN4llvm15SIScheduleDAGMI6getLISEv">getLIS</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a></span>, <i>/*UpdateFlags=*/</i><b>true</b>);</td></tr>
<tr><th id="1379">1379</th><td>        <a class="local col0 ref" href="#240PosNew" title='PosNew' data-ref="240PosNew">PosNew</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#238CurrentTopFastSched" title='CurrentTopFastSched' data-ref="238CurrentTopFastSched">CurrentTopFastSched</a>);</td></tr>
<tr><th id="1380">1380</th><td>      }</td></tr>
<tr><th id="1381">1381</th><td>    }</td></tr>
<tr><th id="1382">1382</th><td>  }</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td>  <i>// Now we have Block of SUs == Block of MI.</i></td></tr>
<tr><th id="1385">1385</th><td><i>  // We do the final schedule for the instructions inside the block.</i></td></tr>
<tr><th id="1386">1386</th><td><i>  // The property that all the SUs of the Block are grouped together as MI</i></td></tr>
<tr><th id="1387">1387</th><td><i>  // is used for correct reg usage tracking.</i></td></tr>
<tr><th id="1388">1388</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="249i" title='i' data-type='unsigned int' data-ref="249i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="250e" title='e' data-type='unsigned int' data-ref="250e">e</dfn> = <a class="local col4 ref" href="#234DAGSize" title='DAGSize' data-ref="234DAGSize">DAGSize</a>; <a class="local col9 ref" href="#249i" title='i' data-ref="249i">i</a> != <a class="local col0 ref" href="#250e" title='e' data-ref="250e">e</a>; ++<a class="local col9 ref" href="#249i" title='i' data-ref="249i">i</a>) {</td></tr>
<tr><th id="1389">1389</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col1 decl" id="251Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="251Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#249i" title='i' data-ref="249i">i</a>]</a>;</td></tr>
<tr><th id="1390">1390</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col2 decl" id="252SUs" title='SUs' data-type='std::vector&lt;SUnit *&gt;' data-ref="252SUs">SUs</dfn> = <a class="local col1 ref" href="#251Block" title='Block' data-ref="251Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock17getScheduledUnitsEv" title='llvm::SIScheduleBlock::getScheduledUnits' data-ref="_ZN4llvm15SIScheduleBlock17getScheduledUnitsEv">getScheduledUnits</a>();</td></tr>
<tr><th id="1391">1391</th><td>    <a class="local col1 ref" href="#251Block" title='Block' data-ref="251Block">Block</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::SIScheduleBlock::schedule' data-ref="_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">schedule</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#252SUs" title='SUs' data-ref="252SUs">SUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col2 ref" href="#252SUs" title='SUs' data-ref="252SUs">SUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6rbeginEv" title='std::vector::rbegin' data-ref="_ZNSt6vector6rbeginEv">rbegin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="1392">1392</th><td>  }</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Restoring MI Pos\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Restoring MI Pos\n"</q>);</td></tr>
<tr><th id="1395">1395</th><td>  <i>// Restore old ordering (which prevents a LIS-&gt;handleMove bug).</i></td></tr>
<tr><th id="1396">1396</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="253i" title='i' data-type='unsigned int' data-ref="253i">i</dfn> = <a class="local col9 ref" href="#239PosOld" title='PosOld' data-ref="239PosOld">PosOld</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <dfn class="local col4 decl" id="254e" title='e' data-type='unsigned int' data-ref="254e">e</dfn> = <var>0</var>; <a class="local col3 ref" href="#253i" title='i' data-ref="253i">i</a> != <a class="local col4 ref" href="#254e" title='e' data-ref="254e">e</a>; --<a class="local col3 ref" href="#253i" title='i' data-ref="253i">i</a>) {</td></tr>
<tr><th id="1397">1397</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="255POld" title='POld' data-type='MachineBasicBlock::iterator' data-ref="255POld">POld</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#239PosOld" title='PosOld' data-ref="239PosOld">PosOld</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#253i" title='i' data-ref="253i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1398">1398</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="256PNew" title='PNew' data-type='MachineBasicBlock::iterator' data-ref="256PNew">PNew</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#240PosNew" title='PosNew' data-ref="240PosNew">PosNew</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#253i" title='i' data-ref="253i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1399">1399</th><td>    <b>if</b> (<a class="local col6 ref" href="#256PNew" title='PNew' data-ref="256PNew">PNew</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#255POld" title='POld' data-ref="255POld">POld</a>) {</td></tr>
<tr><th id="1400">1400</th><td>      <i>// Update the instruction stream.</i></td></tr>
<tr><th id="1401">1401</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI5getBBEv" title='llvm::SIScheduleDAGMI::getBB' data-ref="_ZN4llvm15SIScheduleDAGMI5getBBEv">getBB</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#255POld" title='POld' data-ref="255POld">POld</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI5getBBEv" title='llvm::SIScheduleDAGMI::getBB' data-ref="_ZN4llvm15SIScheduleDAGMI5getBBEv">getBB</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#256PNew" title='PNew' data-ref="256PNew">PNew</a>);</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td>      <i>// Update LiveIntervals.</i></td></tr>
<tr><th id="1404">1404</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getLISEv" title='llvm::SIScheduleDAGMI::getLIS' data-ref="_ZN4llvm15SIScheduleDAGMI6getLISEv">getLIS</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#255POld" title='POld' data-ref="255POld">POld</a></span>, <i>/*UpdateFlags=*/</i><b>true</b>);</td></tr>
<tr><th id="1405">1405</th><td>    }</td></tr>
<tr><th id="1406">1406</th><td>  }</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { for (unsigned i = 0, e = CurrentBlocks.size(); i != e; ++i) { SIScheduleBlock *Block = CurrentBlocks[i]; Block-&gt;printDebug(true); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="257i" title='i' data-type='unsigned int' data-ref="257i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="258e" title='e' data-type='unsigned int' data-ref="258e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#1408" title='i' data-ref="257i">i</a> != <a class="local col8 ref" href="#1408" title='e' data-ref="258e">e</a>; ++<a class="local col7 ref" href="#1408" title='i' data-ref="257i">i</a>) {</td></tr>
<tr><th id="1409">1409</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col9 decl" id="259Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="259Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>[<a class="local col7 ref" href="#1408" title='i' data-ref="257i">i</a>];</td></tr>
<tr><th id="1410">1410</th><td>    <a class="local col9 ref" href="#1408" title='Block' data-ref="259Block">Block</a>-&gt;<a class="ref" href="#_ZN4llvm15SIScheduleBlock10printDebugEb" title='llvm::SIScheduleBlock::printDebug' data-ref="_ZN4llvm15SIScheduleBlock10printDebugEb">printDebug</a>(<b>true</b>);</td></tr>
<tr><th id="1411">1411</th><td>  });</td></tr>
<tr><th id="1412">1412</th><td>}</td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>::<dfn class="decl def" id="_ZN4llvm22SIScheduleBlockCreator9fillStatsEv" title='llvm::SIScheduleBlockCreator::fillStats' data-ref="_ZN4llvm22SIScheduleBlockCreator9fillStatsEv">fillStats</dfn>() {</td></tr>
<tr><th id="1415">1415</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="260DAGSize" title='DAGSize' data-type='unsigned int' data-ref="260DAGSize">DAGSize</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="261i" title='i' data-type='unsigned int' data-ref="261i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="262e" title='e' data-type='unsigned int' data-ref="262e">e</dfn> = <a class="local col0 ref" href="#260DAGSize" title='DAGSize' data-ref="260DAGSize">DAGSize</a>; <a class="local col1 ref" href="#261i" title='i' data-ref="261i">i</a> != <a class="local col2 ref" href="#262e" title='e' data-ref="262e">e</a>; ++<a class="local col1 ref" href="#261i" title='i' data-ref="261i">i</a>) {</td></tr>
<tr><th id="1418">1418</th><td>    <em>int</em> <dfn class="local col3 decl" id="263BlockIndice" title='BlockIndice' data-type='int' data-ref="263BlockIndice">BlockIndice</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::TopDownIndex2Block" title='llvm::SIScheduleBlockCreator::TopDownIndex2Block' data-ref="llvm::SIScheduleBlockCreator::TopDownIndex2Block">TopDownIndex2Block</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#261i" title='i' data-ref="261i">i</a>]</a>;</td></tr>
<tr><th id="1419">1419</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col4 decl" id="264Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="264Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#263BlockIndice" title='BlockIndice' data-ref="263BlockIndice">BlockIndice</a>]</a>;</td></tr>
<tr><th id="1420">1420</th><td>    <b>if</b> (<a class="local col4 ref" href="#264Block" title='Block' data-ref="264Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getPredsEv" title='llvm::SIScheduleBlock::getPreds' data-ref="_ZNK4llvm15SIScheduleBlock8getPredsEv">getPreds</a>().<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1421">1421</th><td>      <a class="local col4 ref" href="#264Block" title='Block' data-ref="264Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Depth" title='llvm::SIScheduleBlock::Depth' data-ref="llvm::SIScheduleBlock::Depth">Depth</a> = <var>0</var>;</td></tr>
<tr><th id="1422">1422</th><td>    <b>else</b> {</td></tr>
<tr><th id="1423">1423</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="265Depth" title='Depth' data-type='unsigned int' data-ref="265Depth">Depth</dfn> = <var>0</var>;</td></tr>
<tr><th id="1424">1424</th><td>      <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col6 decl" id="266Pred" title='Pred' data-type='llvm::SIScheduleBlock *' data-ref="266Pred">Pred</dfn> : <a class="local col4 ref" href="#264Block" title='Block' data-ref="264Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getPredsEv" title='llvm::SIScheduleBlock::getPreds' data-ref="_ZNK4llvm15SIScheduleBlock8getPredsEv">getPreds</a>()) {</td></tr>
<tr><th id="1425">1425</th><td>        <b>if</b> (<a class="local col5 ref" href="#265Depth" title='Depth' data-ref="265Depth">Depth</a> &lt; <a class="local col6 ref" href="#266Pred" title='Pred' data-ref="266Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Depth" title='llvm::SIScheduleBlock::Depth' data-ref="llvm::SIScheduleBlock::Depth">Depth</a> + <a class="local col6 ref" href="#266Pred" title='Pred' data-ref="266Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock7getCostEv" title='llvm::SIScheduleBlock::getCost' data-ref="_ZN4llvm15SIScheduleBlock7getCostEv">getCost</a>())</td></tr>
<tr><th id="1426">1426</th><td>          <a class="local col5 ref" href="#265Depth" title='Depth' data-ref="265Depth">Depth</a> = <a class="local col6 ref" href="#266Pred" title='Pred' data-ref="266Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Depth" title='llvm::SIScheduleBlock::Depth' data-ref="llvm::SIScheduleBlock::Depth">Depth</a> + <a class="local col6 ref" href="#266Pred" title='Pred' data-ref="266Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock7getCostEv" title='llvm::SIScheduleBlock::getCost' data-ref="_ZN4llvm15SIScheduleBlock7getCostEv">getCost</a>();</td></tr>
<tr><th id="1427">1427</th><td>      }</td></tr>
<tr><th id="1428">1428</th><td>      <a class="local col4 ref" href="#264Block" title='Block' data-ref="264Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Depth" title='llvm::SIScheduleBlock::Depth' data-ref="llvm::SIScheduleBlock::Depth">Depth</a> = <a class="local col5 ref" href="#265Depth" title='Depth' data-ref="265Depth">Depth</a>;</td></tr>
<tr><th id="1429">1429</th><td>    }</td></tr>
<tr><th id="1430">1430</th><td>  }</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="267i" title='i' data-type='unsigned int' data-ref="267i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="268e" title='e' data-type='unsigned int' data-ref="268e">e</dfn> = <a class="local col0 ref" href="#260DAGSize" title='DAGSize' data-ref="260DAGSize">DAGSize</a>; <a class="local col7 ref" href="#267i" title='i' data-ref="267i">i</a> != <a class="local col8 ref" href="#268e" title='e' data-ref="268e">e</a>; ++<a class="local col7 ref" href="#267i" title='i' data-ref="267i">i</a>) {</td></tr>
<tr><th id="1433">1433</th><td>    <em>int</em> <dfn class="local col9 decl" id="269BlockIndice" title='BlockIndice' data-type='int' data-ref="269BlockIndice">BlockIndice</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::BottomUpIndex2Block" title='llvm::SIScheduleBlockCreator::BottomUpIndex2Block' data-ref="llvm::SIScheduleBlockCreator::BottomUpIndex2Block">BottomUpIndex2Block</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#267i" title='i' data-ref="267i">i</a>]</a>;</td></tr>
<tr><th id="1434">1434</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col0 decl" id="270Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="270Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#269BlockIndice" title='BlockIndice' data-ref="269BlockIndice">BlockIndice</a>]</a>;</td></tr>
<tr><th id="1435">1435</th><td>    <b>if</b> (<a class="local col0 ref" href="#270Block" title='Block' data-ref="270Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getSuccsEv" title='llvm::SIScheduleBlock::getSuccs' data-ref="_ZNK4llvm15SIScheduleBlock8getSuccsEv">getSuccs</a>().<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1436">1436</th><td>      <a class="local col0 ref" href="#270Block" title='Block' data-ref="270Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Height" title='llvm::SIScheduleBlock::Height' data-ref="llvm::SIScheduleBlock::Height">Height</a> = <var>0</var>;</td></tr>
<tr><th id="1437">1437</th><td>    <b>else</b> {</td></tr>
<tr><th id="1438">1438</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="271Height" title='Height' data-type='unsigned int' data-ref="271Height">Height</dfn> = <var>0</var>;</td></tr>
<tr><th id="1439">1439</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="272Succ" title='Succ' data-type='const std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt; &amp;' data-ref="272Succ">Succ</dfn> : <a class="local col0 ref" href="#270Block" title='Block' data-ref="270Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getSuccsEv" title='llvm::SIScheduleBlock::getSuccs' data-ref="_ZNK4llvm15SIScheduleBlock8getSuccsEv">getSuccs</a>())</td></tr>
<tr><th id="1440">1440</th><td>        <a class="local col1 ref" href="#271Height" title='Height' data-ref="271Height">Height</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col1 ref" href="#271Height" title='Height' data-ref="271Height">Height</a>, <a class="local col2 ref" href="#272Succ" title='Succ' data-ref="272Succ">Succ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Height" title='llvm::SIScheduleBlock::Height' data-ref="llvm::SIScheduleBlock::Height">Height</a> + <a class="local col2 ref" href="#272Succ" title='Succ' data-ref="272Succ">Succ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock7getCostEv" title='llvm::SIScheduleBlock::getCost' data-ref="_ZN4llvm15SIScheduleBlock7getCostEv">getCost</a>());</td></tr>
<tr><th id="1441">1441</th><td>      <a class="local col0 ref" href="#270Block" title='Block' data-ref="270Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Height" title='llvm::SIScheduleBlock::Height' data-ref="llvm::SIScheduleBlock::Height">Height</a> = <a class="local col1 ref" href="#271Height" title='Height' data-ref="271Height">Height</a>;</td></tr>
<tr><th id="1442">1442</th><td>    }</td></tr>
<tr><th id="1443">1443</th><td>  }</td></tr>
<tr><th id="1444">1444</th><td>}</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td><i>// SIScheduleBlockScheduler //</i></td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE" title='llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler' data-ref="_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE">SIScheduleBlockScheduler</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="local col3 decl" id="273DAG" title='DAG' data-type='llvm::SIScheduleDAGMI *' data-ref="273DAG">DAG</dfn>,</td></tr>
<tr><th id="1449">1449</th><td>                                                   <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a> <dfn class="local col4 decl" id="274Variant" title='Variant' data-type='llvm::SISchedulerBlockSchedulerVariant' data-ref="274Variant">Variant</dfn>,</td></tr>
<tr><th id="1450">1450</th><td>                                                   <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</a>  <dfn class="local col5 decl" id="275BlocksStruct" title='BlocksStruct' data-type='llvm::SIScheduleBlocks' data-ref="275BlocksStruct">BlocksStruct</dfn>) :</td></tr>
<tr><th id="1451">1451</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::DAG" title='llvm::SIScheduleBlockScheduler::DAG' data-ref="llvm::SIScheduleBlockScheduler::DAG">DAG</a>(<a class="local col3 ref" href="#273DAG" title='DAG' data-ref="273DAG">DAG</a>), <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Variant" title='llvm::SIScheduleBlockScheduler::Variant' data-ref="llvm::SIScheduleBlockScheduler::Variant">Variant</a>(<a class="local col4 ref" href="#274Variant" title='Variant' data-ref="274Variant">Variant</a>), <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E">(</a><a class="local col5 ref" href="#275BlocksStruct" title='BlocksStruct' data-ref="275BlocksStruct">BlocksStruct</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks::Blocks" title='llvm::SIScheduleBlocks::Blocks' data-ref="llvm::SIScheduleBlocks::Blocks">Blocks</a>),</td></tr>
<tr><th id="1452">1452</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency" title='llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency' data-ref="llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency">LastPosWaitedHighLatency</a>(<var>0</var>), <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::NumBlockScheduled" title='llvm::SIScheduleBlockScheduler::NumBlockScheduled' data-ref="llvm::SIScheduleBlockScheduler::NumBlockScheduled">NumBlockScheduled</a>(<var>0</var>), <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::VregCurrentUsage" title='llvm::SIScheduleBlockScheduler::VregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::VregCurrentUsage">VregCurrentUsage</a>(<var>0</var>),</td></tr>
<tr><th id="1453">1453</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SregCurrentUsage" title='llvm::SIScheduleBlockScheduler::SregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::SregCurrentUsage">SregCurrentUsage</a>(<var>0</var>), <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::maxVregUsage" title='llvm::SIScheduleBlockScheduler::maxVregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxVregUsage">maxVregUsage</a>(<var>0</var>), <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::maxSregUsage" title='llvm::SIScheduleBlockScheduler::maxSregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxSregUsage">maxSregUsage</a>(<var>0</var>) {</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <i>// Fill the usage of every output</i></td></tr>
<tr><th id="1456">1456</th><td><i>  // Warning: while by construction we always have a link between two blocks</i></td></tr>
<tr><th id="1457">1457</th><td><i>  // when one needs a result from the other, the number of users of an output</i></td></tr>
<tr><th id="1458">1458</th><td><i>  // is not the sum of child blocks having as input the same virtual register.</i></td></tr>
<tr><th id="1459">1459</th><td><i>  // Here is an example. A produces x and y. B eats x and produces x'.</i></td></tr>
<tr><th id="1460">1460</th><td><i>  // C eats x' and y. The register coalescer may have attributed the same</i></td></tr>
<tr><th id="1461">1461</th><td><i>  // virtual register to x and x'.</i></td></tr>
<tr><th id="1462">1462</th><td><i>  // To count accurately, we do a topological sort. In case the register is</i></td></tr>
<tr><th id="1463">1463</th><td><i>  // found for several parents, we increment the usage of the one with the</i></td></tr>
<tr><th id="1464">1464</th><td><i>  // highest topological index.</i></td></tr>
<tr><th id="1465">1465</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages" title='llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages' data-ref="llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages">LiveOutRegsNumUsages</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1466">1466</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="276i" title='i' data-type='unsigned int' data-ref="276i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="277e" title='e' data-type='unsigned int' data-ref="277e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#276i" title='i' data-ref="276i">i</a> != <a class="local col7 ref" href="#277e" title='e' data-ref="277e">e</a>; ++<a class="local col6 ref" href="#276i" title='i' data-ref="276i">i</a>) {</td></tr>
<tr><th id="1467">1467</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col8 decl" id="278Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="278Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#276i" title='i' data-ref="276i">i</a>]</a>;</td></tr>
<tr><th id="1468">1468</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="279Reg" title='Reg' data-type='unsigned int' data-ref="279Reg">Reg</dfn> : <a class="local col8 ref" href="#278Block" title='Block' data-ref="278Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock9getInRegsEv" title='llvm::SIScheduleBlock::getInRegs' data-ref="_ZN4llvm15SIScheduleBlock9getInRegsEv">getInRegs</a>()) {</td></tr>
<tr><th id="1469">1469</th><td>      <em>bool</em> <dfn class="local col0 decl" id="280Found" title='Found' data-type='bool' data-ref="280Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="1470">1470</th><td>      <em>int</em> <dfn class="local col1 decl" id="281topoInd" title='topoInd' data-type='int' data-ref="281topoInd">topoInd</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1471">1471</th><td>      <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>* <dfn class="local col2 decl" id="282Pred" title='Pred' data-type='llvm::SIScheduleBlock *' data-ref="282Pred">Pred</dfn>: <a class="local col8 ref" href="#278Block" title='Block' data-ref="278Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getPredsEv" title='llvm::SIScheduleBlock::getPreds' data-ref="_ZNK4llvm15SIScheduleBlock8getPredsEv">getPreds</a>()) {</td></tr>
<tr><th id="1472">1472</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="283PredOutRegs" title='PredOutRegs' data-type='std::set&lt;unsigned int&gt;' data-ref="283PredOutRegs">PredOutRegs</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1ERKSt3setIT_T0_T1_E" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1ERKSt3setIT_T0_T1_E"></a><a class="local col2 ref" href="#282Pred" title='Pred' data-ref="282Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock10getOutRegsEv" title='llvm::SIScheduleBlock::getOutRegs' data-ref="_ZN4llvm15SIScheduleBlock10getOutRegsEv">getOutRegs</a>();</td></tr>
<tr><th id="1473">1473</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}}::iterator" title='std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col4 decl" id="284RegPos" title='RegPos' data-type='std::set&lt;unsigned int&gt;::iterator' data-ref="284RegPos">RegPos</dfn> = <a class="local col3 ref" href="#283PredOutRegs" title='PredOutRegs' data-ref="283PredOutRegs">PredOutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set4findERKT_" title='std::set::find' data-ref="_ZNSt3set4findERKT_">find</a>(<a class="local col9 ref" href="#279Reg" title='Reg' data-ref="279Reg">Reg</a>);</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td>        <b>if</b> (<a class="local col4 ref" href="#284RegPos" title='RegPos' data-ref="284RegPos">RegPos</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col3 ref" href="#283PredOutRegs" title='PredOutRegs' data-ref="283PredOutRegs">PredOutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>()) {</td></tr>
<tr><th id="1476">1476</th><td>          <a class="local col0 ref" href="#280Found" title='Found' data-ref="280Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="1477">1477</th><td>          <b>if</b> (<a class="local col1 ref" href="#281topoInd" title='topoInd' data-ref="281topoInd">topoInd</a> &lt; <a class="local col5 ref" href="#275BlocksStruct" title='BlocksStruct' data-ref="275BlocksStruct">BlocksStruct</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks::TopDownBlock2Index" title='llvm::SIScheduleBlocks::TopDownBlock2Index' data-ref="llvm::SIScheduleBlocks::TopDownBlock2Index">TopDownBlock2Index</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#282Pred" title='Pred' data-ref="282Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a>) {</td></tr>
<tr><th id="1478">1478</th><td>            <a class="local col1 ref" href="#281topoInd" title='topoInd' data-ref="281topoInd">topoInd</a> = <a class="local col5 ref" href="#275BlocksStruct" title='BlocksStruct' data-ref="275BlocksStruct">BlocksStruct</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks::TopDownBlock2Index" title='llvm::SIScheduleBlocks::TopDownBlock2Index' data-ref="llvm::SIScheduleBlocks::TopDownBlock2Index">TopDownBlock2Index</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#282Pred" title='Pred' data-ref="282Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a>;</td></tr>
<tr><th id="1479">1479</th><td>          }</td></tr>
<tr><th id="1480">1480</th><td>        }</td></tr>
<tr><th id="1481">1481</th><td>      }</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>      <b>if</b> (!<a class="local col0 ref" href="#280Found" title='Found' data-ref="280Found">Found</a>)</td></tr>
<tr><th id="1484">1484</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>      <em>int</em> <dfn class="local col5 decl" id="285PredID" title='PredID' data-type='int' data-ref="285PredID">PredID</dfn> = <a class="local col5 ref" href="#275BlocksStruct" title='BlocksStruct' data-ref="275BlocksStruct">BlocksStruct</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks::TopDownIndex2Block" title='llvm::SIScheduleBlocks::TopDownIndex2Block' data-ref="llvm::SIScheduleBlocks::TopDownIndex2Block">TopDownIndex2Block</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#281topoInd" title='topoInd' data-ref="281topoInd">topoInd</a>]</a>;</td></tr>
<tr><th id="1487">1487</th><td>      ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages" title='llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages' data-ref="llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages">LiveOutRegsNumUsages</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#285PredID" title='PredID' data-ref="285PredID">PredID</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col9 ref" href="#279Reg" title='Reg' data-ref="279Reg">Reg</a>]</a>;</td></tr>
<tr><th id="1488">1488</th><td>    }</td></tr>
<tr><th id="1489">1489</th><td>  }</td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled" title='llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled">LastPosHighLatencyParentScheduled</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="1492">1492</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::BlockNumPredsLeft" title='llvm::SIScheduleBlockScheduler::BlockNumPredsLeft' data-ref="llvm::SIScheduleBlockScheduler::BlockNumPredsLeft">BlockNumPredsLeft</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1493">1493</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft" title='llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft' data-ref="llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft">BlockNumSuccsLeft</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="286i" title='i' data-type='unsigned int' data-ref="286i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="287e" title='e' data-type='unsigned int' data-ref="287e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#286i" title='i' data-ref="286i">i</a> != <a class="local col7 ref" href="#287e" title='e' data-ref="287e">e</a>; ++<a class="local col6 ref" href="#286i" title='i' data-ref="286i">i</a>) {</td></tr>
<tr><th id="1496">1496</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col8 decl" id="288Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="288Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#286i" title='i' data-ref="286i">i</a>]</a>;</td></tr>
<tr><th id="1497">1497</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::BlockNumPredsLeft" title='llvm::SIScheduleBlockScheduler::BlockNumPredsLeft' data-ref="llvm::SIScheduleBlockScheduler::BlockNumPredsLeft">BlockNumPredsLeft</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#286i" title='i' data-ref="286i">i</a>]</a> = <a class="local col8 ref" href="#288Block" title='Block' data-ref="288Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getPredsEv" title='llvm::SIScheduleBlock::getPreds' data-ref="_ZNK4llvm15SIScheduleBlock8getPredsEv">getPreds</a>().<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1498">1498</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft" title='llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft' data-ref="llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft">BlockNumSuccsLeft</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#286i" title='i' data-ref="286i">i</a>]</a> = <a class="local col8 ref" href="#288Block" title='Block' data-ref="288Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getSuccsEv" title='llvm::SIScheduleBlock::getSuccs' data-ref="_ZNK4llvm15SIScheduleBlock8getSuccsEv">getSuccs</a>().<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1499">1499</th><td>  }</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td><u>#<span data-ppcond="1501">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1502">1502</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="289i" title='i' data-type='unsigned int' data-ref="289i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="290e" title='e' data-type='unsigned int' data-ref="290e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#289i" title='i' data-ref="289i">i</a> != <a class="local col0 ref" href="#290e" title='e' data-ref="290e">e</a>; ++<a class="local col9 ref" href="#289i" title='i' data-ref="289i">i</a>) {</td></tr>
<tr><th id="1503">1503</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col1 decl" id="291Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="291Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#289i" title='i' data-ref="289i">i</a>]</a>;</td></tr>
<tr><th id="1504">1504</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Block-&gt;getID() == i) ? void (0) : __assert_fail (&quot;Block-&gt;getID() == i&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 1504, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#291Block" title='Block' data-ref="291Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>() == <a class="local col9 ref" href="#289i" title='i' data-ref="289i">i</a>);</td></tr>
<tr><th id="1505">1505</th><td>  }</td></tr>
<tr><th id="1506">1506</th><td><u>#<span data-ppcond="1501">endif</span></u></td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="292InRegs" title='InRegs' data-type='std::set&lt;unsigned int&gt;' data-ref="292InRegs">InRegs</dfn> = <a class="local col3 ref" href="#273DAG" title='DAG' data-ref="273DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI9getInRegsEv" title='llvm::SIScheduleDAGMI::getInRegs' data-ref="_ZN4llvm15SIScheduleDAGMI9getInRegsEv">getInRegs</a>();</td></tr>
<tr><th id="1509">1509</th><td>  <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler11addLiveRegsERSt3setIjSt4lessIjESaIjEE" title='llvm::SIScheduleBlockScheduler::addLiveRegs' data-ref="_ZN4llvm24SIScheduleBlockScheduler11addLiveRegsERSt3setIjSt4lessIjESaIjEE">addLiveRegs</a>(<span class='refarg'><a class="local col2 ref" href="#292InRegs" title='InRegs' data-ref="292InRegs">InRegs</a></span>);</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td>  <i>// Increase LiveOutRegsNumUsages for blocks</i></td></tr>
<tr><th id="1512">1512</th><td><i>  // producing registers consumed in another</i></td></tr>
<tr><th id="1513">1513</th><td><i>  // scheduling region.</i></td></tr>
<tr><th id="1514">1514</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="293Reg" title='Reg' data-type='unsigned int' data-ref="293Reg">Reg</dfn> : <a class="local col3 ref" href="#273DAG" title='DAG' data-ref="273DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI10getOutRegsEv" title='llvm::SIScheduleDAGMI::getOutRegs' data-ref="_ZN4llvm15SIScheduleDAGMI10getOutRegsEv">getOutRegs</a>()) {</td></tr>
<tr><th id="1515">1515</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="294i" title='i' data-type='unsigned int' data-ref="294i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="295e" title='e' data-type='unsigned int' data-ref="295e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> != <a class="local col5 ref" href="#295e" title='e' data-ref="295e">e</a>; ++<a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>) {</td></tr>
<tr><th id="1516">1516</th><td>      <i>// Do reverse traversal</i></td></tr>
<tr><th id="1517">1517</th><td>      <em>int</em> <dfn class="local col6 decl" id="296ID" title='ID' data-type='int' data-ref="296ID">ID</dfn> = <a class="local col5 ref" href="#275BlocksStruct" title='BlocksStruct' data-ref="275BlocksStruct">BlocksStruct</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks::TopDownIndex2Block" title='llvm::SIScheduleBlocks::TopDownIndex2Block' data-ref="llvm::SIScheduleBlocks::TopDownIndex2Block">TopDownIndex2Block</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()-<var>1</var>-<a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>]</a>;</td></tr>
<tr><th id="1518">1518</th><td>      <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col7 decl" id="297Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="297Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#296ID" title='ID' data-ref="296ID">ID</a>]</a>;</td></tr>
<tr><th id="1519">1519</th><td>      <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="298OutRegs" title='OutRegs' data-type='const std::set&lt;unsigned int&gt; &amp;' data-ref="298OutRegs">OutRegs</dfn> = <a class="local col7 ref" href="#297Block" title='Block' data-ref="297Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock10getOutRegsEv" title='llvm::SIScheduleBlock::getOutRegs' data-ref="_ZN4llvm15SIScheduleBlock10getOutRegsEv">getOutRegs</a>();</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>      <b>if</b> (<a class="local col8 ref" href="#298OutRegs" title='OutRegs' data-ref="298OutRegs">OutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4findERKT_" title='std::set::find' data-ref="_ZNKSt3set4findERKT_">find</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="local col8 ref" href="#298OutRegs" title='OutRegs' data-ref="298OutRegs">OutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>())</td></tr>
<tr><th id="1522">1522</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>      ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages" title='llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages' data-ref="llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages">LiveOutRegsNumUsages</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#296ID" title='ID' data-ref="296ID">ID</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>]</a>;</td></tr>
<tr><th id="1525">1525</th><td>      <b>break</b>;</td></tr>
<tr><th id="1526">1526</th><td>    }</td></tr>
<tr><th id="1527">1527</th><td>  }</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>  <i>// Fill LiveRegsConsumers for regs that were already</i></td></tr>
<tr><th id="1530">1530</th><td><i>  // defined before scheduling.</i></td></tr>
<tr><th id="1531">1531</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="299i" title='i' data-type='unsigned int' data-ref="299i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="300e" title='e' data-type='unsigned int' data-ref="300e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#299i" title='i' data-ref="299i">i</a> != <a class="local col0 ref" href="#300e" title='e' data-ref="300e">e</a>; ++<a class="local col9 ref" href="#299i" title='i' data-ref="299i">i</a>) {</td></tr>
<tr><th id="1532">1532</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col1 decl" id="301Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="301Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#299i" title='i' data-ref="299i">i</a>]</a>;</td></tr>
<tr><th id="1533">1533</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="302Reg" title='Reg' data-type='unsigned int' data-ref="302Reg">Reg</dfn> : <a class="local col1 ref" href="#301Block" title='Block' data-ref="301Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock9getInRegsEv" title='llvm::SIScheduleBlock::getInRegs' data-ref="_ZN4llvm15SIScheduleBlock9getInRegsEv">getInRegs</a>()) {</td></tr>
<tr><th id="1534">1534</th><td>      <em>bool</em> <dfn class="local col3 decl" id="303Found" title='Found' data-type='bool' data-ref="303Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="1535">1535</th><td>      <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>* <dfn class="local col4 decl" id="304Pred" title='Pred' data-type='llvm::SIScheduleBlock *' data-ref="304Pred">Pred</dfn>: <a class="local col1 ref" href="#301Block" title='Block' data-ref="301Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getPredsEv" title='llvm::SIScheduleBlock::getPreds' data-ref="_ZNK4llvm15SIScheduleBlock8getPredsEv">getPreds</a>()) {</td></tr>
<tr><th id="1536">1536</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="305PredOutRegs" title='PredOutRegs' data-type='std::set&lt;unsigned int&gt;' data-ref="305PredOutRegs">PredOutRegs</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1ERKSt3setIT_T0_T1_E" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1ERKSt3setIT_T0_T1_E"></a><a class="local col4 ref" href="#304Pred" title='Pred' data-ref="304Pred">Pred</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock10getOutRegsEv" title='llvm::SIScheduleBlock::getOutRegs' data-ref="_ZN4llvm15SIScheduleBlock10getOutRegsEv">getOutRegs</a>();</td></tr>
<tr><th id="1537">1537</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}}::iterator" title='std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col6 decl" id="306RegPos" title='RegPos' data-type='std::set&lt;unsigned int&gt;::iterator' data-ref="306RegPos">RegPos</dfn> = <a class="local col5 ref" href="#305PredOutRegs" title='PredOutRegs' data-ref="305PredOutRegs">PredOutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set4findERKT_" title='std::set::find' data-ref="_ZNSt3set4findERKT_">find</a>(<a class="local col2 ref" href="#302Reg" title='Reg' data-ref="302Reg">Reg</a>);</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>        <b>if</b> (<a class="local col6 ref" href="#306RegPos" title='RegPos' data-ref="306RegPos">RegPos</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col5 ref" href="#305PredOutRegs" title='PredOutRegs' data-ref="305PredOutRegs">PredOutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>()) {</td></tr>
<tr><th id="1540">1540</th><td>          <a class="local col3 ref" href="#303Found" title='Found' data-ref="303Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="1541">1541</th><td>          <b>break</b>;</td></tr>
<tr><th id="1542">1542</th><td>        }</td></tr>
<tr><th id="1543">1543</th><td>      }</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>      <b>if</b> (!<a class="local col3 ref" href="#303Found" title='Found' data-ref="303Found">Found</a>)</td></tr>
<tr><th id="1546">1546</th><td>        ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col2 ref" href="#302Reg" title='Reg' data-ref="302Reg">Reg</a>]</a>;</td></tr>
<tr><th id="1547">1547</th><td>    }</td></tr>
<tr><th id="1548">1548</th><td>  }</td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="307i" title='i' data-type='unsigned int' data-ref="307i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="308e" title='e' data-type='unsigned int' data-ref="308e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a> != <a class="local col8 ref" href="#308e" title='e' data-ref="308e">e</a>; ++<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>) {</td></tr>
<tr><th id="1551">1551</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col9 decl" id="309Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="309Block">Block</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>]</a>;</td></tr>
<tr><th id="1552">1552</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::BlockNumPredsLeft" title='llvm::SIScheduleBlockScheduler::BlockNumPredsLeft' data-ref="llvm::SIScheduleBlockScheduler::BlockNumPredsLeft">BlockNumPredsLeft</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>]</a> == <var>0</var>) {</td></tr>
<tr><th id="1553">1553</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::ReadyBlocks" title='llvm::SIScheduleBlockScheduler::ReadyBlocks' data-ref="llvm::SIScheduleBlockScheduler::ReadyBlocks">ReadyBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#309Block" title='Block' data-ref="309Block">Block</a>);</td></tr>
<tr><th id="1554">1554</th><td>    }</td></tr>
<tr><th id="1555">1555</th><td>  }</td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td>  <b>while</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col0 decl" id="310Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="310Block"><a class="local col0 ref" href="#310Block" title='Block' data-ref="310Block">Block</a></dfn> = <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler9pickBlockEv" title='llvm::SIScheduleBlockScheduler::pickBlock' data-ref="_ZN4llvm24SIScheduleBlockScheduler9pickBlockEv">pickBlock</a>()) {</td></tr>
<tr><th id="1558">1558</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::BlocksScheduled" title='llvm::SIScheduleBlockScheduler::BlocksScheduled' data-ref="llvm::SIScheduleBlockScheduler::BlocksScheduled">BlocksScheduled</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#310Block" title='Block' data-ref="310Block">Block</a>);</td></tr>
<tr><th id="1559">1559</th><td>    <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler14blockScheduledEPNS_15SIScheduleBlockE" title='llvm::SIScheduleBlockScheduler::blockScheduled' data-ref="_ZN4llvm24SIScheduleBlockScheduler14blockScheduledEPNS_15SIScheduleBlockE">blockScheduled</a>(<a class="local col0 ref" href="#310Block" title='Block' data-ref="310Block">Block</a>);</td></tr>
<tr><th id="1560">1560</th><td>  }</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Block Order:&quot;; for (SIScheduleBlock *Block : BlocksScheduled) { dbgs() &lt;&lt; &apos; &apos; &lt;&lt; Block-&gt;getID(); } dbgs() &lt;&lt; &apos;\n&apos;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Block Order:"</q>; <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col1 decl" id="311Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="311Block">Block</dfn></td></tr>
<tr><th id="1563">1563</th><td>                                            : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::BlocksScheduled" title='llvm::SIScheduleBlockScheduler::BlocksScheduled' data-ref="llvm::SIScheduleBlockScheduler::BlocksScheduled">BlocksScheduled</a>) {</td></tr>
<tr><th id="1564">1564</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#1562" title='Block' data-ref="311Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>();</td></tr>
<tr><th id="1565">1565</th><td>  } <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;);</td></tr>
<tr><th id="1566">1566</th><td>}</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td><em>bool</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler19tryCandidateLatencyERNS0_21SIBlockSchedCandidateES2_" title='llvm::SIScheduleBlockScheduler::tryCandidateLatency' data-ref="_ZN4llvm24SIScheduleBlockScheduler19tryCandidateLatencyERNS0_21SIBlockSchedCandidateES2_">tryCandidateLatency</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col2 decl" id="312Cand" title='Cand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="312Cand">Cand</dfn>,</td></tr>
<tr><th id="1569">1569</th><td>                                                   <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col3 decl" id="313TryCand" title='TryCand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="313TryCand">TryCand</dfn>) {</td></tr>
<tr><th id="1570">1570</th><td>  <b>if</b> (!<a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7isValidEv" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::isValid' data-ref="_ZNK4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1571">1571</th><td>    <a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::NodeOrder" title='llvm::SIScheduleCandReason::NodeOrder' data-ref="llvm::SIScheduleCandReason::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="1572">1572</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1573">1573</th><td>  }</td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td>  <i>// Try to hide high latencies.</i></td></tr>
<tr><th id="1576">1576</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryLess' data-use='c' data-ref="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryLess</a>(<a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled">LastPosHighLatParentScheduled</a>,</td></tr>
<tr><th id="1577">1577</th><td>                 <a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled">LastPosHighLatParentScheduled</a>, <span class='refarg'><a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Latency" title='llvm::SIScheduleCandReason::Latency' data-ref="llvm::SIScheduleCandReason::Latency">Latency</a>))</td></tr>
<tr><th id="1578">1578</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1579">1579</th><td>  <i>// Schedule high latencies early so you can hide them better.</i></td></tr>
<tr><th id="1580">1580</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryGreater' data-use='c' data-ref="_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryGreater</a>(<a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency">IsHighLatency</a>, <a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency">IsHighLatency</a>,</td></tr>
<tr><th id="1581">1581</th><td>                          <span class='refarg'><a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Latency" title='llvm::SIScheduleCandReason::Latency' data-ref="llvm::SIScheduleCandReason::Latency">Latency</a>))</td></tr>
<tr><th id="1582">1582</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1583">1583</th><td>  <b>if</b> (<a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency">IsHighLatency</a> &amp;&amp; <span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryGreater' data-use='c' data-ref="_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryGreater</a>(<a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height">Height</a>, <a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height">Height</a>,</td></tr>
<tr><th id="1584">1584</th><td>                                                   <span class='refarg'><a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Depth" title='llvm::SIScheduleCandReason::Depth' data-ref="llvm::SIScheduleCandReason::Depth">Depth</a>))</td></tr>
<tr><th id="1585">1585</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1586">1586</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryGreater' data-use='c' data-ref="_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryGreater</a>(<a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors">NumHighLatencySuccessors</a>,</td></tr>
<tr><th id="1587">1587</th><td>                          <a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors">NumHighLatencySuccessors</a>,</td></tr>
<tr><th id="1588">1588</th><td>                          <span class='refarg'><a class="local col3 ref" href="#313TryCand" title='TryCand' data-ref="313TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#312Cand" title='Cand' data-ref="312Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Successor" title='llvm::SIScheduleCandReason::Successor' data-ref="llvm::SIScheduleCandReason::Successor">Successor</a>))</td></tr>
<tr><th id="1589">1589</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1590">1590</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1591">1591</th><td>}</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td><em>bool</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler20tryCandidateRegUsageERNS0_21SIBlockSchedCandidateES2_" title='llvm::SIScheduleBlockScheduler::tryCandidateRegUsage' data-ref="_ZN4llvm24SIScheduleBlockScheduler20tryCandidateRegUsageERNS0_21SIBlockSchedCandidateES2_">tryCandidateRegUsage</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col4 decl" id="314Cand" title='Cand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="314Cand">Cand</dfn>,</td></tr>
<tr><th id="1594">1594</th><td>                                                    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col5 decl" id="315TryCand" title='TryCand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="315TryCand">TryCand</dfn>) {</td></tr>
<tr><th id="1595">1595</th><td>  <b>if</b> (!<a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7isValidEv" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::isValid' data-ref="_ZNK4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1596">1596</th><td>    <a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::NodeOrder" title='llvm::SIScheduleCandReason::NodeOrder' data-ref="llvm::SIScheduleCandReason::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="1597">1597</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1598">1598</th><td>  }</td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryLess' data-use='c' data-ref="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryLess</a>(<a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</a> &gt; <var>0</var>, <a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</a> &gt; <var>0</var>,</td></tr>
<tr><th id="1601">1601</th><td>                       <span class='refarg'><a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::RegUsage" title='llvm::SIScheduleCandReason::RegUsage' data-ref="llvm::SIScheduleCandReason::RegUsage">RegUsage</a>))</td></tr>
<tr><th id="1602">1602</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1603">1603</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryGreater' data-use='c' data-ref="_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryGreater</a>(<a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors">NumSuccessors</a> &gt; <var>0</var>,</td></tr>
<tr><th id="1604">1604</th><td>                          <a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors">NumSuccessors</a> &gt; <var>0</var>,</td></tr>
<tr><th id="1605">1605</th><td>                          <span class='refarg'><a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Successor" title='llvm::SIScheduleCandReason::Successor' data-ref="llvm::SIScheduleCandReason::Successor">Successor</a>))</td></tr>
<tr><th id="1606">1606</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1607">1607</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryGreater' data-use='c' data-ref="_ZN4llvm7SISchedL10tryGreaterEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryGreater</a>(<a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height">Height</a>, <a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height">Height</a>, <span class='refarg'><a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::Depth" title='llvm::SIScheduleCandReason::Depth' data-ref="llvm::SIScheduleCandReason::Depth">Depth</a>))</td></tr>
<tr><th id="1608">1608</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1609">1609</th><td>  <b>if</b> (<span class="namespace">SISched::</span><a class="tu ref" href="#_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE" title='llvm::SISched::tryLess' data-use='c' data-ref="_ZN4llvm7SISchedL7tryLessEiiRNS_20SISchedulerCandidateES2_NS_20SIScheduleCandReasonE">tryLess</a>(<a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</a>, <a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</a>,</td></tr>
<tr><th id="1610">1610</th><td>                       <span class='refarg'><a class="local col5 ref" href="#315TryCand" title='TryCand' data-ref="315TryCand">TryCand</a></span>, <span class='refarg'><a class="local col4 ref" href="#314Cand" title='Cand' data-ref="314Cand">Cand</a></span>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::RegUsage" title='llvm::SIScheduleCandReason::RegUsage' data-ref="llvm::SIScheduleCandReason::RegUsage">RegUsage</a>))</td></tr>
<tr><th id="1611">1611</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1612">1612</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1613">1613</th><td>}</td></tr>
<tr><th id="1614">1614</th><td></td></tr>
<tr><th id="1615">1615</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler9pickBlockEv" title='llvm::SIScheduleBlockScheduler::pickBlock' data-ref="_ZN4llvm24SIScheduleBlockScheduler9pickBlockEv">pickBlock</dfn>() {</td></tr>
<tr><th id="1616">1616</th><td>  <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> <a class="ref fake" href="SIMachineScheduler.h.html#_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidateC1Ev" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::SIBlockSchedCandidate' data-ref="_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidateC1Ev"></a><dfn class="local col6 decl" id="316Cand" title='Cand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="316Cand">Cand</dfn>;</td></tr>
<tr><th id="1617">1617</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SIScheduleBlock*,std::allocator{llvm::SIScheduleBlock*}}::iterator" title='std::vector&lt;llvm::SIScheduleBlock *, std::allocator&lt;llvm::SIScheduleBlock *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SIScheduleBlock *, allocator&lt;SIScheduleBlock *&gt; &gt; &gt;' data-ref="std::vector{llvm::SIScheduleBlock*,std::allocator{llvm::SIScheduleBlock*}}::iterator">iterator</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><dfn class="local col7 decl" id="317Best" title='Best' data-type='std::vector&lt;SIScheduleBlock *&gt;::iterator' data-ref="317Best">Best</dfn>;</td></tr>
<tr><th id="1618">1618</th><td>  <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col8 decl" id="318Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="318Block">Block</dfn>;</td></tr>
<tr><th id="1619">1619</th><td>  <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::ReadyBlocks" title='llvm::SIScheduleBlockScheduler::ReadyBlocks' data-ref="llvm::SIScheduleBlockScheduler::ReadyBlocks">ReadyBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1620">1620</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::DAG" title='llvm::SIScheduleBlockScheduler::DAG' data-ref="llvm::SIScheduleBlockScheduler::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_" title='llvm::SIScheduleDAGMI::fillVgprSgprCost' data-ref="_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_">fillVgprSgprCost</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegs" title='llvm::SIScheduleBlockScheduler::LiveRegs' data-ref="llvm::SIScheduleBlockScheduler::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>(), <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegs" title='llvm::SIScheduleBlockScheduler::LiveRegs' data-ref="llvm::SIScheduleBlockScheduler::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>(),</td></tr>
<tr><th id="1623">1623</th><td>                        <span class='refarg'><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::VregCurrentUsage" title='llvm::SIScheduleBlockScheduler::VregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::VregCurrentUsage">VregCurrentUsage</a></span>, <span class='refarg'><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SregCurrentUsage" title='llvm::SIScheduleBlockScheduler::SregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::SregCurrentUsage">SregCurrentUsage</a></span>);</td></tr>
<tr><th id="1624">1624</th><td>  <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::VregCurrentUsage" title='llvm::SIScheduleBlockScheduler::VregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::VregCurrentUsage">VregCurrentUsage</a> &gt; <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::maxVregUsage" title='llvm::SIScheduleBlockScheduler::maxVregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxVregUsage">maxVregUsage</a>)</td></tr>
<tr><th id="1625">1625</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::maxVregUsage" title='llvm::SIScheduleBlockScheduler::maxVregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxVregUsage">maxVregUsage</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::VregCurrentUsage" title='llvm::SIScheduleBlockScheduler::VregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::VregCurrentUsage">VregCurrentUsage</a>;</td></tr>
<tr><th id="1626">1626</th><td>  <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SregCurrentUsage" title='llvm::SIScheduleBlockScheduler::SregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::SregCurrentUsage">SregCurrentUsage</a> &gt; <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::maxSregUsage" title='llvm::SIScheduleBlockScheduler::maxSregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxSregUsage">maxSregUsage</a>)</td></tr>
<tr><th id="1627">1627</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::maxSregUsage" title='llvm::SIScheduleBlockScheduler::maxSregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxSregUsage">maxSregUsage</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SregCurrentUsage" title='llvm::SIScheduleBlockScheduler::SregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::SregCurrentUsage">SregCurrentUsage</a>;</td></tr>
<tr><th id="1628">1628</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picking New Blocks\n&quot;; dbgs() &lt;&lt; &quot;Available: &quot;; for (SIScheduleBlock *Block : ReadyBlocks) dbgs() &lt;&lt; Block-&gt;getID() &lt;&lt; &apos; &apos;; dbgs() &lt;&lt; &quot;\nCurrent Live:\n&quot;; for (unsigned Reg : LiveRegs) dbgs() &lt;&lt; printVRegOrUnit(Reg, DAG-&gt;getTRI()) &lt;&lt; &apos; &apos;; dbgs() &lt;&lt; &apos;\n&apos;; dbgs() &lt;&lt; &quot;Current VGPRs: &quot; &lt;&lt; VregCurrentUsage &lt;&lt; &apos;\n&apos;; dbgs() &lt;&lt; &quot;Current SGPRs: &quot; &lt;&lt; SregCurrentUsage &lt;&lt; &apos;\n&apos;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picking New Blocks\n"</q>; <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Available: "</q>;</td></tr>
<tr><th id="1629">1629</th><td>             <b>for</b> (<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col9 decl" id="319Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="319Block">Block</dfn></td></tr>
<tr><th id="1630">1630</th><td>                  : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::ReadyBlocks" title='llvm::SIScheduleBlockScheduler::ReadyBlocks' data-ref="llvm::SIScheduleBlockScheduler::ReadyBlocks">ReadyBlocks</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1631">1631</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#1628" title='Block' data-ref="319Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="1632">1632</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCurrent Live:\n"</q>;</td></tr>
<tr><th id="1633">1633</th><td>             <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="320Reg" title='Reg' data-type='unsigned int' data-ref="320Reg">Reg</dfn></td></tr>
<tr><th id="1634">1634</th><td>                  : <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegs" title='llvm::SIScheduleBlockScheduler::LiveRegs' data-ref="llvm::SIScheduleBlockScheduler::LiveRegs">LiveRegs</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1635">1635</th><td>             <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</a>(<a class="local col0 ref" href="#1628" title='Reg' data-ref="320Reg">Reg</a>, <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::DAG" title='llvm::SIScheduleBlockScheduler::DAG' data-ref="llvm::SIScheduleBlockScheduler::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getTRIEv" title='llvm::SIScheduleDAGMI::getTRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getTRIEv">getTRI</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="1636">1636</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1637">1637</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Current VGPRs: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::VregCurrentUsage" title='llvm::SIScheduleBlockScheduler::VregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::VregCurrentUsage">VregCurrentUsage</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1638">1638</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Current SGPRs: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SregCurrentUsage" title='llvm::SIScheduleBlockScheduler::SregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::SregCurrentUsage">SregCurrentUsage</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;);</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td>  <a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1641">1641</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SIScheduleBlock*,std::allocator{llvm::SIScheduleBlock*}}::iterator" title='std::vector&lt;llvm::SIScheduleBlock *, std::allocator&lt;llvm::SIScheduleBlock *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SIScheduleBlock *, allocator&lt;SIScheduleBlock *&gt; &gt; &gt;' data-ref="std::vector{llvm::SIScheduleBlock*,std::allocator{llvm::SIScheduleBlock*}}::iterator">iterator</a> <dfn class="local col1 decl" id="321I" title='I' data-type='std::vector&lt;SIScheduleBlock *&gt;::iterator' data-ref="321I">I</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::ReadyBlocks" title='llvm::SIScheduleBlockScheduler::ReadyBlocks' data-ref="llvm::SIScheduleBlockScheduler::ReadyBlocks">ReadyBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="1642">1642</th><td>       <dfn class="local col2 decl" id="322E" title='E' data-type='std::vector&lt;SIScheduleBlock *&gt;::iterator' data-ref="322E">E</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::ReadyBlocks" title='llvm::SIScheduleBlockScheduler::ReadyBlocks' data-ref="llvm::SIScheduleBlockScheduler::ReadyBlocks">ReadyBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col1 ref" href="#321I" title='I' data-ref="321I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col2 ref" href="#322E" title='E' data-ref="322E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col1 ref" href="#321I" title='I' data-ref="321I">I</a>) {</td></tr>
<tr><th id="1643">1643</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> <a class="ref fake" href="SIMachineScheduler.h.html#_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidateC1Ev" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::SIBlockSchedCandidate' data-ref="_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidateC1Ev"></a><dfn class="local col3 decl" id="323TryCand" title='TryCand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="323TryCand">TryCand</dfn>;</td></tr>
<tr><th id="1644">1644</th><td>    <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#321I" title='I' data-ref="321I">I</a>;</td></tr>
<tr><th id="1645">1645</th><td>    <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency">IsHighLatency</a> = <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock18isHighLatencyBlockEv" title='llvm::SIScheduleBlock::isHighLatencyBlock' data-ref="_ZN4llvm15SIScheduleBlock18isHighLatencyBlockEv">isHighLatencyBlock</a>();</td></tr>
<tr><th id="1646">1646</th><td>    <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</a> =</td></tr>
<tr><th id="1647">1647</th><td>      <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_" title='llvm::SIScheduleBlockScheduler::checkRegUsageImpact' data-ref="_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_">checkRegUsageImpact</a>(<span class='refarg'><a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock9getInRegsEv" title='llvm::SIScheduleBlock::getInRegs' data-ref="_ZN4llvm15SIScheduleBlock9getInRegsEv">getInRegs</a>()</span>,</td></tr>
<tr><th id="1648">1648</th><td>                          <span class='refarg'><a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock10getOutRegsEv" title='llvm::SIScheduleBlock::getOutRegs' data-ref="_ZN4llvm15SIScheduleBlock10getOutRegsEv">getOutRegs</a>()</span>)<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::DAG" title='llvm::SIScheduleBlockScheduler::DAG' data-ref="llvm::SIScheduleBlockScheduler::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv" title='llvm::SIScheduleDAGMI::getVGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv">getVGPRSetID</a>()]</a>;</td></tr>
<tr><th id="1649">1649</th><td>    <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors">NumSuccessors</a> = <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getSuccsEv" title='llvm::SIScheduleBlock::getSuccs' data-ref="_ZNK4llvm15SIScheduleBlock8getSuccsEv">getSuccs</a>().<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1650">1650</th><td>    <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors">NumHighLatencySuccessors</a> =</td></tr>
<tr><th id="1651">1651</th><td>      <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock27getNumHighLatencySuccessorsEv" title='llvm::SIScheduleBlock::getNumHighLatencySuccessors' data-ref="_ZNK4llvm15SIScheduleBlock27getNumHighLatencySuccessorsEv">getNumHighLatencySuccessors</a>();</td></tr>
<tr><th id="1652">1652</th><td>    <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled">LastPosHighLatParentScheduled</a> =</td></tr>
<tr><th id="1653">1653</th><td>      (<em>unsigned</em> <em>int</em>) <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>&lt;<em>int</em>&gt; (<var>0</var>,</td></tr>
<tr><th id="1654">1654</th><td>         <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled" title='llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled">LastPosHighLatencyParentScheduled</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a> -</td></tr>
<tr><th id="1655">1655</th><td>           <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency" title='llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency' data-ref="llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency">LastPosWaitedHighLatency</a>);</td></tr>
<tr><th id="1656">1656</th><td>    <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height">Height</a> = <a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock::Height" title='llvm::SIScheduleBlock::Height' data-ref="llvm::SIScheduleBlock::Height">Height</a>;</td></tr>
<tr><th id="1657">1657</th><td>    <i>// Try not to increase VGPR usage too much, else we may spill.</i></td></tr>
<tr><th id="1658">1658</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::VregCurrentUsage" title='llvm::SIScheduleBlockScheduler::VregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::VregCurrentUsage">VregCurrentUsage</a> &gt; <var>120</var> ||</td></tr>
<tr><th id="1659">1659</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Variant" title='llvm::SIScheduleBlockScheduler::Variant' data-ref="llvm::SIScheduleBlockScheduler::Variant">Variant</a> != <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage">BlockLatencyRegUsage</a>) {</td></tr>
<tr><th id="1660">1660</th><td>      <b>if</b> (!<a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler20tryCandidateRegUsageERNS0_21SIBlockSchedCandidateES2_" title='llvm::SIScheduleBlockScheduler::tryCandidateRegUsage' data-ref="_ZN4llvm24SIScheduleBlockScheduler20tryCandidateRegUsageERNS0_21SIBlockSchedCandidateES2_">tryCandidateRegUsage</a>(<span class='refarg'><a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a></span>, <span class='refarg'><a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a></span>) &amp;&amp;</td></tr>
<tr><th id="1661">1661</th><td>          <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::Variant" title='llvm::SIScheduleBlockScheduler::Variant' data-ref="llvm::SIScheduleBlockScheduler::Variant">Variant</a> != <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage">BlockRegUsage</a>)</td></tr>
<tr><th id="1662">1662</th><td>        <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler19tryCandidateLatencyERNS0_21SIBlockSchedCandidateES2_" title='llvm::SIScheduleBlockScheduler::tryCandidateLatency' data-ref="_ZN4llvm24SIScheduleBlockScheduler19tryCandidateLatencyERNS0_21SIBlockSchedCandidateES2_">tryCandidateLatency</a>(<span class='refarg'><a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a></span>, <span class='refarg'><a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a></span>);</td></tr>
<tr><th id="1663">1663</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1664">1664</th><td>      <b>if</b> (!<a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler19tryCandidateLatencyERNS0_21SIBlockSchedCandidateES2_" title='llvm::SIScheduleBlockScheduler::tryCandidateLatency' data-ref="_ZN4llvm24SIScheduleBlockScheduler19tryCandidateLatencyERNS0_21SIBlockSchedCandidateES2_">tryCandidateLatency</a>(<span class='refarg'><a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a></span>, <span class='refarg'><a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a></span>))</td></tr>
<tr><th id="1665">1665</th><td>        <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler20tryCandidateRegUsageERNS0_21SIBlockSchedCandidateES2_" title='llvm::SIScheduleBlockScheduler::tryCandidateRegUsage' data-ref="_ZN4llvm24SIScheduleBlockScheduler20tryCandidateRegUsageERNS0_21SIBlockSchedCandidateES2_">tryCandidateRegUsage</a>(<span class='refarg'><a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a></span>, <span class='refarg'><a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a></span>);</td></tr>
<tr><th id="1666">1666</th><td>    }</td></tr>
<tr><th id="1667">1667</th><td>    <b>if</b> (<a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> != <a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleCandReason::NoCand" title='llvm::SIScheduleCandReason::NoCand' data-ref="llvm::SIScheduleCandReason::NoCand">NoCand</a>) {</td></tr>
<tr><th id="1668">1668</th><td>      <a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7setBestERS1_" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::setBest' data-ref="_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7setBestERS1_">setBest</a>(<span class='refarg'><a class="local col3 ref" href="#323TryCand" title='TryCand' data-ref="323TryCand">TryCand</a></span>);</td></tr>
<tr><th id="1669">1669</th><td>      <a class="local col7 ref" href="#317Best" title='Best' data-ref="317Best">Best</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SIScheduleBlock **, std::vector&lt;llvm::SIScheduleBlock *, std::allocator&lt;llvm::SIScheduleBlock *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::SIScheduleBlock**,std::vector{llvm::SIScheduleBlock*,std::allocator{llvm::SIScheduleBlock*}}}::operator=">=</a> <a class="local col1 ref" href="#321I" title='I' data-ref="321I">I</a>;</td></tr>
<tr><th id="1670">1670</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Best Current Choice: &quot; &lt;&lt; Cand.Block-&gt;getID() &lt;&lt; &apos; &apos; &lt;&lt; getReasonStr(Cand.Reason) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Best Current Choice: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd></td></tr>
<tr><th id="1671">1671</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu ref" href="#_ZL12getReasonStrN4llvm20SIScheduleCandReasonE" title='getReasonStr' data-use='c' data-ref="_ZL12getReasonStrN4llvm20SIScheduleCandReasonE">getReasonStr</a>(<a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1672">1672</th><td>    }</td></tr>
<tr><th id="1673">1673</th><td>  }</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picking: &quot; &lt;&lt; Cand.Block-&gt;getID() &lt;&lt; &apos;\n&apos;; dbgs() &lt;&lt; &quot;Is a block with high latency instruction: &quot; &lt;&lt; (Cand.IsHighLatency ? &quot;yes\n&quot; : &quot;no\n&quot;); dbgs() &lt;&lt; &quot;Position of last high latency dependency: &quot; &lt;&lt; Cand.LastPosHighLatParentScheduled &lt;&lt; &apos;\n&apos;; dbgs() &lt;&lt; &quot;VGPRUsageDiff: &quot; &lt;&lt; Cand.VGPRUsageDiff &lt;&lt; &apos;\n&apos;; dbgs() &lt;&lt; &apos;\n&apos;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picking: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1676">1676</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Is a block with high latency instruction: "</q></td></tr>
<tr><th id="1677">1677</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency">IsHighLatency</a> ? <q>"yes\n"</q> : <q>"no\n"</q>);</td></tr>
<tr><th id="1678">1678</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Position of last high latency dependency: "</q></td></tr>
<tr><th id="1679">1679</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled">LastPosHighLatParentScheduled</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1680">1680</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"VGPRUsageDiff: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1681">1681</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;);</td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td>  <a class="local col8 ref" href="#318Block" title='Block' data-ref="318Block">Block</a> = <a class="local col6 ref" href="#316Cand" title='Cand' data-ref="316Cand">Cand</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>;</td></tr>
<tr><th id="1684">1684</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::ReadyBlocks" title='llvm::SIScheduleBlockScheduler::ReadyBlocks' data-ref="llvm::SIScheduleBlockScheduler::ReadyBlocks">ReadyBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col7 ref" href="#317Best" title='Best' data-ref="317Best">Best</a>);</td></tr>
<tr><th id="1685">1685</th><td>  <b>return</b> <a class="local col8 ref" href="#318Block" title='Block' data-ref="318Block">Block</a>;</td></tr>
<tr><th id="1686">1686</th><td>}</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td><i>// Tracking of currently alive registers to determine VGPR Usage.</i></td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler11addLiveRegsERSt3setIjSt4lessIjESaIjEE" title='llvm::SIScheduleBlockScheduler::addLiveRegs' data-ref="_ZN4llvm24SIScheduleBlockScheduler11addLiveRegsERSt3setIjSt4lessIjESaIjEE">addLiveRegs</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="324Regs" title='Regs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="324Regs">Regs</dfn>) {</td></tr>
<tr><th id="1691">1691</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="325Reg" title='Reg' data-type='unsigned int' data-ref="325Reg">Reg</dfn> : <a class="local col4 ref" href="#324Regs" title='Regs' data-ref="324Regs">Regs</a>) {</td></tr>
<tr><th id="1692">1692</th><td>    <i>// For now only track virtual registers.</i></td></tr>
<tr><th id="1693">1693</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#325Reg" title='Reg' data-ref="325Reg">Reg</a>))</td></tr>
<tr><th id="1694">1694</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1695">1695</th><td>    <i>// If not already in the live set, then add it.</i></td></tr>
<tr><th id="1696">1696</th><td>    (<em>void</em>) <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegs" title='llvm::SIScheduleBlockScheduler::LiveRegs' data-ref="llvm::SIScheduleBlockScheduler::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col5 ref" href="#325Reg" title='Reg' data-ref="325Reg">Reg</a>);</td></tr>
<tr><th id="1697">1697</th><td>  }</td></tr>
<tr><th id="1698">1698</th><td>}</td></tr>
<tr><th id="1699">1699</th><td></td></tr>
<tr><th id="1700">1700</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler16decreaseLiveRegsEPNS_15SIScheduleBlockERSt3setIjSt4lessIjESaIjEE" title='llvm::SIScheduleBlockScheduler::decreaseLiveRegs' data-ref="_ZN4llvm24SIScheduleBlockScheduler16decreaseLiveRegsEPNS_15SIScheduleBlockERSt3setIjSt4lessIjESaIjEE">decreaseLiveRegs</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col6 decl" id="326Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="326Block">Block</dfn>,</td></tr>
<tr><th id="1701">1701</th><td>                                       <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="327Regs" title='Regs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="327Regs">Regs</dfn>) {</td></tr>
<tr><th id="1702">1702</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="328Reg" title='Reg' data-type='unsigned int' data-ref="328Reg">Reg</dfn> : <a class="local col7 ref" href="#327Regs" title='Regs' data-ref="327Regs">Regs</a>) {</td></tr>
<tr><th id="1703">1703</th><td>    <i>// For now only track virtual registers.</i></td></tr>
<tr><th id="1704">1704</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}}::iterator" title='std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::set{unsignedint,std::less{unsignedint},std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col9 decl" id="329Pos" title='Pos' data-type='std::set&lt;unsigned int&gt;::iterator' data-ref="329Pos">Pos</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegs" title='llvm::SIScheduleBlockScheduler::LiveRegs' data-ref="llvm::SIScheduleBlockScheduler::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set4findERKT_" title='std::set::find' data-ref="_ZNSt3set4findERKT_">find</a>(<a class="local col8 ref" href="#328Reg" title='Reg' data-ref="328Reg">Reg</a>);</td></tr>
<tr><th id="1705">1705</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pos != LiveRegs.end() &amp;&amp; LiveRegsConsumers.find(Reg) != LiveRegsConsumers.end() &amp;&amp; LiveRegsConsumers[Reg] &gt;= 1) ? void (0) : __assert_fail (&quot;Pos != LiveRegs.end() &amp;&amp; LiveRegsConsumers.find(Reg) != LiveRegsConsumers.end() &amp;&amp; LiveRegsConsumers[Reg] &gt;= 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 1707, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col9 ref" href="#329Pos" title='Pos' data-ref="329Pos">Pos</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegs" title='llvm::SIScheduleBlockScheduler::LiveRegs' data-ref="llvm::SIScheduleBlockScheduler::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>() &amp;&amp; <i>// Reg must be live.</i></td></tr>
<tr><th id="1706">1706</th><td>               <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col8 ref" href="#328Reg" title='Reg' data-ref="328Reg">Reg</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="1707">1707</th><td>               <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a>[<a class="local col8 ref" href="#328Reg" title='Reg' data-ref="328Reg">Reg</a>] &gt;= <var>1</var>);</td></tr>
<tr><th id="1708">1708</th><td>    --<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col8 ref" href="#328Reg" title='Reg' data-ref="328Reg">Reg</a>]</a>;</td></tr>
<tr><th id="1709">1709</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col8 ref" href="#328Reg" title='Reg' data-ref="328Reg">Reg</a>]</a> == <var>0</var>)</td></tr>
<tr><th id="1710">1710</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegs" title='llvm::SIScheduleBlockScheduler::LiveRegs' data-ref="llvm::SIScheduleBlockScheduler::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5eraseENSt8_Rb_treeIT_S1_St9_IdentityIS1_ET0_N9__gnu_cxx14__alloc_traitsIT1_E6rebindIS1_E5otherEE14const_iteratorE" title='std::set::erase' data-ref="_ZNSt3set5eraseENSt8_Rb_treeIT_S1_St9_IdentityIS1_ET0_N9__gnu_cxx14__alloc_traitsIT1_E6rebindIS1_E5otherEE14const_iteratorE">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_tree.h.html#326" title='std::_Rb_tree_const_iterator&lt;unsigned int&gt;::_Rb_tree_const_iterator' data-ref="_ZNSt23_Rb_tree_const_iteratorIjEC1ERKS0_"></a><a class="local col9 ref" href="#329Pos" title='Pos' data-ref="329Pos">Pos</a>);</td></tr>
<tr><th id="1711">1711</th><td>  }</td></tr>
<tr><th id="1712">1712</th><td>}</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler17releaseBlockSuccsEPNS_15SIScheduleBlockE" title='llvm::SIScheduleBlockScheduler::releaseBlockSuccs' data-ref="_ZN4llvm24SIScheduleBlockScheduler17releaseBlockSuccsEPNS_15SIScheduleBlockE">releaseBlockSuccs</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col0 decl" id="330Parent" title='Parent' data-type='llvm::SIScheduleBlock *' data-ref="330Parent">Parent</dfn>) {</td></tr>
<tr><th id="1715">1715</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="331Block" title='Block' data-type='const std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt; &amp;' data-ref="331Block">Block</dfn> : <a class="local col0 ref" href="#330Parent" title='Parent' data-ref="330Parent">Parent</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock8getSuccsEv" title='llvm::SIScheduleBlock::getSuccs' data-ref="_ZNK4llvm15SIScheduleBlock8getSuccsEv">getSuccs</a>()) {</td></tr>
<tr><th id="1716">1716</th><td>    <b>if</b> (--<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::BlockNumPredsLeft" title='llvm::SIScheduleBlockScheduler::BlockNumPredsLeft' data-ref="llvm::SIScheduleBlockScheduler::BlockNumPredsLeft">BlockNumPredsLeft</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#331Block" title='Block' data-ref="331Block">Block</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a> == <var>0</var>)</td></tr>
<tr><th id="1717">1717</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::ReadyBlocks" title='llvm::SIScheduleBlockScheduler::ReadyBlocks' data-ref="llvm::SIScheduleBlockScheduler::ReadyBlocks">ReadyBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#331Block" title='Block' data-ref="331Block">Block</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td>    <b>if</b> (<a class="local col0 ref" href="#330Parent" title='Parent' data-ref="330Parent">Parent</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock18isHighLatencyBlockEv" title='llvm::SIScheduleBlock::isHighLatencyBlock' data-ref="_ZN4llvm15SIScheduleBlock18isHighLatencyBlockEv">isHighLatencyBlock</a>() &amp;&amp;</td></tr>
<tr><th id="1720">1720</th><td>        <a class="local col1 ref" href="#331Block" title='Block' data-ref="331Block">Block</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::second' data-ref="std::pair::second">second</a> == <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockLinkKind::Data" title='llvm::SIScheduleBlockLinkKind::Data' data-ref="llvm::SIScheduleBlockLinkKind::Data">Data</a>)</td></tr>
<tr><th id="1721">1721</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled" title='llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled">LastPosHighLatencyParentScheduled</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#331Block" title='Block' data-ref="331Block">Block</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SIScheduleBlock *, llvm::SIScheduleBlockLinkKind&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::NumBlockScheduled" title='llvm::SIScheduleBlockScheduler::NumBlockScheduled' data-ref="llvm::SIScheduleBlockScheduler::NumBlockScheduled">NumBlockScheduled</a>;</td></tr>
<tr><th id="1722">1722</th><td>  }</td></tr>
<tr><th id="1723">1723</th><td>}</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler14blockScheduledEPNS_15SIScheduleBlockE" title='llvm::SIScheduleBlockScheduler::blockScheduled' data-ref="_ZN4llvm24SIScheduleBlockScheduler14blockScheduledEPNS_15SIScheduleBlockE">blockScheduled</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col2 decl" id="332Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="332Block">Block</dfn>) {</td></tr>
<tr><th id="1726">1726</th><td>  <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler16decreaseLiveRegsEPNS_15SIScheduleBlockERSt3setIjSt4lessIjESaIjEE" title='llvm::SIScheduleBlockScheduler::decreaseLiveRegs' data-ref="_ZN4llvm24SIScheduleBlockScheduler16decreaseLiveRegsEPNS_15SIScheduleBlockERSt3setIjSt4lessIjESaIjEE">decreaseLiveRegs</a>(<a class="local col2 ref" href="#332Block" title='Block' data-ref="332Block">Block</a>, <span class='refarg'><a class="local col2 ref" href="#332Block" title='Block' data-ref="332Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock9getInRegsEv" title='llvm::SIScheduleBlock::getInRegs' data-ref="_ZN4llvm15SIScheduleBlock9getInRegsEv">getInRegs</a>()</span>);</td></tr>
<tr><th id="1727">1727</th><td>  <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler11addLiveRegsERSt3setIjSt4lessIjESaIjEE" title='llvm::SIScheduleBlockScheduler::addLiveRegs' data-ref="_ZN4llvm24SIScheduleBlockScheduler11addLiveRegsERSt3setIjSt4lessIjESaIjEE">addLiveRegs</a>(<span class='refarg'><a class="local col2 ref" href="#332Block" title='Block' data-ref="332Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock10getOutRegsEv" title='llvm::SIScheduleBlock::getOutRegs' data-ref="_ZN4llvm15SIScheduleBlock10getOutRegsEv">getOutRegs</a>()</span>);</td></tr>
<tr><th id="1728">1728</th><td>  <a class="member" href="#_ZN4llvm24SIScheduleBlockScheduler17releaseBlockSuccsEPNS_15SIScheduleBlockE" title='llvm::SIScheduleBlockScheduler::releaseBlockSuccs' data-ref="_ZN4llvm24SIScheduleBlockScheduler17releaseBlockSuccsEPNS_15SIScheduleBlockE">releaseBlockSuccs</a>(<a class="local col2 ref" href="#332Block" title='Block' data-ref="332Block">Block</a>);</td></tr>
<tr><th id="1729">1729</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,unsignedint,std::less{unsignedint},std::allocator{std::pair{constunsignedint,unsignedint}}}::iterator" title='std::map&lt;unsigned int, unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, unsigned int&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{unsignedint,unsignedint,std::less{unsignedint},std::allocator{std::pair{constunsignedint,unsignedint}}}::iterator">iterator</a> <dfn class="local col3 decl" id="333RegI" title='RegI' data-type='std::map&lt;unsigned int, unsigned int&gt;::iterator' data-ref="333RegI">RegI</dfn> =</td></tr>
<tr><th id="1730">1730</th><td>       <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages" title='llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages' data-ref="llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages">LiveOutRegsNumUsages</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#332Block" title='Block' data-ref="332Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="1731">1731</th><td>       <dfn class="local col4 decl" id="334E" title='E' data-type='std::map&lt;unsigned int, unsigned int&gt;::iterator' data-ref="334E">E</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages" title='llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages' data-ref="llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages">LiveOutRegsNumUsages</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#332Block" title='Block' data-ref="332Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>(); <a class="local col3 ref" href="#333RegI" title='RegI' data-ref="333RegI">RegI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col4 ref" href="#334E" title='E' data-ref="334E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt17_Rb_tree_iteratorppEv" title='std::_Rb_tree_iterator::operator++' data-ref="_ZNSt17_Rb_tree_iteratorppEv">++</a><a class="local col3 ref" href="#333RegI" title='RegI' data-ref="333RegI">RegI</a>) {</td></tr>
<tr><th id="1732">1732</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col5 decl" id="335RegP" title='RegP' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="335RegP">RegP</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratordeEv" title='std::_Rb_tree_iterator::operator*' data-ref="_ZNKSt17_Rb_tree_iteratordeEv">*</a><a class="local col3 ref" href="#333RegI" title='RegI' data-ref="333RegI">RegI</a>;</td></tr>
<tr><th id="1733">1733</th><td>    <i>// We produce this register, thus it must not be previously alive.</i></td></tr>
<tr><th id="1734">1734</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveRegsConsumers.find(RegP.first) == LiveRegsConsumers.end() || LiveRegsConsumers[RegP.first] == 0) ? void (0) : __assert_fail (&quot;LiveRegsConsumers.find(RegP.first) == LiveRegsConsumers.end() || LiveRegsConsumers[RegP.first] == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 1735, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col5 ref" href="#335RegP" title='RegP' data-ref="335RegP">RegP</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>() ||</td></tr>
<tr><th id="1735">1735</th><td>           <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a>[<a class="local col5 ref" href="#335RegP" title='RegP' data-ref="335RegP">RegP</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>] == <var>0</var>);</td></tr>
<tr><th id="1736">1736</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#335RegP" title='RegP' data-ref="335RegP">RegP</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>]</a> += <a class="local col5 ref" href="#335RegP" title='RegP' data-ref="335RegP">RegP</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1737">1737</th><td>  }</td></tr>
<tr><th id="1738">1738</th><td>  <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled" title='llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled">LastPosHighLatencyParentScheduled</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#332Block" title='Block' data-ref="332Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a> &gt;</td></tr>
<tr><th id="1739">1739</th><td>        (<em>unsigned</em>)<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency" title='llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency' data-ref="llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency">LastPosWaitedHighLatency</a>)</td></tr>
<tr><th id="1740">1740</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency" title='llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency' data-ref="llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency">LastPosWaitedHighLatency</a> =</td></tr>
<tr><th id="1741">1741</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled" title='llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled">LastPosHighLatencyParentScheduled</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#332Block" title='Block' data-ref="332Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</a>()]</a>;</td></tr>
<tr><th id="1742">1742</th><td>  ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::NumBlockScheduled" title='llvm::SIScheduleBlockScheduler::NumBlockScheduled' data-ref="llvm::SIScheduleBlockScheduler::NumBlockScheduled">NumBlockScheduled</a>;</td></tr>
<tr><th id="1743">1743</th><td>}</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;</td></tr>
<tr><th id="1746">1746</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a>::<dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_" title='llvm::SIScheduleBlockScheduler::checkRegUsageImpact' data-ref="_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_">checkRegUsageImpact</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="336InRegs" title='InRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="336InRegs">InRegs</dfn>,</td></tr>
<tr><th id="1747">1747</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="337OutRegs" title='OutRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="337OutRegs">OutRegs</dfn>) {</td></tr>
<tr><th id="1748">1748</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="338DiffSetPressure" title='DiffSetPressure' data-type='std::vector&lt;int&gt;' data-ref="338DiffSetPressure">DiffSetPressure</dfn>;</td></tr>
<tr><th id="1749">1749</th><td>  <a class="local col8 ref" href="#338DiffSetPressure" title='DiffSetPressure' data-ref="338DiffSetPressure">DiffSetPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::DAG" title='llvm::SIScheduleBlockScheduler::DAG' data-ref="llvm::SIScheduleBlockScheduler::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getTRIEv" title='llvm::SIScheduleDAGMI::getTRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getTRIEv">getTRI</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv" title='llvm::TargetRegisterInfo::getNumRegPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv">getNumRegPressureSets</a>(), <var>0</var>);</td></tr>
<tr><th id="1750">1750</th><td></td></tr>
<tr><th id="1751">1751</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="339Reg" title='Reg' data-type='unsigned int' data-ref="339Reg">Reg</dfn> : <a class="local col6 ref" href="#336InRegs" title='InRegs' data-ref="336InRegs">InRegs</a>) {</td></tr>
<tr><th id="1752">1752</th><td>    <i>// For now only track virtual registers.</i></td></tr>
<tr><th id="1753">1753</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#339Reg" title='Reg' data-ref="339Reg">Reg</a>))</td></tr>
<tr><th id="1754">1754</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1755">1755</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col9 ref" href="#339Reg" title='Reg' data-ref="339Reg">Reg</a>]</a> &gt; <var>1</var>)</td></tr>
<tr><th id="1756">1756</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1757">1757</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <dfn class="local col0 decl" id="340PSetI" title='PSetI' data-type='llvm::PSetIterator' data-ref="340PSetI">PSetI</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::DAG" title='llvm::SIScheduleBlockScheduler::DAG' data-ref="llvm::SIScheduleBlockScheduler::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getMRIEv" title='llvm::SIScheduleDAGMI::getMRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<a class="local col9 ref" href="#339Reg" title='Reg' data-ref="339Reg">Reg</a>);</td></tr>
<tr><th id="1758">1758</th><td>    <b>for</b> (; <a class="local col0 ref" href="#340PSetI" title='PSetI' data-ref="340PSetI">PSetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm12PSetIteratorppEv" title='llvm::PSetIterator::operator++' data-ref="_ZN4llvm12PSetIteratorppEv">++</a><a class="local col0 ref" href="#340PSetI" title='PSetI' data-ref="340PSetI">PSetI</a>) {</td></tr>
<tr><th id="1759">1759</th><td>      <a class="local col8 ref" href="#338DiffSetPressure" title='DiffSetPressure' data-ref="338DiffSetPressure">DiffSetPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col0 ref" href="#340PSetI" title='PSetI' data-ref="340PSetI">PSetI</a>]</a> -= <a class="local col0 ref" href="#340PSetI" title='PSetI' data-ref="340PSetI">PSetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="1760">1760</th><td>    }</td></tr>
<tr><th id="1761">1761</th><td>  }</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="341Reg" title='Reg' data-type='unsigned int' data-ref="341Reg">Reg</dfn> : <a class="local col7 ref" href="#337OutRegs" title='OutRegs' data-ref="337OutRegs">OutRegs</a>) {</td></tr>
<tr><th id="1764">1764</th><td>    <i>// For now only track virtual registers.</i></td></tr>
<tr><th id="1765">1765</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#341Reg" title='Reg' data-ref="341Reg">Reg</a>))</td></tr>
<tr><th id="1766">1766</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1767">1767</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <dfn class="local col2 decl" id="342PSetI" title='PSetI' data-type='llvm::PSetIterator' data-ref="342PSetI">PSetI</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler::DAG" title='llvm::SIScheduleBlockScheduler::DAG' data-ref="llvm::SIScheduleBlockScheduler::DAG">DAG</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleDAGMI6getMRIEv" title='llvm::SIScheduleDAGMI::getMRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<a class="local col1 ref" href="#341Reg" title='Reg' data-ref="341Reg">Reg</a>);</td></tr>
<tr><th id="1768">1768</th><td>    <b>for</b> (; <a class="local col2 ref" href="#342PSetI" title='PSetI' data-ref="342PSetI">PSetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm12PSetIteratorppEv" title='llvm::PSetIterator::operator++' data-ref="_ZN4llvm12PSetIteratorppEv">++</a><a class="local col2 ref" href="#342PSetI" title='PSetI' data-ref="342PSetI">PSetI</a>) {</td></tr>
<tr><th id="1769">1769</th><td>      <a class="local col8 ref" href="#338DiffSetPressure" title='DiffSetPressure' data-ref="338DiffSetPressure">DiffSetPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col2 ref" href="#342PSetI" title='PSetI' data-ref="342PSetI">PSetI</a>]</a> += <a class="local col2 ref" href="#342PSetI" title='PSetI' data-ref="342PSetI">PSetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="1770">1770</th><td>    }</td></tr>
<tr><th id="1771">1771</th><td>  }</td></tr>
<tr><th id="1772">1772</th><td></td></tr>
<tr><th id="1773">1773</th><td>  <b>return</b> <a class="local col8 ref" href="#338DiffSetPressure" title='DiffSetPressure' data-ref="338DiffSetPressure">DiffSetPressure</a>;</td></tr>
<tr><th id="1774">1774</th><td>}</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td><i>// SIScheduler //</i></td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td><b>struct</b> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult" title='llvm::SIScheduleBlockResult' data-ref="llvm::SIScheduleBlockResult">SIScheduleBlockResult</a></td></tr>
<tr><th id="1779">1779</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduler" title='llvm::SIScheduler' data-ref="llvm::SIScheduler">SIScheduler</a>::<dfn class="decl def" id="_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE" title='llvm::SIScheduler::scheduleVariant' data-ref="_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE">scheduleVariant</dfn>(<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a> <dfn class="local col3 decl" id="343BlockVariant" title='BlockVariant' data-type='llvm::SISchedulerBlockCreatorVariant' data-ref="343BlockVariant">BlockVariant</dfn>,</td></tr>
<tr><th id="1780">1780</th><td>                             <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a> <dfn class="local col4 decl" id="344ScheduleVariant" title='ScheduleVariant' data-type='llvm::SISchedulerBlockSchedulerVariant' data-ref="344ScheduleVariant">ScheduleVariant</dfn>) {</td></tr>
<tr><th id="1781">1781</th><td>  <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</a> <dfn class="local col5 decl" id="345Blocks" title='Blocks' data-type='llvm::SIScheduleBlocks' data-ref="345Blocks">Blocks</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduler::BlockCreator" title='llvm::SIScheduler::BlockCreator' data-ref="llvm::SIScheduler::BlockCreator">BlockCreator</a>.<a class="ref" href="#_ZN4llvm22SIScheduleBlockCreator9getBlocksENS_30SISchedulerBlockCreatorVariantE" title='llvm::SIScheduleBlockCreator::getBlocks' data-ref="_ZN4llvm22SIScheduleBlockCreator9getBlocksENS_30SISchedulerBlockCreatorVariantE">getBlocks</a>(<a class="local col3 ref" href="#343BlockVariant" title='BlockVariant' data-ref="343BlockVariant">BlockVariant</a>);</td></tr>
<tr><th id="1782">1782</th><td>  <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</a> <dfn class="local col6 decl" id="346Scheduler" title='Scheduler' data-type='llvm::SIScheduleBlockScheduler' data-ref="346Scheduler">Scheduler</dfn><a class="ref" href="#_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE" title='llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler' data-ref="_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE">(</a><a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduler::DAG" title='llvm::SIScheduler::DAG' data-ref="llvm::SIScheduler::DAG">DAG</a>, <a class="local col4 ref" href="#344ScheduleVariant" title='ScheduleVariant' data-ref="344ScheduleVariant">ScheduleVariant</a>, <a class="ref fake" href="SIMachineScheduler.h.html#213" title='llvm::SIScheduleBlocks::SIScheduleBlocks' data-ref="_ZN4llvm16SIScheduleBlocksC1ERKS0_"></a><a class="local col5 ref" href="#345Blocks" title='Blocks' data-ref="345Blocks">Blocks</a>);</td></tr>
<tr><th id="1783">1783</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="347ScheduledBlocks" title='ScheduledBlocks' data-type='std::vector&lt;SIScheduleBlock *&gt;' data-ref="347ScheduledBlocks">ScheduledBlocks</dfn>;</td></tr>
<tr><th id="1784">1784</th><td>  <b>struct</b> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult" title='llvm::SIScheduleBlockResult' data-ref="llvm::SIScheduleBlockResult">SIScheduleBlockResult</a> <a class="ref fake" href="SIMachineScheduler.h.html#409" title='llvm::SIScheduleBlockResult::SIScheduleBlockResult' data-ref="_ZN4llvm21SIScheduleBlockResultC1Ev"></a><dfn class="local col8 decl" id="348Res" title='Res' data-type='struct SIScheduleBlockResult' data-ref="348Res">Res</dfn>;</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>  <a class="local col7 ref" href="#347ScheduledBlocks" title='ScheduledBlocks' data-ref="347ScheduledBlocks">ScheduledBlocks</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <a class="local col6 ref" href="#346Scheduler" title='Scheduler' data-ref="346Scheduler">Scheduler</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm24SIScheduleBlockScheduler9getBlocksEv" title='llvm::SIScheduleBlockScheduler::getBlocks' data-ref="_ZN4llvm24SIScheduleBlockScheduler9getBlocksEv">getBlocks</a>();</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="349b" title='b' data-type='unsigned int' data-ref="349b">b</dfn> = <var>0</var>; <a class="local col9 ref" href="#349b" title='b' data-ref="349b">b</a> &lt; <a class="local col7 ref" href="#347ScheduledBlocks" title='ScheduledBlocks' data-ref="347ScheduledBlocks">ScheduledBlocks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col9 ref" href="#349b" title='b' data-ref="349b">b</a>) {</td></tr>
<tr><th id="1789">1789</th><td>    <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col0 decl" id="350Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="350Block">Block</dfn> = <a class="local col7 ref" href="#347ScheduledBlocks" title='ScheduledBlocks' data-ref="347ScheduledBlocks">ScheduledBlocks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#349b" title='b' data-ref="349b">b</a>]</a>;</td></tr>
<tr><th id="1790">1790</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col1 decl" id="351SUs" title='SUs' data-type='std::vector&lt;SUnit *&gt;' data-ref="351SUs">SUs</dfn> = <a class="local col0 ref" href="#350Block" title='Block' data-ref="350Block">Block</a>-&gt;<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm15SIScheduleBlock17getScheduledUnitsEv" title='llvm::SIScheduleBlock::getScheduledUnits' data-ref="_ZN4llvm15SIScheduleBlock17getScheduledUnitsEv">getScheduledUnits</a>();</td></tr>
<tr><th id="1791">1791</th><td></td></tr>
<tr><th id="1792">1792</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col2 decl" id="352SU" title='SU' data-type='llvm::SUnit *' data-ref="352SU">SU</dfn> : <a class="local col1 ref" href="#351SUs" title='SUs' data-ref="351SUs">SUs</a>)</td></tr>
<tr><th id="1793">1793</th><td>      <a class="local col8 ref" href="#348Res" title='Res' data-ref="348Res">Res</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::SUs" title='llvm::SIScheduleBlockResult::SUs' data-ref="llvm::SIScheduleBlockResult::SUs">SUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#352SU" title='SU' data-ref="352SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="1794">1794</th><td>  }</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>  <a class="local col8 ref" href="#348Res" title='Res' data-ref="348Res">Res</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::MaxSGPRUsage" title='llvm::SIScheduleBlockResult::MaxSGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxSGPRUsage">MaxSGPRUsage</a> = <a class="local col6 ref" href="#346Scheduler" title='Scheduler' data-ref="346Scheduler">Scheduler</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm24SIScheduleBlockScheduler12getSGPRUsageEv" title='llvm::SIScheduleBlockScheduler::getSGPRUsage' data-ref="_ZN4llvm24SIScheduleBlockScheduler12getSGPRUsageEv">getSGPRUsage</a>();</td></tr>
<tr><th id="1797">1797</th><td>  <a class="local col8 ref" href="#348Res" title='Res' data-ref="348Res">Res</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::MaxVGPRUsage" title='llvm::SIScheduleBlockResult::MaxVGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxVGPRUsage">MaxVGPRUsage</a> = <a class="local col6 ref" href="#346Scheduler" title='Scheduler' data-ref="346Scheduler">Scheduler</a>.<a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm24SIScheduleBlockScheduler12getVGPRUsageEv" title='llvm::SIScheduleBlockScheduler::getVGPRUsage' data-ref="_ZN4llvm24SIScheduleBlockScheduler12getVGPRUsageEv">getVGPRUsage</a>();</td></tr>
<tr><th id="1798">1798</th><td>  <b>return</b> <a class="local col8 ref" href="#348Res" title='Res' data-ref="348Res">Res</a>;</td></tr>
<tr><th id="1799">1799</th><td>}</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td><i>// SIScheduleDAGMI //</i></td></tr>
<tr><th id="1802">1802</th><td></td></tr>
<tr><th id="1803">1803</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMIC1EPNS_19MachineSchedContextE" title='llvm::SIScheduleDAGMI::SIScheduleDAGMI' data-ref="_ZN4llvm15SIScheduleDAGMIC1EPNS_19MachineSchedContextE">SIScheduleDAGMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col3 decl" id="353C" title='C' data-type='llvm::MachineSchedContext *' data-ref="353C">C</dfn>) :</td></tr>
<tr><th id="1804">1804</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col3 ref" href="#353C" title='C' data-ref="353C">C</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#353C" title='C' data-ref="353C">C</a></span>)) {</td></tr>
<tr><th id="1805">1805</th><td>  SITII = <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::SIInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIInstrInfo*&gt;(TII);</td></tr>
<tr><th id="1806">1806</th><td>  SITRI = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::SIRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIRegisterInfo*&gt;(TRI);</td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::VGPRSetID" title='llvm::SIScheduleDAGMI::VGPRSetID' data-ref="llvm::SIScheduleDAGMI::VGPRSetID">VGPRSetID</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SITRI" title='llvm::SIScheduleDAGMI::SITRI' data-ref="llvm::SIScheduleDAGMI::SITRI">SITRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv" title='llvm::SIRegisterInfo::getVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv">getVGPRPressureSet</a>();</td></tr>
<tr><th id="1809">1809</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SGPRSetID" title='llvm::SIScheduleDAGMI::SGPRSetID' data-ref="llvm::SIScheduleDAGMI::SGPRSetID">SGPRSetID</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SITRI" title='llvm::SIScheduleDAGMI::SITRI' data-ref="llvm::SIScheduleDAGMI::SITRI">SITRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv" title='llvm::SIRegisterInfo::getSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv">getSGPRPressureSet</a>();</td></tr>
<tr><th id="1810">1810</th><td>}</td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm15SIScheduleDAGMID1Ev" title='llvm::SIScheduleDAGMI::~SIScheduleDAGMI' data-ref="_ZN4llvm15SIScheduleDAGMID1Ev">~SIScheduleDAGMI</dfn>() = <b>default</b>;</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td><i>// Code adapted from scheduleDAG.cpp</i></td></tr>
<tr><th id="1815">1815</th><td><i>// Does a topological sort over the SUs.</i></td></tr>
<tr><th id="1816">1816</th><td><i>// Both TopDown and BottomUp</i></td></tr>
<tr><th id="1817">1817</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI15topologicalSortEv" title='llvm::SIScheduleDAGMI::topologicalSort' data-ref="_ZN4llvm15SIScheduleDAGMI15topologicalSortEv">topologicalSort</dfn>() {</td></tr>
<tr><th id="1818">1818</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv" title='llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv">InitDAGTopologicalSorting</a>();</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::TopDownIndex2SU" title='llvm::SIScheduleDAGMI::TopDownIndex2SU' data-ref="llvm::SIScheduleDAGMI::TopDownIndex2SU">TopDownIndex2SU</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ET_S0_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ET_S0_RKT0_">(</a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort5beginEv" title='llvm::ScheduleDAGTopologicalSort::begin' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort5beginEv">begin</a>(), <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort3endEv" title='llvm::ScheduleDAGTopologicalSort::end' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort3endEv">end</a>());</td></tr>
<tr><th id="1821">1821</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ET_S0_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ET_S0_RKT0_">(</a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort6rbeginEv" title='llvm::ScheduleDAGTopologicalSort::rbegin' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort6rbeginEv">rbegin</a>(), <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort4rendEv" title='llvm::ScheduleDAGTopologicalSort::rend' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort4rendEv">rend</a>());</td></tr>
<tr><th id="1822">1822</th><td>}</td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td><i>// Move low latencies further from their user without</i></td></tr>
<tr><th id="1825">1825</th><td><i>// increasing SGPR usage (in general)</i></td></tr>
<tr><th id="1826">1826</th><td><i>// This is to be replaced by a better pass that would</i></td></tr>
<tr><th id="1827">1827</th><td><i>// take into account SGPR usage (based on VGPR Usage</i></td></tr>
<tr><th id="1828">1828</th><td><i>// and the corresponding wavefront count), that would</i></td></tr>
<tr><th id="1829">1829</th><td><i>// try to merge groups of loads if it make sense, etc</i></td></tr>
<tr><th id="1830">1830</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv" title='llvm::SIScheduleDAGMI::moveLowLatencies' data-ref="_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv">moveLowLatencies</dfn>() {</td></tr>
<tr><th id="1831">1831</th><td>   <em>unsigned</em> <dfn class="local col4 decl" id="354DAGSize" title='DAGSize' data-type='unsigned int' data-ref="354DAGSize">DAGSize</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1832">1832</th><td>   <em>int</em> <dfn class="local col5 decl" id="355LastLowLatencyUser" title='LastLowLatencyUser' data-type='int' data-ref="355LastLowLatencyUser">LastLowLatencyUser</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1833">1833</th><td>   <em>int</em> <dfn class="local col6 decl" id="356LastLowLatencyPos" title='LastLowLatencyPos' data-type='int' data-ref="356LastLowLatencyPos">LastLowLatencyPos</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td>   <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="357i" title='i' data-type='unsigned int' data-ref="357i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="358e" title='e' data-type='unsigned int' data-ref="358e">e</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a> != <a class="local col8 ref" href="#358e" title='e' data-ref="358e">e</a>; ++<a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>) {</td></tr>
<tr><th id="1836">1836</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="359SU" title='SU' data-type='llvm::SUnit *' data-ref="359SU">SU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>]</a>]</a>;</td></tr>
<tr><th id="1837">1837</th><td>    <em>bool</em> <dfn class="local col0 decl" id="360IsLowLatencyUser" title='IsLowLatencyUser' data-type='bool' data-ref="360IsLowLatencyUser">IsLowLatencyUser</dfn> = <b>false</b>;</td></tr>
<tr><th id="1838">1838</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="361MinPos" title='MinPos' data-type='unsigned int' data-ref="361MinPos">MinPos</dfn> = <var>0</var>;</td></tr>
<tr><th id="1839">1839</th><td></td></tr>
<tr><th id="1840">1840</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col2 decl" id="362PredDep" title='PredDep' data-type='llvm::SDep &amp;' data-ref="362PredDep">PredDep</dfn> : <a class="local col9 ref" href="#359SU" title='SU' data-ref="359SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1841">1841</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="363Pred" title='Pred' data-type='llvm::SUnit *' data-ref="363Pred">Pred</dfn> = <a class="local col2 ref" href="#362PredDep" title='PredDep' data-ref="362PredDep">PredDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1842">1842</th><td>      <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SITII" title='llvm::SIScheduleDAGMI::SITII' data-ref="llvm::SIScheduleDAGMI::SITII">SITII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isLowLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE">isLowLatencyInstruction</a>(*<a class="local col3 ref" href="#363Pred" title='Pred' data-ref="363Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) {</td></tr>
<tr><th id="1843">1843</th><td>        <a class="local col0 ref" href="#360IsLowLatencyUser" title='IsLowLatencyUser' data-ref="360IsLowLatencyUser">IsLowLatencyUser</a> = <b>true</b>;</td></tr>
<tr><th id="1844">1844</th><td>      }</td></tr>
<tr><th id="1845">1845</th><td>      <b>if</b> (<a class="local col3 ref" href="#363Pred" title='Pred' data-ref="363Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col4 ref" href="#354DAGSize" title='DAGSize' data-ref="354DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1846">1846</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1847">1847</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="364PredPos" title='PredPos' data-type='unsigned int' data-ref="364PredPos">PredPos</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnitsInv" title='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnitsInv">ScheduledSUnitsInv</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#363Pred" title='Pred' data-ref="363Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="1848">1848</th><td>      <b>if</b> (<a class="local col4 ref" href="#364PredPos" title='PredPos' data-ref="364PredPos">PredPos</a> &gt;= <a class="local col1 ref" href="#361MinPos" title='MinPos' data-ref="361MinPos">MinPos</a>)</td></tr>
<tr><th id="1849">1849</th><td>        <a class="local col1 ref" href="#361MinPos" title='MinPos' data-ref="361MinPos">MinPos</a> = <a class="local col4 ref" href="#364PredPos" title='PredPos' data-ref="364PredPos">PredPos</a> + <var>1</var>;</td></tr>
<tr><th id="1850">1850</th><td>    }</td></tr>
<tr><th id="1851">1851</th><td></td></tr>
<tr><th id="1852">1852</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SITII" title='llvm::SIScheduleDAGMI::SITII' data-ref="llvm::SIScheduleDAGMI::SITII">SITII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isLowLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE">isLowLatencyInstruction</a>(*<a class="local col9 ref" href="#359SU" title='SU' data-ref="359SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) {</td></tr>
<tr><th id="1853">1853</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="365BestPos" title='BestPos' data-type='unsigned int' data-ref="365BestPos">BestPos</dfn> = <a class="local col5 ref" href="#355LastLowLatencyUser" title='LastLowLatencyUser' data-ref="355LastLowLatencyUser">LastLowLatencyUser</a> + <var>1</var>;</td></tr>
<tr><th id="1854">1854</th><td>      <b>if</b> ((<em>int</em>)<a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a> &lt;= <a class="local col6 ref" href="#356LastLowLatencyPos" title='LastLowLatencyPos' data-ref="356LastLowLatencyPos">LastLowLatencyPos</a>)</td></tr>
<tr><th id="1855">1855</th><td>        <a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a> = <a class="local col6 ref" href="#356LastLowLatencyPos" title='LastLowLatencyPos' data-ref="356LastLowLatencyPos">LastLowLatencyPos</a> + <var>1</var>;</td></tr>
<tr><th id="1856">1856</th><td>      <b>if</b> (<a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a> &lt; <a class="local col1 ref" href="#361MinPos" title='MinPos' data-ref="361MinPos">MinPos</a>)</td></tr>
<tr><th id="1857">1857</th><td>        <a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a> = <a class="local col1 ref" href="#361MinPos" title='MinPos' data-ref="361MinPos">MinPos</a>;</td></tr>
<tr><th id="1858">1858</th><td>      <b>if</b> (<a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a> &lt; <a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>) {</td></tr>
<tr><th id="1859">1859</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="366u" title='u' data-type='unsigned int' data-ref="366u">u</dfn> = <a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>; <a class="local col6 ref" href="#366u" title='u' data-ref="366u">u</a> &gt; <a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a>; --<a class="local col6 ref" href="#366u" title='u' data-ref="366u">u</a>) {</td></tr>
<tr><th id="1860">1860</th><td>          ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnitsInv" title='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnitsInv">ScheduledSUnitsInv</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#366u" title='u' data-ref="366u">u</a>-<var>1</var>]</a>]</a>;</td></tr>
<tr><th id="1861">1861</th><td>          <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#366u" title='u' data-ref="366u">u</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#366u" title='u' data-ref="366u">u</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1862">1862</th><td>        }</td></tr>
<tr><th id="1863">1863</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a>]</a> = <a class="local col9 ref" href="#359SU" title='SU' data-ref="359SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1864">1864</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnitsInv" title='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnitsInv">ScheduledSUnitsInv</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#359SU" title='SU' data-ref="359SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a>;</td></tr>
<tr><th id="1865">1865</th><td>      }</td></tr>
<tr><th id="1866">1866</th><td>      <a class="local col6 ref" href="#356LastLowLatencyPos" title='LastLowLatencyPos' data-ref="356LastLowLatencyPos">LastLowLatencyPos</a> = <a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a>;</td></tr>
<tr><th id="1867">1867</th><td>      <b>if</b> (<a class="local col0 ref" href="#360IsLowLatencyUser" title='IsLowLatencyUser' data-ref="360IsLowLatencyUser">IsLowLatencyUser</a>)</td></tr>
<tr><th id="1868">1868</th><td>        <a class="local col5 ref" href="#355LastLowLatencyUser" title='LastLowLatencyUser' data-ref="355LastLowLatencyUser">LastLowLatencyUser</a> = <a class="local col5 ref" href="#365BestPos" title='BestPos' data-ref="365BestPos">BestPos</a>;</td></tr>
<tr><th id="1869">1869</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#360IsLowLatencyUser" title='IsLowLatencyUser' data-ref="360IsLowLatencyUser">IsLowLatencyUser</a>) {</td></tr>
<tr><th id="1870">1870</th><td>      <a class="local col5 ref" href="#355LastLowLatencyUser" title='LastLowLatencyUser' data-ref="355LastLowLatencyUser">LastLowLatencyUser</a> = <a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>;</td></tr>
<tr><th id="1871">1871</th><td>    <i>// Moves COPY instructions on which depends</i></td></tr>
<tr><th id="1872">1872</th><td><i>    // the low latency instructions too.</i></td></tr>
<tr><th id="1873">1873</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#359SU" title='SU' data-ref="359SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;TargetOpcode::COPY&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>) {</td></tr>
<tr><th id="1874">1874</th><td>      <em>bool</em> <dfn class="local col7 decl" id="367CopyForLowLat" title='CopyForLowLat' data-type='bool' data-ref="367CopyForLowLat">CopyForLowLat</dfn> = <b>false</b>;</td></tr>
<tr><th id="1875">1875</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col8 decl" id="368SuccDep" title='SuccDep' data-type='llvm::SDep &amp;' data-ref="368SuccDep">SuccDep</dfn> : <a class="local col9 ref" href="#359SU" title='SU' data-ref="359SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1876">1876</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="369Succ" title='Succ' data-type='llvm::SUnit *' data-ref="369Succ">Succ</dfn> = <a class="local col8 ref" href="#368SuccDep" title='SuccDep' data-ref="368SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1877">1877</th><td>        <b>if</b> (<a class="local col8 ref" href="#368SuccDep" title='SuccDep' data-ref="368SuccDep">SuccDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>() || <a class="local col9 ref" href="#369Succ" title='Succ' data-ref="369Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col4 ref" href="#354DAGSize" title='DAGSize' data-ref="354DAGSize">DAGSize</a>)</td></tr>
<tr><th id="1878">1878</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1879">1879</th><td>        <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SITII" title='llvm::SIScheduleDAGMI::SITII' data-ref="llvm::SIScheduleDAGMI::SITII">SITII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isLowLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE">isLowLatencyInstruction</a>(*<a class="local col9 ref" href="#369Succ" title='Succ' data-ref="369Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) {</td></tr>
<tr><th id="1880">1880</th><td>          <a class="local col7 ref" href="#367CopyForLowLat" title='CopyForLowLat' data-ref="367CopyForLowLat">CopyForLowLat</a> = <b>true</b>;</td></tr>
<tr><th id="1881">1881</th><td>        }</td></tr>
<tr><th id="1882">1882</th><td>      }</td></tr>
<tr><th id="1883">1883</th><td>      <b>if</b> (!<a class="local col7 ref" href="#367CopyForLowLat" title='CopyForLowLat' data-ref="367CopyForLowLat">CopyForLowLat</a>)</td></tr>
<tr><th id="1884">1884</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1885">1885</th><td>      <b>if</b> (<a class="local col1 ref" href="#361MinPos" title='MinPos' data-ref="361MinPos">MinPos</a> &lt; <a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>) {</td></tr>
<tr><th id="1886">1886</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="370u" title='u' data-type='unsigned int' data-ref="370u">u</dfn> = <a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>; <a class="local col0 ref" href="#370u" title='u' data-ref="370u">u</a> &gt; <a class="local col1 ref" href="#361MinPos" title='MinPos' data-ref="361MinPos">MinPos</a>; --<a class="local col0 ref" href="#370u" title='u' data-ref="370u">u</a>) {</td></tr>
<tr><th id="1887">1887</th><td>          ++<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnitsInv" title='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnitsInv">ScheduledSUnitsInv</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#370u" title='u' data-ref="370u">u</a>-<var>1</var>]</a>]</a>;</td></tr>
<tr><th id="1888">1888</th><td>          <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#370u" title='u' data-ref="370u">u</a>]</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#370u" title='u' data-ref="370u">u</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1889">1889</th><td>        }</td></tr>
<tr><th id="1890">1890</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#361MinPos" title='MinPos' data-ref="361MinPos">MinPos</a>]</a> = <a class="local col9 ref" href="#359SU" title='SU' data-ref="359SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1891">1891</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnitsInv" title='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnitsInv">ScheduledSUnitsInv</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#359SU" title='SU' data-ref="359SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col1 ref" href="#361MinPos" title='MinPos' data-ref="361MinPos">MinPos</a>;</td></tr>
<tr><th id="1892">1892</th><td>      }</td></tr>
<tr><th id="1893">1893</th><td>    }</td></tr>
<tr><th id="1894">1894</th><td>  }</td></tr>
<tr><th id="1895">1895</th><td>}</td></tr>
<tr><th id="1896">1896</th><td></td></tr>
<tr><th id="1897">1897</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv" title='llvm::SIScheduleDAGMI::restoreSULinksLeft' data-ref="_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv">restoreSULinksLeft</dfn>() {</td></tr>
<tr><th id="1898">1898</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="371i" title='i' data-type='unsigned int' data-ref="371i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="372e" title='e' data-type='unsigned int' data-ref="372e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a> != <a class="local col2 ref" href="#372e" title='e' data-ref="372e">e</a>; ++<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>) {</td></tr>
<tr><th id="1899">1899</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>false</b>;</td></tr>
<tr><th id="1900">1900</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakPredsLeft" title='llvm::SUnit::WeakPredsLeft' data-ref="llvm::SUnit::WeakPredsLeft">WeakPredsLeft</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SUnitsLinksBackup" title='llvm::SIScheduleDAGMI::SUnitsLinksBackup' data-ref="llvm::SIScheduleDAGMI::SUnitsLinksBackup">SUnitsLinksBackup</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakPredsLeft" title='llvm::SUnit::WeakPredsLeft' data-ref="llvm::SUnit::WeakPredsLeft">WeakPredsLeft</a>;</td></tr>
<tr><th id="1901">1901</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SUnitsLinksBackup" title='llvm::SIScheduleDAGMI::SUnitsLinksBackup' data-ref="llvm::SIScheduleDAGMI::SUnitsLinksBackup">SUnitsLinksBackup</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>;</td></tr>
<tr><th id="1902">1902</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakSuccsLeft" title='llvm::SUnit::WeakSuccsLeft' data-ref="llvm::SUnit::WeakSuccsLeft">WeakSuccsLeft</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SUnitsLinksBackup" title='llvm::SIScheduleDAGMI::SUnitsLinksBackup' data-ref="llvm::SIScheduleDAGMI::SUnitsLinksBackup">SUnitsLinksBackup</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakSuccsLeft" title='llvm::SUnit::WeakSuccsLeft' data-ref="llvm::SUnit::WeakSuccsLeft">WeakSuccsLeft</a>;</td></tr>
<tr><th id="1903">1903</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SUnitsLinksBackup" title='llvm::SIScheduleDAGMI::SUnitsLinksBackup' data-ref="llvm::SIScheduleDAGMI::SUnitsLinksBackup">SUnitsLinksBackup</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a>;</td></tr>
<tr><th id="1904">1904</th><td>  }</td></tr>
<tr><th id="1905">1905</th><td>}</td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td><i>// Return the Vgpr and Sgpr usage corresponding to some virtual registers.</i></td></tr>
<tr><th id="1908">1908</th><td><b>template</b>&lt;<b>typename</b> _Iterator&gt; <em>void</em></td></tr>
<tr><th id="1909">1909</th><td><a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_" title='llvm::SIScheduleDAGMI::fillVgprSgprCost' data-ref="_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_">fillVgprSgprCost</dfn>(_Iterator <dfn class="local col3 decl" id="373First" title='First' data-type='_Iterator' data-ref="373First">First</dfn>, _Iterator <dfn class="local col4 decl" id="374End" title='End' data-type='_Iterator' data-ref="374End">End</dfn>,</td></tr>
<tr><th id="1910">1910</th><td>                                  <em>unsigned</em> &amp;<dfn class="local col5 decl" id="375VgprUsage" title='VgprUsage' data-type='unsigned int &amp;' data-ref="375VgprUsage">VgprUsage</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="376SgprUsage" title='SgprUsage' data-type='unsigned int &amp;' data-ref="376SgprUsage">SgprUsage</dfn>) {</td></tr>
<tr><th id="1911">1911</th><td>  <a class="local col5 ref" href="#375VgprUsage" title='VgprUsage' data-ref="375VgprUsage">VgprUsage</a> = <var>0</var>;</td></tr>
<tr><th id="1912">1912</th><td>  <a class="local col6 ref" href="#376SgprUsage" title='SgprUsage' data-ref="376SgprUsage">SgprUsage</a> = <var>0</var>;</td></tr>
<tr><th id="1913">1913</th><td>  <b>for</b> (_Iterator <dfn class="local col7 decl" id="377RegI" title='RegI' data-type='_Iterator' data-ref="377RegI">RegI</dfn> = <a class="local col3 ref" href="#373First" title='First' data-ref="373First">First</a>; <a class="local col7 ref" href="#377RegI" title='RegI' data-ref="377RegI">RegI</a> != <a class="local col4 ref" href="#374End" title='End' data-ref="374End">End</a>; ++<a class="local col7 ref" href="#377RegI" title='RegI' data-ref="377RegI">RegI</a>) {</td></tr>
<tr><th id="1914">1914</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="378Reg" title='Reg' data-type='unsigned int' data-ref="378Reg">Reg</dfn> = *<a class="local col7 ref" href="#377RegI" title='RegI' data-ref="377RegI">RegI</a>;</td></tr>
<tr><th id="1915">1915</th><td>    <i>// For now only track virtual registers</i></td></tr>
<tr><th id="1916">1916</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#378Reg" title='Reg' data-ref="378Reg">Reg</a>))</td></tr>
<tr><th id="1917">1917</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1918">1918</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <dfn class="local col9 decl" id="379PSetI" title='PSetI' data-type='llvm::PSetIterator' data-ref="379PSetI">PSetI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<a class="local col8 ref" href="#378Reg" title='Reg' data-ref="378Reg">Reg</a>);</td></tr>
<tr><th id="1919">1919</th><td>    <b>for</b> (; <a class="local col9 ref" href="#379PSetI" title='PSetI' data-ref="379PSetI">PSetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm12PSetIteratorppEv" title='llvm::PSetIterator::operator++' data-ref="_ZN4llvm12PSetIteratorppEv">++</a><a class="local col9 ref" href="#379PSetI" title='PSetI' data-ref="379PSetI">PSetI</a>) {</td></tr>
<tr><th id="1920">1920</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col9 ref" href="#379PSetI" title='PSetI' data-ref="379PSetI">PSetI</a> == <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::VGPRSetID" title='llvm::SIScheduleDAGMI::VGPRSetID' data-ref="llvm::SIScheduleDAGMI::VGPRSetID">VGPRSetID</a>)</td></tr>
<tr><th id="1921">1921</th><td>        <a class="local col5 ref" href="#375VgprUsage" title='VgprUsage' data-ref="375VgprUsage">VgprUsage</a> += <a class="local col9 ref" href="#379PSetI" title='PSetI' data-ref="379PSetI">PSetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="1922">1922</th><td>      <b>else</b> <b>if</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col9 ref" href="#379PSetI" title='PSetI' data-ref="379PSetI">PSetI</a> == <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SGPRSetID" title='llvm::SIScheduleDAGMI::SGPRSetID' data-ref="llvm::SIScheduleDAGMI::SGPRSetID">SGPRSetID</a>)</td></tr>
<tr><th id="1923">1923</th><td>        <a class="local col6 ref" href="#376SgprUsage" title='SgprUsage' data-ref="376SgprUsage">SgprUsage</a> += <a class="local col9 ref" href="#379PSetI" title='PSetI' data-ref="379PSetI">PSetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="1924">1924</th><td>    }</td></tr>
<tr><th id="1925">1925</th><td>  }</td></tr>
<tr><th id="1926">1926</th><td>}</td></tr>
<tr><th id="1927">1927</th><td></td></tr>
<tr><th id="1928">1928</th><td><em>void</em> <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm15SIScheduleDAGMI8scheduleEv" title='llvm::SIScheduleDAGMI::schedule' data-ref="_ZN4llvm15SIScheduleDAGMI8scheduleEv">schedule</dfn>()</td></tr>
<tr><th id="1929">1929</th><td>{</td></tr>
<tr><th id="1930">1930</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="380TopRoots" title='TopRoots' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="380TopRoots">TopRoots</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="381BotRoots" title='BotRoots' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="381BotRoots">BotRoots</dfn>;</td></tr>
<tr><th id="1931">1931</th><td>  <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult" title='llvm::SIScheduleBlockResult' data-ref="llvm::SIScheduleBlockResult">SIScheduleBlockResult</a> <a class="ref fake" href="SIMachineScheduler.h.html#409" title='llvm::SIScheduleBlockResult::SIScheduleBlockResult' data-ref="_ZN4llvm21SIScheduleBlockResultC1Ev"></a><dfn class="local col2 decl" id="382Best" title='Best' data-type='llvm::SIScheduleBlockResult' data-ref="382Best">Best</dfn>, <a class="ref fake" href="SIMachineScheduler.h.html#409" title='llvm::SIScheduleBlockResult::SIScheduleBlockResult' data-ref="_ZN4llvm21SIScheduleBlockResultC1Ev"></a><dfn class="local col3 decl" id="383Temp" title='Temp' data-type='llvm::SIScheduleBlockResult' data-ref="383Temp">Temp</dfn>;</td></tr>
<tr><th id="1932">1932</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Preparing Scheduling\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Preparing Scheduling\n"</q>);</td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv" title='llvm::ScheduleDAGMILive::buildDAGWithRegPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv">buildDAGWithRegPressure</a>();</td></tr>
<tr><th id="1935">1935</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive4dumpEv" title='llvm::ScheduleDAGMILive::dump' data-ref="_ZNK4llvm17ScheduleDAGMILive4dumpEv">dump</a>());</td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td>  <a class="member" href="#_ZN4llvm15SIScheduleDAGMI15topologicalSortEv" title='llvm::SIScheduleDAGMI::topologicalSort' data-ref="_ZN4llvm15SIScheduleDAGMI15topologicalSortEv">topologicalSort</a>();</td></tr>
<tr><th id="1938">1938</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_" title='llvm::ScheduleDAGMI::findRootsAndBiasEdges' data-ref="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_">findRootsAndBiasEdges</a>(<span class='refarg'><a class="local col0 ref" href="#380TopRoots" title='TopRoots' data-ref="380TopRoots">TopRoots</a></span>, <span class='refarg'><a class="local col1 ref" href="#381BotRoots" title='BotRoots' data-ref="381BotRoots">BotRoots</a></span>);</td></tr>
<tr><th id="1939">1939</th><td>  <i>// We reuse several ScheduleDAGMI and ScheduleDAGMILive</i></td></tr>
<tr><th id="1940">1940</th><td><i>  // functions, but to make them happy we must initialize</i></td></tr>
<tr><th id="1941">1941</th><td><i>  // the default Scheduler implementation (even if we do not</i></td></tr>
<tr><th id="1942">1942</th><td><i>  // run it)</i></td></tr>
<tr><th id="1943">1943</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::MachineSchedStrategy::initialize' data-ref="_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<b>this</b>);</td></tr>
<tr><th id="1944">1944</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMILive::initQueues' data-ref="_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#380TopRoots" title='TopRoots' data-ref="380TopRoots">TopRoots</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#381BotRoots" title='BotRoots' data-ref="381BotRoots">BotRoots</a>);</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td>  <i>// Fill some stats to help scheduling.</i></td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SUnitsLinksBackup" title='llvm::SIScheduleDAGMI::SUnitsLinksBackup' data-ref="llvm::SIScheduleDAGMI::SUnitsLinksBackup">SUnitsLinksBackup</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>;</td></tr>
<tr><th id="1949">1949</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsLowLatencySU" title='llvm::SIScheduleDAGMI::IsLowLatencySU' data-ref="llvm::SIScheduleDAGMI::IsLowLatencySU">IsLowLatencySU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1950">1950</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::LowLatencyOffset" title='llvm::SIScheduleDAGMI::LowLatencyOffset' data-ref="llvm::SIScheduleDAGMI::LowLatencyOffset">LowLatencyOffset</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1951">1951</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1952">1952</th><td></td></tr>
<tr><th id="1953">1953</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsLowLatencySU" title='llvm::SIScheduleDAGMI::IsLowLatencySU' data-ref="llvm::SIScheduleDAGMI::IsLowLatencySU">IsLowLatencySU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="1954">1954</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::LowLatencyOffset" title='llvm::SIScheduleDAGMI::LowLatencyOffset' data-ref="llvm::SIScheduleDAGMI::LowLatencyOffset">LowLatencyOffset</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="1955">1955</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="384i" title='i' data-type='unsigned int' data-ref="384i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="385e" title='e' data-type='unsigned int' data-ref="385e">e</dfn> = (<em>unsigned</em>)<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a> != <a class="local col5 ref" href="#385e" title='e' data-ref="385e">e</a>; ++<a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a>) {</td></tr>
<tr><th id="1958">1958</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="386SU" title='SU' data-type='llvm::SUnit *' data-ref="386SU">SU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a>]</a>;</td></tr>
<tr><th id="1959">1959</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="387BaseLatOp" title='BaseLatOp' data-type='const llvm::MachineOperand *' data-ref="387BaseLatOp">BaseLatOp</dfn>;</td></tr>
<tr><th id="1960">1960</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="388OffLatReg" title='OffLatReg' data-type='int64_t' data-ref="388OffLatReg">OffLatReg</dfn>;</td></tr>
<tr><th id="1961">1961</th><td>    <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SITII" title='llvm::SIScheduleDAGMI::SITII' data-ref="llvm::SIScheduleDAGMI::SITII">SITII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isLowLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE">isLowLatencyInstruction</a>(*<a class="local col6 ref" href="#386SU" title='SU' data-ref="386SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) {</td></tr>
<tr><th id="1962">1962</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsLowLatencySU" title='llvm::SIScheduleDAGMI::IsLowLatencySU' data-ref="llvm::SIScheduleDAGMI::IsLowLatencySU">IsLowLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a>]</a> = <var>1</var>;</td></tr>
<tr><th id="1963">1963</th><td>      <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SITII" title='llvm::SIScheduleDAGMI::SITII' data-ref="llvm::SIScheduleDAGMI::SITII">SITII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::SIInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm11SIInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(*<a class="local col6 ref" href="#386SU" title='SU' data-ref="386SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col7 ref" href="#387BaseLatOp" title='BaseLatOp' data-ref="387BaseLatOp">BaseLatOp</a></span>, <span class='refarg'><a class="local col8 ref" href="#388OffLatReg" title='OffLatReg' data-ref="388OffLatReg">OffLatReg</a></span>,</td></tr>
<tr><th id="1964">1964</th><td>                                         <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>))</td></tr>
<tr><th id="1965">1965</th><td>        <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::LowLatencyOffset" title='llvm::SIScheduleDAGMI::LowLatencyOffset' data-ref="llvm::SIScheduleDAGMI::LowLatencyOffset">LowLatencyOffset</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a>]</a> = <a class="local col8 ref" href="#388OffLatReg" title='OffLatReg' data-ref="388OffLatReg">OffLatReg</a>;</td></tr>
<tr><th id="1966">1966</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::SITII" title='llvm::SIScheduleDAGMI::SITII' data-ref="llvm::SIScheduleDAGMI::SITII">SITII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo24isHighLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isHighLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo24isHighLatencyInstructionERKNS_12MachineInstrE">isHighLatencyInstruction</a>(*<a class="local col6 ref" href="#386SU" title='SU' data-ref="386SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()))</td></tr>
<tr><th id="1967">1967</th><td>      <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#384i" title='i' data-ref="384i">i</a>]</a> = <var>1</var>;</td></tr>
<tr><th id="1968">1968</th><td>  }</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>  <a class="type" href="SIMachineScheduler.h.html#llvm::SIScheduler" title='llvm::SIScheduler' data-ref="llvm::SIScheduler">SIScheduler</a> <dfn class="local col9 decl" id="389Scheduler" title='Scheduler' data-type='llvm::SIScheduler' data-ref="389Scheduler">Scheduler</dfn><a class="ref" href="SIMachineScheduler.h.html#_ZN4llvm11SISchedulerC1EPNS_15SIScheduleDAGMIE" title='llvm::SIScheduler::SIScheduler' data-ref="_ZN4llvm11SISchedulerC1EPNS_15SIScheduleDAGMIE">(</a><b>this</b>);</td></tr>
<tr><th id="1971">1971</th><td>  <a class="local col2 ref" href="#382Best" title='Best' data-ref="382Best">Best</a> <a class="ref" href="SIMachineScheduler.h.html#409" title='llvm::SIScheduleBlockResult::operator=' data-ref="_ZN4llvm21SIScheduleBlockResultaSEOS0_">=</a> <a class="local col9 ref" href="#389Scheduler" title='Scheduler' data-ref="389Scheduler">Scheduler</a>.<a class="ref" href="#_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE" title='llvm::SIScheduler::scheduleVariant' data-ref="_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE">scheduleVariant</a>(<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesAlone" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlone' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlone">LatenciesAlone</a>,</td></tr>
<tr><th id="1972">1972</th><td>                                   <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a>::<a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage">BlockLatencyRegUsage</a>);</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>  <i>// if VGPR usage is extremely high, try other good performing variants</i></td></tr>
<tr><th id="1975">1975</th><td><i>  // which could lead to lower VGPR usage</i></td></tr>
<tr><th id="1976">1976</th><td>  <b>if</b> (<a class="local col2 ref" href="#382Best" title='Best' data-ref="382Best">Best</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::MaxVGPRUsage" title='llvm::SIScheduleBlockResult::MaxVGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxVGPRUsage">MaxVGPRUsage</a> &gt; <var>180</var>) {</td></tr>
<tr><th id="1977">1977</th><td>    <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>,</td></tr>
<tr><th id="1978">1978</th><td>                           <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a>&gt;</td></tr>
<tr><th id="1979">1979</th><td>        <dfn class="local col0 decl" id="390Variants" title='Variants' data-type='const std::pair&lt;SISchedulerBlockCreatorVariant, SISchedulerBlockSchedulerVariant&gt; [3]' data-ref="390Variants">Variants</dfn>[] = {</td></tr>
<tr><th id="1980">1980</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesAlone" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlone' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlone">LatenciesAlone</a>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency">BlockRegUsageLatency</a> },</td></tr>
<tr><th id="1981">1981</th><td><i>//      { LatenciesAlone, BlockRegUsage },</i></td></tr>
<tr><th id="1982">1982</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped" title='llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped">LatenciesGrouped</a>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage">BlockLatencyRegUsage</a> },</td></tr>
<tr><th id="1983">1983</th><td><i>//      { LatenciesGrouped, BlockRegUsageLatency },</i></td></tr>
<tr><th id="1984">1984</th><td><i>//      { LatenciesGrouped, BlockRegUsage },</i></td></tr>
<tr><th id="1985">1985</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive">LatenciesAlonePlusConsecutive</a>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage">BlockLatencyRegUsage</a> },</td></tr>
<tr><th id="1986">1986</th><td><i>//      { LatenciesAlonePlusConsecutive, BlockRegUsageLatency },</i></td></tr>
<tr><th id="1987">1987</th><td><i>//      { LatenciesAlonePlusConsecutive, BlockRegUsage }</i></td></tr>
<tr><th id="1988">1988</th><td>    };</td></tr>
<tr><th id="1989">1989</th><td>    <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>, <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a>&gt; <dfn class="local col1 decl" id="391v" title='v' data-type='std::pair&lt;SISchedulerBlockCreatorVariant, SISchedulerBlockSchedulerVariant&gt;' data-ref="391v">v</dfn> : <a class="local col0 ref" href="#390Variants" title='Variants' data-ref="390Variants">Variants</a>) {</td></tr>
<tr><th id="1990">1990</th><td>      <a class="local col3 ref" href="#383Temp" title='Temp' data-ref="383Temp">Temp</a> <a class="ref" href="SIMachineScheduler.h.html#409" title='llvm::SIScheduleBlockResult::operator=' data-ref="_ZN4llvm21SIScheduleBlockResultaSEOS0_">=</a> <a class="local col9 ref" href="#389Scheduler" title='Scheduler' data-ref="389Scheduler">Scheduler</a>.<a class="ref" href="#_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE" title='llvm::SIScheduler::scheduleVariant' data-ref="_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE">scheduleVariant</a>(<a class="local col1 ref" href="#391v" title='v' data-ref="391v">v</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SISchedulerBlockCreatorVariant, llvm::SISchedulerBlockSchedulerVariant&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col1 ref" href="#391v" title='v' data-ref="391v">v</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SISchedulerBlockCreatorVariant, llvm::SISchedulerBlockSchedulerVariant&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1991">1991</th><td>      <b>if</b> (<a class="local col3 ref" href="#383Temp" title='Temp' data-ref="383Temp">Temp</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::MaxVGPRUsage" title='llvm::SIScheduleBlockResult::MaxVGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxVGPRUsage">MaxVGPRUsage</a> &lt; <a class="local col2 ref" href="#382Best" title='Best' data-ref="382Best">Best</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::MaxVGPRUsage" title='llvm::SIScheduleBlockResult::MaxVGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxVGPRUsage">MaxVGPRUsage</a>)</td></tr>
<tr><th id="1992">1992</th><td>        <a class="local col2 ref" href="#382Best" title='Best' data-ref="382Best">Best</a> <a class="ref" href="SIMachineScheduler.h.html#409" title='llvm::SIScheduleBlockResult::operator=' data-ref="_ZN4llvm21SIScheduleBlockResultaSERKS0_">=</a> <a class="local col3 ref" href="#383Temp" title='Temp' data-ref="383Temp">Temp</a>;</td></tr>
<tr><th id="1993">1993</th><td>    }</td></tr>
<tr><th id="1994">1994</th><td>  }</td></tr>
<tr><th id="1995">1995</th><td>  <i>// if VGPR usage is still extremely high, we may spill. Try other variants</i></td></tr>
<tr><th id="1996">1996</th><td><i>  // which are less performing, but that could lead to lower VGPR usage.</i></td></tr>
<tr><th id="1997">1997</th><td>  <b>if</b> (<a class="local col2 ref" href="#382Best" title='Best' data-ref="382Best">Best</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::MaxVGPRUsage" title='llvm::SIScheduleBlockResult::MaxVGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxVGPRUsage">MaxVGPRUsage</a> &gt; <var>200</var>) {</td></tr>
<tr><th id="1998">1998</th><td>    <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>,</td></tr>
<tr><th id="1999">1999</th><td>                           <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a>&gt;</td></tr>
<tr><th id="2000">2000</th><td>        <dfn class="local col2 decl" id="392Variants" title='Variants' data-type='const std::pair&lt;SISchedulerBlockCreatorVariant, SISchedulerBlockSchedulerVariant&gt; [5]' data-ref="392Variants">Variants</dfn>[] = {</td></tr>
<tr><th id="2001">2001</th><td><i>//      { LatenciesAlone, BlockRegUsageLatency },</i></td></tr>
<tr><th id="2002">2002</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesAlone" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlone' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlone">LatenciesAlone</a>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage">BlockRegUsage</a> },</td></tr>
<tr><th id="2003">2003</th><td><i>//      { LatenciesGrouped, BlockLatencyRegUsage },</i></td></tr>
<tr><th id="2004">2004</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped" title='llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped">LatenciesGrouped</a>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency">BlockRegUsageLatency</a> },</td></tr>
<tr><th id="2005">2005</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped" title='llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped">LatenciesGrouped</a>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage">BlockRegUsage</a> },</td></tr>
<tr><th id="2006">2006</th><td><i>//      { LatenciesAlonePlusConsecutive, BlockLatencyRegUsage },</i></td></tr>
<tr><th id="2007">2007</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive">LatenciesAlonePlusConsecutive</a>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency">BlockRegUsageLatency</a> },</td></tr>
<tr><th id="2008">2008</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive">LatenciesAlonePlusConsecutive</a>, <a class="enum" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage">BlockRegUsage</a> }</td></tr>
<tr><th id="2009">2009</th><td>    };</td></tr>
<tr><th id="2010">2010</th><td>    <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>, <a class="type" href="SIMachineScheduler.h.html#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a>&gt; <dfn class="local col3 decl" id="393v" title='v' data-type='std::pair&lt;SISchedulerBlockCreatorVariant, SISchedulerBlockSchedulerVariant&gt;' data-ref="393v">v</dfn> : <a class="local col2 ref" href="#392Variants" title='Variants' data-ref="392Variants">Variants</a>) {</td></tr>
<tr><th id="2011">2011</th><td>      <a class="local col3 ref" href="#383Temp" title='Temp' data-ref="383Temp">Temp</a> <a class="ref" href="SIMachineScheduler.h.html#409" title='llvm::SIScheduleBlockResult::operator=' data-ref="_ZN4llvm21SIScheduleBlockResultaSEOS0_">=</a> <a class="local col9 ref" href="#389Scheduler" title='Scheduler' data-ref="389Scheduler">Scheduler</a>.<a class="ref" href="#_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE" title='llvm::SIScheduler::scheduleVariant' data-ref="_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE">scheduleVariant</a>(<a class="local col3 ref" href="#393v" title='v' data-ref="393v">v</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SISchedulerBlockCreatorVariant, llvm::SISchedulerBlockSchedulerVariant&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col3 ref" href="#393v" title='v' data-ref="393v">v</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SISchedulerBlockCreatorVariant, llvm::SISchedulerBlockSchedulerVariant&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="2012">2012</th><td>      <b>if</b> (<a class="local col3 ref" href="#383Temp" title='Temp' data-ref="383Temp">Temp</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::MaxVGPRUsage" title='llvm::SIScheduleBlockResult::MaxVGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxVGPRUsage">MaxVGPRUsage</a> &lt; <a class="local col2 ref" href="#382Best" title='Best' data-ref="382Best">Best</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::MaxVGPRUsage" title='llvm::SIScheduleBlockResult::MaxVGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxVGPRUsage">MaxVGPRUsage</a>)</td></tr>
<tr><th id="2013">2013</th><td>        <a class="local col2 ref" href="#382Best" title='Best' data-ref="382Best">Best</a> <a class="ref" href="SIMachineScheduler.h.html#409" title='llvm::SIScheduleBlockResult::operator=' data-ref="_ZN4llvm21SIScheduleBlockResultaSERKS0_">=</a> <a class="local col3 ref" href="#383Temp" title='Temp' data-ref="383Temp">Temp</a>;</td></tr>
<tr><th id="2014">2014</th><td>    }</td></tr>
<tr><th id="2015">2015</th><td>  }</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="local col2 ref" href="#382Best" title='Best' data-ref="382Best">Best</a>.<a class="ref" href="SIMachineScheduler.h.html#llvm::SIScheduleBlockResult::SUs" title='llvm::SIScheduleBlockResult::SUs' data-ref="llvm::SIScheduleBlockResult::SUs">SUs</a>;</td></tr>
<tr><th id="2018">2018</th><td>  <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnitsInv" title='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnitsInv">ScheduledSUnitsInv</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="2019">2019</th><td></td></tr>
<tr><th id="2020">2020</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="394i" title='i' data-type='unsigned int' data-ref="394i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="395e" title='e' data-type='unsigned int' data-ref="395e">e</dfn> = (<em>unsigned</em>)<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#394i" title='i' data-ref="394i">i</a> != <a class="local col5 ref" href="#395e" title='e' data-ref="395e">e</a>; ++<a class="local col4 ref" href="#394i" title='i' data-ref="394i">i</a>) {</td></tr>
<tr><th id="2021">2021</th><td>    <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnitsInv" title='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnitsInv">ScheduledSUnitsInv</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#394i" title='i' data-ref="394i">i</a>]</a>]</a> = <a class="local col4 ref" href="#394i" title='i' data-ref="394i">i</a>;</td></tr>
<tr><th id="2022">2022</th><td>  }</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td>  <a class="member" href="#_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv" title='llvm::SIScheduleDAGMI::moveLowLatencies' data-ref="_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv">moveLowLatencies</a>();</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td>  <i>// Tell the outside world about the result of the scheduling.</i></td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopRPTracker.getPos() == RegionBegin &amp;&amp; &quot;bad initial Top tracker&quot;) ? void (0) : __assert_fail (&quot;TopRPTracker.getPos() == RegionBegin &amp;&amp; \&quot;bad initial Top tracker\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 2028, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> &amp;&amp; <q>"bad initial Top tracker"</q>);</td></tr>
<tr><th id="2029">2029</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>);</td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col6 decl" id="396I" title='I' data-type='std::vector&lt;unsigned int&gt;::iterator' data-ref="396I">I</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="2032">2032</th><td>       <dfn class="local col7 decl" id="397E" title='E' data-type='std::vector&lt;unsigned int&gt;::iterator' data-ref="397E">E</dfn> = <a class="member" href="SIMachineScheduler.h.html#llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col6 ref" href="#396I" title='I' data-ref="396I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#397E" title='E' data-ref="397E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col6 ref" href="#396I" title='I' data-ref="396I">I</a>) {</td></tr>
<tr><th id="2033">2033</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="398SU" title='SU' data-type='llvm::SUnit *' data-ref="398SU">SU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#396I" title='I' data-ref="396I">I</a>]</a>;</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb" title='llvm::ScheduleDAGMILive::scheduleMI' data-ref="_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb">scheduleMI</a>(<a class="local col8 ref" href="#398SU" title='SU' data-ref="398SU">SU</a>, <b>true</b>);</td></tr>
<tr><th id="2036">2036</th><td></td></tr>
<tr><th id="2037">2037</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Scheduling SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; *SU-&gt;getInstr(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scheduling SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#398SU" title='SU' data-ref="398SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="2038">2038</th><td>                      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#398SU" title='SU' data-ref="398SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="2039">2039</th><td>  }</td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrentTop == CurrentBottom &amp;&amp; &quot;Nonempty unscheduled zone.&quot;) ? void (0) : __assert_fail (&quot;CurrentTop == CurrentBottom &amp;&amp; \&quot;Nonempty unscheduled zone.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp&quot;, 2041, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> &amp;&amp; <q>"Nonempty unscheduled zone."</q>);</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" title='llvm::ScheduleDAGMI::placeDebugValues' data-ref="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv">placeDebugValues</a>();</td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { { dbgs() &lt;&lt; &quot;*** Final schedule for &quot; &lt;&lt; printMBBReference(*begin()-&gt;getParent()) &lt;&lt; &quot; ***\n&quot;; dumpSchedule(); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="2046">2046</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Final schedule for "</q></td></tr>
<tr><th id="2047">2047</th><td>           <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>()<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ***\n"</q>;</td></tr>
<tr><th id="2048">2048</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv" title='llvm::ScheduleDAGMI::dumpSchedule' data-ref="_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv">dumpSchedule</a>();</td></tr>
<tr><th id="2049">2049</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="2050">2050</th><td>  });</td></tr>
<tr><th id="2051">2051</th><td>}</td></tr>
<tr><th id="2052">2052</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
