vfio: re-arrange vfio region definitions

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-240.el8
commit-author Cornelia Huck <cohuck@redhat.com>
commit db2cb969e8aed2395620fe2cb0bffd194c02b4b1
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-240.el8/db2cb969.failed

It is easy to miss already defined region types. Let's re-arrange
the definitions a bit and add more comments to make it hopefully
a bit clearer.

No functional change.

	Signed-off-by: Cornelia Huck <cohuck@redhat.com>
	Signed-off-by: Alex Williamson <alex.williamson@redhat.com>
(cherry picked from commit db2cb969e8aed2395620fe2cb0bffd194c02b4b1)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/uapi/linux/vfio.h
diff --cc include/uapi/linux/vfio.h
index f49244fe8868,e809b22f6a60..000000000000
--- a/include/uapi/linux/vfio.h
+++ b/include/uapi/linux/vfio.h
@@@ -353,21 -376,9 +376,12 @@@ struct vfio_region_gfx_edid 
  #define VFIO_DEVICE_GFX_LINK_STATE_DOWN  2
  };
  
- /*
-  * 10de vendor sub-type
-  *
-  * NVIDIA GPU NVlink2 RAM is coherent RAM mapped onto the host address space.
-  */
- #define VFIO_REGION_SUBTYPE_NVIDIA_NVLINK2_RAM	(1)
- 
- /*
-  * 1014 vendor sub-type
-  *
-  * IBM NPU NVlink2 ATSD (Address Translation Shootdown) register of NPU
-  * to do TLB invalidation on a GPU.
-  */
- #define VFIO_REGION_SUBTYPE_IBM_NVLINK2_ATSD	(1)
++<<<<<<< HEAD
++=======
+ /* sub-types for VFIO_REGION_TYPE_CCW */
+ #define VFIO_REGION_SUBTYPE_CCW_ASYNC_CMD	(1)
  
++>>>>>>> db2cb969e8ae (vfio: re-arrange vfio region definitions)
  /*
   * The MSIX mappable capability informs that MSIX data of a BAR can be mmapped
   * which allows direct access to non-MSIX registers which happened to be within
* Unmerged path include/uapi/linux/vfio.h
